Accel-Sim [build accelsim-commit-_modified_0.0_25-11-18-19-33-50]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5e5ee00000,3600
launching memcpy command : MemcpyHtoD,0x00007f5e5ee01000,3600
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 15237
gpu_sim_insn = 4443674
gpu_ipc =     291.6371
gpu_tot_sim_cycle = 15237
gpu_tot_sim_insn = 4443674
gpu_tot_ipc =     291.6371
gpu_tot_issued_cta = 64
gpu_occupancy = 23.2317% 
gpu_tot_occupancy = 23.2317% 
max_total_param_size = 0
gpu_stall_dramfull = 16422
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2957
partiton_level_parallism_total  =       0.2957
partiton_level_parallism_util =       6.9095
partiton_level_parallism_util_total  =       6.9095
L2_BW  =      10.7101 GB/Sec
L2_BW_total  =      10.7101 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 122, Miss = 112, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[1]: Access = 115, Miss = 106, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[2]: Access = 112, Miss = 102, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[3]: Access = 126, Miss = 116, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[4]: Access = 130, Miss = 120, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[5]: Access = 132, Miss = 122, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[6]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[7]: Access = 111, Miss = 102, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[8]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[9]: Access = 121, Miss = 112, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[10]: Access = 116, Miss = 108, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[11]: Access = 125, Miss = 118, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[12]: Access = 128, Miss = 120, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[13]: Access = 129, Miss = 122, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[14]: Access = 114, Miss = 106, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[15]: Access = 100, Miss = 94, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[16]: Access = 108, Miss = 100, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[17]: Access = 115, Miss = 108, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[18]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[19]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[20]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[21]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[22]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[23]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[24]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[25]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[26]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[27]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[28]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[29]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[30]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[31]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[32]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[33]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[34]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[35]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[36]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[37]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[38]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[39]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[40]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[41]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[42]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[43]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[44]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[45]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_total_cache_accesses = 4505
	L1D_total_cache_misses = 4212
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4001
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4001
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
245, 245, 245, 404, 404, 375, 323, 271, 271, 323, 375, 404, 404, 375, 323, 271, 
gpgpu_n_tot_thrd_icount = 5430016
gpgpu_n_tot_w_icount = 169688
gpgpu_n_stall_shd_mem = 977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4212
gpgpu_n_mem_write_global = 293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 977
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64625	W0_Idle:237910	W0_Scoreboard:1004405	W1:0	W2:0	W3:392	W4:771	W5:756	W6:2856	W7:700	W8:4277	W9:700	W10:3136	W11:336	W12:4882	W13:336	W14:3474	W15:0	W16:6750	W17:0	W18:2226	W19:24	W20:5828	W21:24	W22:1394	W23:50	W24:6523	W25:50	W26:1374	W27:54	W28:5019	W29:28	W30:0	W31:0	W32:112272
single_issue_nums: WS0:41512	WS1:43008	WS2:42384	WS3:42784	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33696 {8:4212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11720 {40:293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168480 {40:4212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2344 {8:293,}
maxmflatency = 1695 
max_icnt2mem_latency = 1504 
maxmrqlatency = 12 
max_icnt2sh_latency = 52 
averagemflatency = 808 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 8 
mrq_lat_table:177 	3 	37 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	293 	160 	3013 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	660 	1377 	2374 	17 	49 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1706 	1141 	914 	634 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5572      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5569      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5603      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5607      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5561      5560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5566      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5609      5619         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5614      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5634         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5555      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5595      5610         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/29 = 7.793103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 226
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18422     29289    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      18250     15169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      15373     24093    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      17592     17107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7927      9382    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      12409     10373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      13418     15038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      17074     14344    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      16061     13356    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      11403     13815    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4991    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      23274     19701    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      17080     17879    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      19283     16003    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      14251     15442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1074      1695         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1113       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        902      1405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1133       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        835      1081         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        892       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1052      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        883       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1128      1103         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        899      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        573         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1433      1164         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1106       968         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1196       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        909       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=280 dram_eff=0.2286
bk0: 8a 47072i bk1: 8a 47076i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689655
Bank_Level_Parallism_Col = 1.491228
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491228 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 47021 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=217 dram_eff=0.2949
bk0: 8a 47074i bk1: 8a 47081i bk2: 0a 47113i bk3: 0a 47114i bk4: 0a 47114i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47116i bk14: 0a 47116i bk15: 0a 47116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045977
Bank_Level_Parallism_Col = 1.034884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034884 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 47003 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208002
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=252 dram_eff=0.254
bk0: 8a 47074i bk1: 8a 47071i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655738
Bank_Level_Parallism_Col = 1.466667
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466667 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 47019 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131593
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=246 dram_eff=0.2602
bk0: 8a 47083i bk1: 8a 47079i bk2: 0a 47113i bk3: 0a 47114i bk4: 0a 47114i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47116i bk14: 0a 47116i bk15: 0a 47116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.012500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012500 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 46999 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0014645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=212 dram_eff=0.3019
bk0: 8a 47075i bk1: 8a 47080i bk2: 0a 47113i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.289855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289855 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 47017 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00214369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=279 dram_eff=0.2294
bk0: 8a 47070i bk1: 8a 47090i bk2: 0a 47113i bk3: 0a 47114i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47116i bk15: 0a 47116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 46996 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=205 dram_eff=0.3122
bk0: 8a 47057i bk1: 8a 47069i bk2: 0a 47113i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.621622
Bank_Level_Parallism_Col = 1.493151
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493151 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 47019 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224981
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=199 dram_eff=0.3216
bk0: 8a 47074i bk1: 8a 47076i bk2: 0a 47113i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172840
Bank_Level_Parallism_Col = 1.177215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177215 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 47008 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00220736
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=256 dram_eff=0.25
bk0: 8a 47085i bk1: 8a 47086i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027397
Bank_Level_Parallism_Col = 1.028169
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028169 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 47005 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=209 dram_eff=0.3062
bk0: 8a 47084i bk1: 8a 47071i bk2: 0a 47113i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467742
Bank_Level_Parallism_Col = 1.459016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459016 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 47021 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144328
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47112 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=78 dram_eff=0.1026
bk0: 2a 47086i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 47115 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 47081 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47112 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000403269
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=288 dram_eff=0.2222
bk0: 8a 47078i bk1: 8a 47086i bk2: 0a 47114i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123288
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 47007 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133715
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=202 dram_eff=0.3168
bk0: 8a 47078i bk1: 8a 47061i bk2: 0a 47113i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507042
Bank_Level_Parallism_Col = 1.457143
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457143 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 47017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167675
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=331 dram_eff=0.1934
bk0: 8a 47091i bk1: 8a 47086i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 47001 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000466943
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47097 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001358
n_activity=228 dram_eff=0.2807
bk0: 8a 47086i bk1: 8a 47081i bk2: 0a 47114i bk3: 0a 47114i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001358 
total_CMD = 47115 
util_bw = 64 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 46997 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47097 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00106123
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47115 n_nop=47115 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47115i bk1: 0a 47115i bk2: 0a 47115i bk3: 0a 47115i bk4: 0a 47115i bk5: 0a 47115i bk6: 0a 47115i bk7: 0a 47115i bk8: 0a 47115i bk9: 0a 47115i bk10: 0a 47115i bk11: 0a 47115i bk12: 0a 47115i bk13: 0a 47115i bk14: 0a 47115i bk15: 0a 47115i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47115 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47115 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47115 
n_nop = 47115 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 179, Miss = 8, Miss_rate = 0.045, Pending_hits = 21, Reservation_fails = 759
L2_cache_bank[1]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 20, Reservation_fails = 1279
L2_cache_bank[2]: Access = 179, Miss = 8, Miss_rate = 0.045, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[3]: Access = 169, Miss = 8, Miss_rate = 0.047, Pending_hits = 17, Reservation_fails = 508
L2_cache_bank[4]: Access = 172, Miss = 8, Miss_rate = 0.047, Pending_hits = 18, Reservation_fails = 504
L2_cache_bank[5]: Access = 185, Miss = 8, Miss_rate = 0.043, Pending_hits = 19, Reservation_fails = 978
L2_cache_bank[6]: Access = 172, Miss = 8, Miss_rate = 0.047, Pending_hits = 14, Reservation_fails = 727
L2_cache_bank[7]: Access = 185, Miss = 8, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 505
L2_cache_bank[8]: Access = 97, Miss = 8, Miss_rate = 0.082, Pending_hits = 16, Reservation_fails = 501
L2_cache_bank[9]: Access = 98, Miss = 8, Miss_rate = 0.082, Pending_hits = 18, Reservation_fails = 757
L2_cache_bank[10]: Access = 141, Miss = 8, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 492
L2_cache_bank[11]: Access = 119, Miss = 8, Miss_rate = 0.067, Pending_hits = 20, Reservation_fails = 493
L2_cache_bank[12]: Access = 142, Miss = 8, Miss_rate = 0.056, Pending_hits = 22, Reservation_fails = 734
L2_cache_bank[13]: Access = 153, Miss = 8, Miss_rate = 0.052, Pending_hits = 23, Reservation_fails = 731
L2_cache_bank[14]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 20, Reservation_fails = 506
L2_cache_bank[15]: Access = 162, Miss = 8, Miss_rate = 0.049, Pending_hits = 19, Reservation_fails = 505
L2_cache_bank[16]: Access = 158, Miss = 8, Miss_rate = 0.051, Pending_hits = 21, Reservation_fails = 719
L2_cache_bank[17]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 21, Reservation_fails = 692
L2_cache_bank[18]: Access = 129, Miss = 8, Miss_rate = 0.062, Pending_hits = 22, Reservation_fails = 493
L2_cache_bank[19]: Access = 132, Miss = 8, Miss_rate = 0.061, Pending_hits = 22, Reservation_fails = 716
L2_cache_bank[20]: Access = 20, Miss = 2, Miss_rate = 0.100, Pending_hits = 5, Reservation_fails = 221
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 172, Miss = 8, Miss_rate = 0.047, Pending_hits = 16, Reservation_fails = 1018
L2_cache_bank[25]: Access = 185, Miss = 8, Miss_rate = 0.043, Pending_hits = 19, Reservation_fails = 703
L2_cache_bank[26]: Access = 155, Miss = 8, Miss_rate = 0.052, Pending_hits = 18, Reservation_fails = 741
L2_cache_bank[27]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 511
L2_cache_bank[28]: Access = 179, Miss = 8, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 739
L2_cache_bank[29]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 22, Reservation_fails = 452
L2_cache_bank[30]: Access = 162, Miss = 8, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 451
L2_cache_bank[31]: Access = 179, Miss = 8, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 473
L2_total_cache_accesses = 4505
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0502
L2_total_cache_pending_hits = 540
L2_total_cache_reservation_fails = 18659
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 540
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18659
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4505
icnt_total_pkts_simt_to_mem=4505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4505
Req_Network_cycles = 15237
Req_Network_injected_packets_per_cycle =       0.2957 
Req_Network_conflicts_per_cycle =       0.3505
Req_Network_conflicts_per_cycle_util =       9.2228
Req_Bank_Level_Parallism =       7.7807
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4695
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0649

Reply_Network_injected_packets_num = 4505
Reply_Network_cycles = 15237
Reply_Network_injected_packets_per_cycle =        0.2957
Reply_Network_conflicts_per_cycle =        0.0502
Reply_Network_conflicts_per_cycle_util =       0.7830
Reply_Bank_Level_Parallism =       4.6111
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0296
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3809 (cycle/sec)
gpgpu_silicon_slowdown = 297190x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 14611
gpu_sim_insn = 4443674
gpu_ipc =     304.1321
gpu_tot_sim_cycle = 29848
gpu_tot_sim_insn = 8887348
gpu_tot_ipc =     297.7535
gpu_tot_issued_cta = 128
gpu_occupancy = 23.6548% 
gpu_tot_occupancy = 23.4303% 
max_total_param_size = 0
gpu_stall_dramfull = 16422
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3083
partiton_level_parallism_total  =       0.3019
partiton_level_parallism_util =       8.7646
partiton_level_parallism_util_total  =       7.7273
L2_BW  =      11.1689 GB/Sec
L2_BW_total  =      10.9347 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 215, Miss = 200, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 190
	L1D_cache_core[1]: Access = 208, Miss = 194, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[2]: Access = 189, Miss = 174, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[3]: Access = 186, Miss = 172, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[4]: Access = 199, Miss = 184, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[5]: Access = 217, Miss = 202, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[6]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[7]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 208
	L1D_cache_core[8]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[9]: Access = 214, Miss = 200, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[10]: Access = 193, Miss = 180, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[11]: Access = 185, Miss = 174, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[12]: Access = 197, Miss = 184, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[13]: Access = 214, Miss = 202, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 210
	L1D_cache_core[14]: Access = 207, Miss = 194, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[15]: Access = 193, Miss = 182, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[16]: Access = 201, Miss = 188, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[17]: Access = 208, Miss = 196, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 204
	L1D_cache_core[18]: Access = 215, Miss = 200, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[19]: Access = 208, Miss = 194, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[20]: Access = 205, Miss = 190, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[21]: Access = 219, Miss = 204, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[22]: Access = 207, Miss = 192, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 192
	L1D_cache_core[23]: Access = 192, Miss = 178, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[24]: Access = 189, Miss = 174, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[25]: Access = 196, Miss = 182, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[26]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[27]: Access = 214, Miss = 200, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[28]: Access = 209, Miss = 196, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[29]: Access = 218, Miss = 206, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[30]: Access = 205, Miss = 192, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 194
	L1D_cache_core[31]: Access = 189, Miss = 178, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[32]: Access = 183, Miss = 170, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[33]: Access = 185, Miss = 174, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[34]: Access = 201, Miss = 188, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 202
	L1D_cache_core[35]: Access = 208, Miss = 196, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 218
	L1D_cache_core[36]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 195
	L1D_cache_core[37]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 201
	L1D_cache_core[38]: Access = 170, Miss = 160, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 182
	L1D_cache_core[39]: Access = 153, Miss = 144, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[40]: Access = 146, Miss = 136, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[41]: Access = 145, Miss = 136, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[42]: Access = 162, Miss = 152, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[43]: Access = 178, Miss = 168, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[44]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[45]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 182
	L1D_total_cache_accesses = 9010
	L1D_total_cache_misses = 8424
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 8409
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8409
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
516, 568, 620, 808, 808, 750, 646, 542, 271, 323, 375, 404, 404, 375, 323, 271, 
gpgpu_n_tot_thrd_icount = 10860032
gpgpu_n_tot_w_icount = 339376
gpgpu_n_stall_shd_mem = 1954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8424
gpgpu_n_mem_write_global = 586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1954
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1954
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143838	W0_Idle:449159	W0_Scoreboard:1850963	W1:0	W2:0	W3:784	W4:1542	W5:1512	W6:5712	W7:1400	W8:8554	W9:1400	W10:6272	W11:672	W12:9764	W13:672	W14:6948	W15:0	W16:13500	W17:0	W18:4452	W19:48	W20:11656	W21:48	W22:2788	W23:100	W24:13046	W25:100	W26:2748	W27:108	W28:10038	W29:56	W30:0	W31:0	W32:224544
single_issue_nums: WS0:83024	WS1:86016	WS2:84768	WS3:85568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67392 {8:8424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23440 {40:586,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 336960 {40:8424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4688 {8:586,}
maxmflatency = 1695 
max_icnt2mem_latency = 1504 
maxmrqlatency = 12 
max_icnt2sh_latency = 52 
averagemflatency = 559 
avg_icnt2mem_latency = 135 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 5 
mrq_lat_table:177 	3 	37 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1149 	3809 	3013 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1494 	3022 	4400 	17 	49 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6211 	1141 	914 	634 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	2 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5572      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5569      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5603      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5607      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5561      5560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5566      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5609      5619         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5614      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5634         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5555      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5595      5610         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/29 = 7.793103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 226
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      25302     36746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      25289     21837    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      21945     31266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      24082     24332    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      12030     13386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      17952     15092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      19028     21164    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      24388     20737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      22244     18690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      16638     19083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       8036    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      29846     26668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      22860     25022    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      26238     23162    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      20644     22470    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1074      1695         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1113       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        902      1405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1133       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        835      1081         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        892       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1052      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        883       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1128      1103         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        899      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        573         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1433      1164         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1106       968         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1196       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        909       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=280 dram_eff=0.2286
bk0: 8a 92254i bk1: 8a 92258i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689655
Bank_Level_Parallism_Col = 1.491228
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491228 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 92203 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000639241
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=217 dram_eff=0.2949
bk0: 8a 92256i bk1: 8a 92263i bk2: 0a 92295i bk3: 0a 92296i bk4: 0a 92296i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92298i bk14: 0a 92298i bk15: 0a 92298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045977
Bank_Level_Parallism_Col = 1.034884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034884 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 92185 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106179
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=252 dram_eff=0.254
bk0: 8a 92256i bk1: 8a 92253i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655738
Bank_Level_Parallism_Col = 1.466667
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466667 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 92201 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000671744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=246 dram_eff=0.2602
bk0: 8a 92265i bk1: 8a 92261i bk2: 0a 92295i bk3: 0a 92296i bk4: 0a 92296i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92298i bk14: 0a 92298i bk15: 0a 92298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.012500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012500 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 92181 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000747587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=212 dram_eff=0.3019
bk0: 8a 92257i bk1: 8a 92262i bk2: 0a 92295i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.289855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289855 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 92199 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=279 dram_eff=0.2294
bk0: 8a 92252i bk1: 8a 92272i bk2: 0a 92295i bk3: 0a 92296i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92298i bk15: 0a 92298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 92178 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00066091
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=205 dram_eff=0.3122
bk0: 8a 92239i bk1: 8a 92251i bk2: 0a 92295i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.621622
Bank_Level_Parallism_Col = 1.493151
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493151 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 92201 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114847
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=199 dram_eff=0.3216
bk0: 8a 92256i bk1: 8a 92258i bk2: 0a 92295i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172840
Bank_Level_Parallism_Col = 1.177215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177215 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 92190 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011268
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=256 dram_eff=0.25
bk0: 8a 92267i bk1: 8a 92268i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027397
Bank_Level_Parallism_Col = 1.028169
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028169 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 92187 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=209 dram_eff=0.3062
bk0: 8a 92266i bk1: 8a 92253i bk2: 0a 92295i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467742
Bank_Level_Parallism_Col = 1.459016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459016 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 92203 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000736752
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92294 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.668e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 92268i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 92297 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 92263 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92294 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000205857
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=288 dram_eff=0.2222
bk0: 8a 92260i bk1: 8a 92268i bk2: 0a 92296i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123288
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 92189 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000682579
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=202 dram_eff=0.3168
bk0: 8a 92260i bk1: 8a 92243i bk2: 0a 92295i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507042
Bank_Level_Parallism_Col = 1.457143
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457143 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 92199 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000855932
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=331 dram_eff=0.1934
bk0: 8a 92273i bk1: 8a 92268i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 92183 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000238361
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92279 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=228 dram_eff=0.2807
bk0: 8a 92268i bk1: 8a 92263i bk2: 0a 92296i bk3: 0a 92296i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000693 
total_CMD = 92297 
util_bw = 64 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 92179 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000541729
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=92297 n_nop=92297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 92297i bk1: 0a 92297i bk2: 0a 92297i bk3: 0a 92297i bk4: 0a 92297i bk5: 0a 92297i bk6: 0a 92297i bk7: 0a 92297i bk8: 0a 92297i bk9: 0a 92297i bk10: 0a 92297i bk11: 0a 92297i bk12: 0a 92297i bk13: 0a 92297i bk14: 0a 92297i bk15: 0a 92297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 92297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 92297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92297 
n_nop = 92297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 21, Reservation_fails = 759
L2_cache_bank[1]: Access = 372, Miss = 8, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 1279
L2_cache_bank[2]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[3]: Access = 338, Miss = 8, Miss_rate = 0.024, Pending_hits = 17, Reservation_fails = 508
L2_cache_bank[4]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 18, Reservation_fails = 504
L2_cache_bank[5]: Access = 370, Miss = 8, Miss_rate = 0.022, Pending_hits = 19, Reservation_fails = 978
L2_cache_bank[6]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 14, Reservation_fails = 727
L2_cache_bank[7]: Access = 370, Miss = 8, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 505
L2_cache_bank[8]: Access = 194, Miss = 8, Miss_rate = 0.041, Pending_hits = 16, Reservation_fails = 501
L2_cache_bank[9]: Access = 196, Miss = 8, Miss_rate = 0.041, Pending_hits = 18, Reservation_fails = 757
L2_cache_bank[10]: Access = 282, Miss = 8, Miss_rate = 0.028, Pending_hits = 14, Reservation_fails = 492
L2_cache_bank[11]: Access = 238, Miss = 8, Miss_rate = 0.034, Pending_hits = 20, Reservation_fails = 493
L2_cache_bank[12]: Access = 284, Miss = 8, Miss_rate = 0.028, Pending_hits = 22, Reservation_fails = 734
L2_cache_bank[13]: Access = 306, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 731
L2_cache_bank[14]: Access = 372, Miss = 8, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 506
L2_cache_bank[15]: Access = 324, Miss = 8, Miss_rate = 0.025, Pending_hits = 19, Reservation_fails = 505
L2_cache_bank[16]: Access = 316, Miss = 8, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 719
L2_cache_bank[17]: Access = 274, Miss = 8, Miss_rate = 0.029, Pending_hits = 21, Reservation_fails = 692
L2_cache_bank[18]: Access = 258, Miss = 8, Miss_rate = 0.031, Pending_hits = 22, Reservation_fails = 493
L2_cache_bank[19]: Access = 264, Miss = 8, Miss_rate = 0.030, Pending_hits = 22, Reservation_fails = 716
L2_cache_bank[20]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 5, Reservation_fails = 221
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 1018
L2_cache_bank[25]: Access = 370, Miss = 8, Miss_rate = 0.022, Pending_hits = 19, Reservation_fails = 703
L2_cache_bank[26]: Access = 310, Miss = 8, Miss_rate = 0.026, Pending_hits = 18, Reservation_fails = 741
L2_cache_bank[27]: Access = 372, Miss = 8, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 511
L2_cache_bank[28]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 19, Reservation_fails = 739
L2_cache_bank[29]: Access = 372, Miss = 8, Miss_rate = 0.022, Pending_hits = 22, Reservation_fails = 452
L2_cache_bank[30]: Access = 324, Miss = 8, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 451
L2_cache_bank[31]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 19, Reservation_fails = 473
L2_total_cache_accesses = 9010
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0251
L2_total_cache_pending_hits = 540
L2_total_cache_reservation_fails = 18659
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 540
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18659
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9010
icnt_total_pkts_simt_to_mem=9010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9010
Req_Network_cycles = 29848
Req_Network_injected_packets_per_cycle =       0.3019 
Req_Network_conflicts_per_cycle =       0.3337
Req_Network_conflicts_per_cycle_util =       9.1116
Req_Bank_Level_Parallism =       8.2434
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4235
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0355

Reply_Network_injected_packets_num = 9010
Reply_Network_cycles = 29848
Reply_Network_injected_packets_per_cycle =        0.3019
Reply_Network_conflicts_per_cycle =        0.0256
Reply_Network_conflicts_per_cycle_util =       0.5131
Reply_Bank_Level_Parallism =       6.0429
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0151
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3731 (cycle/sec)
gpgpu_silicon_slowdown = 303403x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 14595
gpu_sim_insn = 4443674
gpu_ipc =     304.4655
gpu_tot_sim_cycle = 44443
gpu_tot_sim_insn = 13331022
gpu_tot_ipc =     299.9577
gpu_tot_issued_cta = 192
gpu_occupancy = 23.7138% 
gpu_tot_occupancy = 23.5210% 
max_total_param_size = 0
gpu_stall_dramfull = 16422
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3087
partiton_level_parallism_total  =       0.3041
partiton_level_parallism_util =       8.5161
partiton_level_parallism_util_total  =       7.9735
L2_BW  =      11.1812 GB/Sec
L2_BW_total  =      11.0156 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 331, Miss = 308, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[1]: Access = 333, Miss = 312, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[2]: Access = 317, Miss = 294, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[3]: Access = 315, Miss = 294, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 263
	L1D_cache_core[4]: Access = 313, Miss = 290, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[5]: Access = 317, Miss = 296, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[6]: Access = 321, Miss = 298, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[7]: Access = 319, Miss = 298, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 331
	L1D_cache_core[8]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 325
	L1D_cache_core[9]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 317
	L1D_cache_core[10]: Access = 286, Miss = 268, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[11]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[12]: Access = 274, Miss = 256, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[13]: Access = 274, Miss = 258, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[14]: Access = 276, Miss = 258, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[15]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 224
	L1D_cache_core[16]: Access = 294, Miss = 276, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[17]: Access = 301, Miss = 284, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[18]: Access = 308, Miss = 288, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 311
	L1D_cache_core[19]: Access = 301, Miss = 282, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[20]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[21]: Access = 279, Miss = 260, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[22]: Access = 276, Miss = 256, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[23]: Access = 277, Miss = 258, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[24]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[25]: Access = 289, Miss = 270, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 302
	L1D_cache_core[26]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 337
	L1D_cache_core[27]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 322
	L1D_cache_core[28]: Access = 286, Miss = 268, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[29]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[30]: Access = 274, Miss = 256, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[31]: Access = 274, Miss = 258, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[32]: Access = 276, Miss = 258, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[33]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 246
	L1D_cache_core[34]: Access = 294, Miss = 276, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[35]: Access = 301, Miss = 284, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 320
	L1D_cache_core[36]: Access = 308, Miss = 288, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[37]: Access = 301, Miss = 282, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[38]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 277
	L1D_cache_core[39]: Access = 279, Miss = 260, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[40]: Access = 276, Miss = 256, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[41]: Access = 277, Miss = 258, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[42]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[43]: Access = 289, Miss = 270, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 275
	L1D_cache_core[44]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 311
	L1D_cache_core[45]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 311
	L1D_total_cache_accesses = 13515
	L1D_total_cache_misses = 12636
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 12700
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12700
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
761, 891, 995, 1212, 1212, 1125, 969, 813, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 16290048
gpgpu_n_tot_w_icount = 509064
gpgpu_n_stall_shd_mem = 2931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12636
gpgpu_n_mem_write_global = 879
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2931
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223026	W0_Idle:662200	W0_Scoreboard:2699538	W1:0	W2:0	W3:1176	W4:2313	W5:2268	W6:8568	W7:2100	W8:12831	W9:2100	W10:9408	W11:1008	W12:14646	W13:1008	W14:10422	W15:0	W16:20250	W17:0	W18:6678	W19:72	W20:17484	W21:72	W22:4182	W23:150	W24:19569	W25:150	W26:4122	W27:162	W28:15057	W29:84	W30:0	W31:0	W32:336816
single_issue_nums: WS0:124536	WS1:129024	WS2:127152	WS3:128352	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101088 {8:12636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35160 {40:879,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 505440 {40:12636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7032 {8:879,}
maxmflatency = 1695 
max_icnt2mem_latency = 1504 
maxmrqlatency = 12 
max_icnt2sh_latency = 52 
averagemflatency = 479 
avg_icnt2mem_latency = 132 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 4 
mrq_lat_table:177 	3 	37 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1984 	7479 	3013 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2308 	4435 	6672 	23 	49 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10716 	1141 	914 	634 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5572      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5569      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5603      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5607      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5561      5560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5566      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5609      5619         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5614      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5634         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5555      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5595      5610         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/29 = 7.793103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 226
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      32272     44060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      32204     28372    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      28407     38328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      30455     31485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      16174     17445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      23768     19982    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      24746     27338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      31775     27234    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      28659     24222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      22046     24519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      11278    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      36437     33936    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      28849     32352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      33379     30633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      27326     29835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1074      1695         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1113       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        902      1405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1133       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        835      1081         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        892       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1052      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        883       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1128      1103         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        899      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        573         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1433      1164         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1106       968         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1196       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        909       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=280 dram_eff=0.2286
bk0: 8a 137386i bk1: 8a 137390i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689655
Bank_Level_Parallism_Col = 1.491228
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491228 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 137335 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000429313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=217 dram_eff=0.2949
bk0: 8a 137388i bk1: 8a 137395i bk2: 0a 137427i bk3: 0a 137428i bk4: 0a 137428i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137430i bk14: 0a 137430i bk15: 0a 137430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045977
Bank_Level_Parallism_Col = 1.034884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034884 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 137317 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000713095
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=252 dram_eff=0.254
bk0: 8a 137388i bk1: 8a 137385i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655738
Bank_Level_Parallism_Col = 1.466667
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466667 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 137333 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000451142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=246 dram_eff=0.2602
bk0: 8a 137397i bk1: 8a 137393i bk2: 0a 137427i bk3: 0a 137428i bk4: 0a 137428i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137430i bk14: 0a 137430i bk15: 0a 137430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.012500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012500 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 137313 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000502077
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=212 dram_eff=0.3019
bk0: 8a 137389i bk1: 8a 137394i bk2: 0a 137427i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.289855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289855 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 137331 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000734925
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=279 dram_eff=0.2294
bk0: 8a 137384i bk1: 8a 137404i bk2: 0a 137427i bk3: 0a 137428i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137430i bk15: 0a 137430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 137310 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000443866
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=205 dram_eff=0.3122
bk0: 8a 137371i bk1: 8a 137383i bk2: 0a 137427i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.621622
Bank_Level_Parallism_Col = 1.493151
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493151 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 137333 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000771307
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=199 dram_eff=0.3216
bk0: 8a 137388i bk1: 8a 137390i bk2: 0a 137427i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172840
Bank_Level_Parallism_Col = 1.177215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177215 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 137322 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000756754
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=256 dram_eff=0.25
bk0: 8a 137399i bk1: 8a 137400i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027397
Bank_Level_Parallism_Col = 1.028169
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028169 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 137319 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=209 dram_eff=0.3062
bk0: 8a 137398i bk1: 8a 137385i bk2: 0a 137427i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467742
Bank_Level_Parallism_Col = 1.459016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459016 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 137335 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000494801
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137426 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.821e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 137400i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 137429 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 137395 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137426 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000138253
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=288 dram_eff=0.2222
bk0: 8a 137392i bk1: 8a 137400i bk2: 0a 137428i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123288
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 137321 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000458419
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=202 dram_eff=0.3168
bk0: 8a 137392i bk1: 8a 137375i bk2: 0a 137427i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507042
Bank_Level_Parallism_Col = 1.457143
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457143 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 137331 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000574842
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=331 dram_eff=0.1934
bk0: 8a 137405i bk1: 8a 137400i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 137315 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160083
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137411 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004657
n_activity=228 dram_eff=0.2807
bk0: 8a 137400i bk1: 8a 137395i bk2: 0a 137428i bk3: 0a 137428i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000466 
total_CMD = 137429 
util_bw = 64 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 137311 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137411 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000363824
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137429 n_nop=137429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137429i bk1: 0a 137429i bk2: 0a 137429i bk3: 0a 137429i bk4: 0a 137429i bk5: 0a 137429i bk6: 0a 137429i bk7: 0a 137429i bk8: 0a 137429i bk9: 0a 137429i bk10: 0a 137429i bk11: 0a 137429i bk12: 0a 137429i bk13: 0a 137429i bk14: 0a 137429i bk15: 0a 137429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137429 
n_nop = 137429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 537, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 759
L2_cache_bank[1]: Access = 558, Miss = 8, Miss_rate = 0.014, Pending_hits = 20, Reservation_fails = 1279
L2_cache_bank[2]: Access = 537, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[3]: Access = 507, Miss = 8, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 508
L2_cache_bank[4]: Access = 516, Miss = 8, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 504
L2_cache_bank[5]: Access = 555, Miss = 8, Miss_rate = 0.014, Pending_hits = 19, Reservation_fails = 978
L2_cache_bank[6]: Access = 516, Miss = 8, Miss_rate = 0.016, Pending_hits = 14, Reservation_fails = 727
L2_cache_bank[7]: Access = 555, Miss = 8, Miss_rate = 0.014, Pending_hits = 18, Reservation_fails = 505
L2_cache_bank[8]: Access = 291, Miss = 8, Miss_rate = 0.027, Pending_hits = 16, Reservation_fails = 501
L2_cache_bank[9]: Access = 294, Miss = 8, Miss_rate = 0.027, Pending_hits = 18, Reservation_fails = 757
L2_cache_bank[10]: Access = 423, Miss = 8, Miss_rate = 0.019, Pending_hits = 14, Reservation_fails = 492
L2_cache_bank[11]: Access = 357, Miss = 8, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 493
L2_cache_bank[12]: Access = 426, Miss = 8, Miss_rate = 0.019, Pending_hits = 22, Reservation_fails = 734
L2_cache_bank[13]: Access = 459, Miss = 8, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 731
L2_cache_bank[14]: Access = 558, Miss = 8, Miss_rate = 0.014, Pending_hits = 20, Reservation_fails = 506
L2_cache_bank[15]: Access = 486, Miss = 8, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 505
L2_cache_bank[16]: Access = 474, Miss = 8, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 719
L2_cache_bank[17]: Access = 411, Miss = 8, Miss_rate = 0.019, Pending_hits = 21, Reservation_fails = 692
L2_cache_bank[18]: Access = 387, Miss = 8, Miss_rate = 0.021, Pending_hits = 22, Reservation_fails = 493
L2_cache_bank[19]: Access = 396, Miss = 8, Miss_rate = 0.020, Pending_hits = 22, Reservation_fails = 716
L2_cache_bank[20]: Access = 60, Miss = 2, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 221
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 516, Miss = 8, Miss_rate = 0.016, Pending_hits = 16, Reservation_fails = 1018
L2_cache_bank[25]: Access = 555, Miss = 8, Miss_rate = 0.014, Pending_hits = 19, Reservation_fails = 703
L2_cache_bank[26]: Access = 465, Miss = 8, Miss_rate = 0.017, Pending_hits = 18, Reservation_fails = 741
L2_cache_bank[27]: Access = 558, Miss = 8, Miss_rate = 0.014, Pending_hits = 18, Reservation_fails = 511
L2_cache_bank[28]: Access = 537, Miss = 8, Miss_rate = 0.015, Pending_hits = 19, Reservation_fails = 739
L2_cache_bank[29]: Access = 558, Miss = 8, Miss_rate = 0.014, Pending_hits = 22, Reservation_fails = 452
L2_cache_bank[30]: Access = 486, Miss = 8, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 451
L2_cache_bank[31]: Access = 537, Miss = 8, Miss_rate = 0.015, Pending_hits = 19, Reservation_fails = 473
L2_total_cache_accesses = 13515
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 540
L2_total_cache_reservation_fails = 18659
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 540
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18659
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13515
icnt_total_pkts_simt_to_mem=13515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13515
Req_Network_cycles = 44443
Req_Network_injected_packets_per_cycle =       0.3041 
Req_Network_conflicts_per_cycle =       0.3328
Req_Network_conflicts_per_cycle_util =       9.1190
Req_Bank_Level_Parallism =       8.3323
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4187
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0254

Reply_Network_injected_packets_num = 13515
Reply_Network_cycles = 44443
Reply_Network_injected_packets_per_cycle =        0.3041
Reply_Network_conflicts_per_cycle =        0.0172
Reply_Network_conflicts_per_cycle_util =       0.3787
Reply_Bank_Level_Parallism =       6.6906
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0102
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3703 (cycle/sec)
gpgpu_silicon_slowdown = 305698x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 14464
gpu_sim_insn = 4443674
gpu_ipc =     307.2230
gpu_tot_sim_cycle = 58907
gpu_tot_sim_insn = 17774696
gpu_tot_ipc =     301.7417
gpu_tot_issued_cta = 256
gpu_occupancy = 23.7441% 
gpu_tot_occupancy = 23.5751% 
max_total_param_size = 0
gpu_stall_dramfull = 16422
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3115
partiton_level_parallism_total  =       0.3059
partiton_level_parallism_util =       8.1171
partiton_level_parallism_util_total  =       8.0089
L2_BW  =      11.2824 GB/Sec
L2_BW_total  =      11.0811 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 408, Miss = 380, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[1]: Access = 393, Miss = 368, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 320
	L1D_cache_core[2]: Access = 386, Miss = 358, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[3]: Access = 400, Miss = 374, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 354
	L1D_cache_core[4]: Access = 406, Miss = 378, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 406
	L1D_cache_core[5]: Access = 410, Miss = 384, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 408
	L1D_cache_core[6]: Access = 414, Miss = 386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 387
	L1D_cache_core[7]: Access = 412, Miss = 386, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 428
	L1D_cache_core[8]: Access = 428, Miss = 398, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 440
	L1D_cache_core[9]: Access = 422, Miss = 394, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 419
	L1D_cache_core[10]: Access = 398, Miss = 370, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 347
	L1D_cache_core[11]: Access = 404, Miss = 378, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 365
	L1D_cache_core[12]: Access = 404, Miss = 376, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[13]: Access = 406, Miss = 380, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 373
	L1D_cache_core[14]: Access = 396, Miss = 368, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[15]: Access = 389, Miss = 364, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 333
	L1D_cache_core[16]: Access = 414, Miss = 386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 379
	L1D_cache_core[17]: Access = 422, Miss = 396, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[18]: Access = 424, Miss = 396, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[19]: Access = 426, Miss = 400, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 454
	L1D_cache_core[20]: Access = 410, Miss = 382, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 370
	L1D_cache_core[21]: Access = 408, Miss = 382, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 380
	L1D_cache_core[22]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 290
	L1D_cache_core[23]: Access = 377, Miss = 352, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[24]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 325
	L1D_cache_core[25]: Access = 404, Miss = 378, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[26]: Access = 399, Miss = 374, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 430
	L1D_cache_core[27]: Access = 400, Miss = 376, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 419
	L1D_cache_core[28]: Access = 379, Miss = 356, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 380
	L1D_cache_core[29]: Access = 371, Miss = 350, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 354
	L1D_cache_core[30]: Access = 351, Miss = 328, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[31]: Access = 334, Miss = 314, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 275
	L1D_cache_core[32]: Access = 345, Miss = 322, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 298
	L1D_cache_core[33]: Access = 363, Miss = 342, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 327
	L1D_cache_core[34]: Access = 387, Miss = 364, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[35]: Access = 394, Miss = 372, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 411
	L1D_cache_core[36]: Access = 401, Miss = 376, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 404
	L1D_cache_core[37]: Access = 394, Miss = 370, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 405
	L1D_cache_core[38]: Access = 359, Miss = 334, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 327
	L1D_cache_core[39]: Access = 339, Miss = 316, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[40]: Access = 345, Miss = 320, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 339
	L1D_cache_core[41]: Access = 362, Miss = 338, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 329
	L1D_cache_core[42]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 377
	L1D_cache_core[43]: Access = 382, Miss = 358, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 377
	L1D_cache_core[44]: Access = 399, Miss = 374, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[45]: Access = 400, Miss = 376, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 415
	L1D_total_cache_accesses = 18020
	L1D_total_cache_misses = 16848
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 16980
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16980
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1032, 1214, 1370, 1616, 1616, 1500, 1292, 1084, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 21720064
gpgpu_n_tot_w_icount = 678752
gpgpu_n_stall_shd_mem = 3908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16848
gpgpu_n_mem_write_global = 1172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 3908
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3908
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300723	W0_Idle:875315	W0_Scoreboard:3550150	W1:0	W2:0	W3:1568	W4:3084	W5:3024	W6:11424	W7:2800	W8:17108	W9:2800	W10:12544	W11:1344	W12:19528	W13:1344	W14:13896	W15:0	W16:27000	W17:0	W18:8904	W19:96	W20:23312	W21:96	W22:5576	W23:200	W24:26092	W25:200	W26:5496	W27:216	W28:20076	W29:112	W30:0	W31:0	W32:449088
single_issue_nums: WS0:166048	WS1:172032	WS2:169536	WS3:171136	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 134784 {8:16848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46880 {40:1172,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 673920 {40:16848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9376 {8:1172,}
maxmflatency = 1695 
max_icnt2mem_latency = 1504 
maxmrqlatency = 12 
max_icnt2sh_latency = 52 
averagemflatency = 438 
avg_icnt2mem_latency = 131 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:177 	3 	37 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2839 	11129 	3013 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3126 	5853 	8884 	80 	49 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15221 	1141 	914 	634 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5572      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5569      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5603      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5607      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5561      5560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5566      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5609      5619         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5614      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5634         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5555      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5595      5610         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/29 = 7.793103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 226
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      39193     51349    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      39151     34931    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      34812     45350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      36869     38685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      20378     21591    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      29591     24879    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      30467     33517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      39148     33685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      35141     29789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      27514     30009    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      14464    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      42993     41117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      34807     39667    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      40611     38247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      34104     37194    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1074      1695         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1113       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        902      1405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1133       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        835      1081         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        892       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1052      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        883       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1128      1103         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        899      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        573         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1433      1164         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1106       968         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1196       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        909       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=280 dram_eff=0.2286
bk0: 8a 182113i bk1: 8a 182117i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689655
Bank_Level_Parallism_Col = 1.491228
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491228 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 182062 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000323898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=217 dram_eff=0.2949
bk0: 8a 182115i bk1: 8a 182122i bk2: 0a 182154i bk3: 0a 182155i bk4: 0a 182155i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182157i bk14: 0a 182157i bk15: 0a 182157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045977
Bank_Level_Parallism_Col = 1.034884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034884 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 182044 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000538
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=252 dram_eff=0.254
bk0: 8a 182115i bk1: 8a 182112i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655738
Bank_Level_Parallism_Col = 1.466667
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466667 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 182060 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000340368
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=246 dram_eff=0.2602
bk0: 8a 182124i bk1: 8a 182120i bk2: 0a 182154i bk3: 0a 182155i bk4: 0a 182155i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182157i bk14: 0a 182157i bk15: 0a 182157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.012500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012500 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 182040 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000378796
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=212 dram_eff=0.3019
bk0: 8a 182116i bk1: 8a 182121i bk2: 0a 182154i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.289855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289855 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 182058 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00055447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=279 dram_eff=0.2294
bk0: 8a 182111i bk1: 8a 182131i bk2: 0a 182154i bk3: 0a 182155i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182157i bk15: 0a 182157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 182037 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000334878
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=205 dram_eff=0.3122
bk0: 8a 182098i bk1: 8a 182110i bk2: 0a 182154i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.621622
Bank_Level_Parallism_Col = 1.493151
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493151 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 182060 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000581919
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=199 dram_eff=0.3216
bk0: 8a 182115i bk1: 8a 182117i bk2: 0a 182154i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172840
Bank_Level_Parallism_Col = 1.177215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177215 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 182049 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000570939
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=256 dram_eff=0.25
bk0: 8a 182126i bk1: 8a 182127i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027397
Bank_Level_Parallism_Col = 1.028169
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028169 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 182046 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=209 dram_eff=0.3062
bk0: 8a 182125i bk1: 8a 182112i bk2: 0a 182154i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467742
Bank_Level_Parallism_Col = 1.459016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459016 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 182062 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000373306
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182153 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.392e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 182127i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000044 
total_CMD = 182156 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 182122 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182153 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104306
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=288 dram_eff=0.2222
bk0: 8a 182119i bk1: 8a 182127i bk2: 0a 182155i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123288
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 182048 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000345857
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=202 dram_eff=0.3168
bk0: 8a 182119i bk1: 8a 182102i bk2: 0a 182154i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507042
Bank_Level_Parallism_Col = 1.457143
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457143 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 182058 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000433694
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=331 dram_eff=0.1934
bk0: 8a 182132i bk1: 8a 182127i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 182042 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000120776
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182138 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003513
n_activity=228 dram_eff=0.2807
bk0: 8a 182127i bk1: 8a 182122i bk2: 0a 182155i bk3: 0a 182155i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 182156 
util_bw = 64 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 182038 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00027449
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=182156 n_nop=182156 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 182156i bk1: 0a 182156i bk2: 0a 182156i bk3: 0a 182156i bk4: 0a 182156i bk5: 0a 182156i bk6: 0a 182156i bk7: 0a 182156i bk8: 0a 182156i bk9: 0a 182156i bk10: 0a 182156i bk11: 0a 182156i bk12: 0a 182156i bk13: 0a 182156i bk14: 0a 182156i bk15: 0a 182156i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 182156 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 182156 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 182156 
n_nop = 182156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 716, Miss = 8, Miss_rate = 0.011, Pending_hits = 21, Reservation_fails = 759
L2_cache_bank[1]: Access = 744, Miss = 8, Miss_rate = 0.011, Pending_hits = 20, Reservation_fails = 1279
L2_cache_bank[2]: Access = 716, Miss = 8, Miss_rate = 0.011, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[3]: Access = 676, Miss = 8, Miss_rate = 0.012, Pending_hits = 17, Reservation_fails = 508
L2_cache_bank[4]: Access = 688, Miss = 8, Miss_rate = 0.012, Pending_hits = 18, Reservation_fails = 504
L2_cache_bank[5]: Access = 740, Miss = 8, Miss_rate = 0.011, Pending_hits = 19, Reservation_fails = 978
L2_cache_bank[6]: Access = 688, Miss = 8, Miss_rate = 0.012, Pending_hits = 14, Reservation_fails = 727
L2_cache_bank[7]: Access = 740, Miss = 8, Miss_rate = 0.011, Pending_hits = 18, Reservation_fails = 505
L2_cache_bank[8]: Access = 388, Miss = 8, Miss_rate = 0.021, Pending_hits = 16, Reservation_fails = 501
L2_cache_bank[9]: Access = 392, Miss = 8, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 757
L2_cache_bank[10]: Access = 564, Miss = 8, Miss_rate = 0.014, Pending_hits = 14, Reservation_fails = 492
L2_cache_bank[11]: Access = 476, Miss = 8, Miss_rate = 0.017, Pending_hits = 20, Reservation_fails = 493
L2_cache_bank[12]: Access = 568, Miss = 8, Miss_rate = 0.014, Pending_hits = 22, Reservation_fails = 734
L2_cache_bank[13]: Access = 612, Miss = 8, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 731
L2_cache_bank[14]: Access = 744, Miss = 8, Miss_rate = 0.011, Pending_hits = 20, Reservation_fails = 506
L2_cache_bank[15]: Access = 648, Miss = 8, Miss_rate = 0.012, Pending_hits = 19, Reservation_fails = 505
L2_cache_bank[16]: Access = 632, Miss = 8, Miss_rate = 0.013, Pending_hits = 21, Reservation_fails = 719
L2_cache_bank[17]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 692
L2_cache_bank[18]: Access = 516, Miss = 8, Miss_rate = 0.016, Pending_hits = 22, Reservation_fails = 493
L2_cache_bank[19]: Access = 528, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 716
L2_cache_bank[20]: Access = 80, Miss = 2, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 221
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 688, Miss = 8, Miss_rate = 0.012, Pending_hits = 16, Reservation_fails = 1018
L2_cache_bank[25]: Access = 740, Miss = 8, Miss_rate = 0.011, Pending_hits = 19, Reservation_fails = 703
L2_cache_bank[26]: Access = 620, Miss = 8, Miss_rate = 0.013, Pending_hits = 18, Reservation_fails = 741
L2_cache_bank[27]: Access = 744, Miss = 8, Miss_rate = 0.011, Pending_hits = 18, Reservation_fails = 511
L2_cache_bank[28]: Access = 716, Miss = 8, Miss_rate = 0.011, Pending_hits = 19, Reservation_fails = 739
L2_cache_bank[29]: Access = 744, Miss = 8, Miss_rate = 0.011, Pending_hits = 22, Reservation_fails = 452
L2_cache_bank[30]: Access = 648, Miss = 8, Miss_rate = 0.012, Pending_hits = 18, Reservation_fails = 451
L2_cache_bank[31]: Access = 716, Miss = 8, Miss_rate = 0.011, Pending_hits = 19, Reservation_fails = 473
L2_total_cache_accesses = 18020
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0125
L2_total_cache_pending_hits = 540
L2_total_cache_reservation_fails = 18659
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16082
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 540
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18659
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18020
icnt_total_pkts_simt_to_mem=18020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18020
Req_Network_cycles = 58907
Req_Network_injected_packets_per_cycle =       0.3059 
Req_Network_conflicts_per_cycle =       0.3346
Req_Network_conflicts_per_cycle_util =       9.0537
Req_Bank_Level_Parallism =       8.2774
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4191
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0204

Reply_Network_injected_packets_num = 18020
Reply_Network_cycles = 58907
Reply_Network_injected_packets_per_cycle =        0.3059
Reply_Network_conflicts_per_cycle =        0.0130
Reply_Network_conflicts_per_cycle_util =       0.2971
Reply_Bank_Level_Parallism =       6.9981
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0077
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3681 (cycle/sec)
gpgpu_silicon_slowdown = 307525x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 14753
gpu_sim_insn = 4443674
gpu_ipc =     301.2048
gpu_tot_sim_cycle = 73660
gpu_tot_sim_insn = 22218370
gpu_tot_ipc =     301.6341
gpu_tot_issued_cta = 320
gpu_occupancy = 23.7069% 
gpu_tot_occupancy = 23.6008% 
max_total_param_size = 0
gpu_stall_dramfull = 16422
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3054
partiton_level_parallism_total  =       0.3058
partiton_level_parallism_util =       8.5000
partiton_level_parallism_util_total  =       8.1025
L2_BW  =      11.0614 GB/Sec
L2_BW_total  =      11.0772 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 501, Miss = 468, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[1]: Access = 486, Miss = 456, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[2]: Access = 463, Miss = 430, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 361
	L1D_cache_core[3]: Access = 460, Miss = 430, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 382
	L1D_cache_core[4]: Access = 475, Miss = 442, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 464
	L1D_cache_core[5]: Access = 495, Miss = 464, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[6]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 478
	L1D_cache_core[7]: Access = 505, Miss = 474, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[8]: Access = 521, Miss = 486, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 537
	L1D_cache_core[9]: Access = 515, Miss = 482, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 510
	L1D_cache_core[10]: Access = 475, Miss = 442, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[11]: Access = 464, Miss = 434, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 385
	L1D_cache_core[12]: Access = 473, Miss = 440, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[13]: Access = 491, Miss = 460, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 465
	L1D_cache_core[14]: Access = 489, Miss = 456, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[15]: Access = 482, Miss = 452, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 435
	L1D_cache_core[16]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 483
	L1D_cache_core[17]: Access = 515, Miss = 484, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[18]: Access = 501, Miss = 468, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 499
	L1D_cache_core[19]: Access = 486, Miss = 456, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[20]: Access = 479, Miss = 446, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 408
	L1D_cache_core[21]: Access = 493, Miss = 462, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 472
	L1D_cache_core[22]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[23]: Access = 470, Miss = 440, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 398
	L1D_cache_core[24]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[25]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[26]: Access = 521, Miss = 486, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[27]: Access = 515, Miss = 482, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[28]: Access = 491, Miss = 458, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 475
	L1D_cache_core[29]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 495
	L1D_cache_core[30]: Access = 481, Miss = 448, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 457
	L1D_cache_core[31]: Access = 466, Miss = 436, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[32]: Access = 465, Miss = 432, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[33]: Access = 474, Miss = 444, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[34]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 525
	L1D_cache_core[35]: Access = 515, Miss = 484, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[36]: Access = 517, Miss = 484, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[37]: Access = 519, Miss = 488, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 544
	L1D_cache_core[38]: Access = 487, Miss = 454, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[39]: Access = 468, Miss = 438, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 427
	L1D_cache_core[40]: Access = 459, Miss = 426, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 404
	L1D_cache_core[41]: Access = 462, Miss = 432, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 411
	L1D_cache_core[42]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 485
	L1D_cache_core[43]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 500
	L1D_cache_core[44]: Access = 492, Miss = 462, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 510
	L1D_cache_core[45]: Access = 493, Miss = 464, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 512
	L1D_total_cache_accesses = 22525
	L1D_total_cache_misses = 21060
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 21287
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21287
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1303, 1537, 1745, 2020, 2020, 1875, 1615, 1355, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 27150080
gpgpu_n_tot_w_icount = 848440
gpgpu_n_stall_shd_mem = 4885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21060
gpgpu_n_mem_write_global = 1465
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 4885
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4885
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:376924	W0_Idle:1086212	W0_Scoreboard:4401976	W1:0	W2:0	W3:1960	W4:3855	W5:3780	W6:14280	W7:3500	W8:21385	W9:3500	W10:15680	W11:1680	W12:24410	W13:1680	W14:17370	W15:0	W16:33750	W17:0	W18:11130	W19:120	W20:29140	W21:120	W22:6970	W23:250	W24:32615	W25:250	W26:6870	W27:270	W28:25095	W29:140	W30:0	W31:0	W32:561360
single_issue_nums: WS0:207560	WS1:215040	WS2:211920	WS3:213920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168480 {8:21060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58600 {40:1465,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 842400 {40:21060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11720 {8:1465,}
maxmflatency = 1695 
max_icnt2mem_latency = 1504 
maxmrqlatency = 12 
max_icnt2sh_latency = 52 
averagemflatency = 414 
avg_icnt2mem_latency = 130 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:177 	3 	37 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3682 	14791 	3013 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3940 	7275 	11096 	137 	49 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	19726 	1141 	914 	634 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5572      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5569      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5603      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5607      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5561      5560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5566      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5609      5619         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5614      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5634         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5555      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5595      5610         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/29 = 7.793103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 226
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      46138     58534    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      45979     41382    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      41167     52467    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      43376     46012    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      24480     25605    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      35344     29765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      36180     39606    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      46382     40086    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      41649     35259    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      32911     35463    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      17612    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      49714     48662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      41026     47249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      47988     45855    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      40824     44591    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1074      1695         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1113       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        902      1405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1133       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        835      1081         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        892       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1052      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        883       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1128      1103         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        899      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        573         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1433      1164         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1106       968         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1196       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        909       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=280 dram_eff=0.2286
bk0: 8a 227734i bk1: 8a 227738i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689655
Bank_Level_Parallism_Col = 1.491228
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491228 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227683 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000259025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=217 dram_eff=0.2949
bk0: 8a 227736i bk1: 8a 227743i bk2: 0a 227775i bk3: 0a 227776i bk4: 0a 227776i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227778i bk14: 0a 227778i bk15: 0a 227778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045977
Bank_Level_Parallism_Col = 1.034884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034884 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 227665 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000430245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=252 dram_eff=0.254
bk0: 8a 227736i bk1: 8a 227733i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655738
Bank_Level_Parallism_Col = 1.466667
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466667 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 227681 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000272196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=246 dram_eff=0.2602
bk0: 8a 227745i bk1: 8a 227741i bk2: 0a 227775i bk3: 0a 227776i bk4: 0a 227776i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227778i bk14: 0a 227778i bk15: 0a 227778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.012500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012500 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 227661 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000302928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=212 dram_eff=0.3019
bk0: 8a 227737i bk1: 8a 227742i bk2: 0a 227775i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.289855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289855 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 227679 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000443416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=279 dram_eff=0.2294
bk0: 8a 227732i bk1: 8a 227752i bk2: 0a 227775i bk3: 0a 227776i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227778i bk15: 0a 227778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 227658 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000267806
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=205 dram_eff=0.3122
bk0: 8a 227719i bk1: 8a 227731i bk2: 0a 227775i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.621622
Bank_Level_Parallism_Col = 1.493151
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493151 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 227681 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000465367
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=199 dram_eff=0.3216
bk0: 8a 227736i bk1: 8a 227738i bk2: 0a 227775i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172840
Bank_Level_Parallism_Col = 1.177215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177215 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 227670 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456587
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=256 dram_eff=0.25
bk0: 8a 227747i bk1: 8a 227748i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027397
Bank_Level_Parallism_Col = 1.028169
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028169 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 227667 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=209 dram_eff=0.3062
bk0: 8a 227746i bk1: 8a 227733i bk2: 0a 227775i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467742
Bank_Level_Parallism_Col = 1.459016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459016 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 227683 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000298538
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227774 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.512e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 227748i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 227777 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 227743 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227774 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.34149e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=288 dram_eff=0.2222
bk0: 8a 227740i bk1: 8a 227748i bk2: 0a 227776i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123288
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 227669 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000276586
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=202 dram_eff=0.3168
bk0: 8a 227740i bk1: 8a 227723i bk2: 0a 227775i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507042
Bank_Level_Parallism_Col = 1.457143
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457143 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 227679 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00034683
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=331 dram_eff=0.1934
bk0: 8a 227753i bk1: 8a 227748i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 227663 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.65857e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227759 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000281
n_activity=228 dram_eff=0.2807
bk0: 8a 227748i bk1: 8a 227743i bk2: 0a 227776i bk3: 0a 227776i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 227777 
util_bw = 64 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 227659 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227759 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000219513
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227777 n_nop=227777 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 227777i bk1: 0a 227777i bk2: 0a 227777i bk3: 0a 227777i bk4: 0a 227777i bk5: 0a 227777i bk6: 0a 227777i bk7: 0a 227777i bk8: 0a 227777i bk9: 0a 227777i bk10: 0a 227777i bk11: 0a 227777i bk12: 0a 227777i bk13: 0a 227777i bk14: 0a 227777i bk15: 0a 227777i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 227777 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 227777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227777 
n_nop = 227777 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 895, Miss = 8, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 759
L2_cache_bank[1]: Access = 930, Miss = 8, Miss_rate = 0.009, Pending_hits = 20, Reservation_fails = 1279
L2_cache_bank[2]: Access = 895, Miss = 8, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[3]: Access = 845, Miss = 8, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 508
L2_cache_bank[4]: Access = 860, Miss = 8, Miss_rate = 0.009, Pending_hits = 18, Reservation_fails = 504
L2_cache_bank[5]: Access = 925, Miss = 8, Miss_rate = 0.009, Pending_hits = 19, Reservation_fails = 978
L2_cache_bank[6]: Access = 860, Miss = 8, Miss_rate = 0.009, Pending_hits = 14, Reservation_fails = 727
L2_cache_bank[7]: Access = 925, Miss = 8, Miss_rate = 0.009, Pending_hits = 18, Reservation_fails = 505
L2_cache_bank[8]: Access = 485, Miss = 8, Miss_rate = 0.016, Pending_hits = 16, Reservation_fails = 501
L2_cache_bank[9]: Access = 490, Miss = 8, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 757
L2_cache_bank[10]: Access = 705, Miss = 8, Miss_rate = 0.011, Pending_hits = 14, Reservation_fails = 492
L2_cache_bank[11]: Access = 595, Miss = 8, Miss_rate = 0.013, Pending_hits = 20, Reservation_fails = 493
L2_cache_bank[12]: Access = 710, Miss = 8, Miss_rate = 0.011, Pending_hits = 22, Reservation_fails = 734
L2_cache_bank[13]: Access = 765, Miss = 8, Miss_rate = 0.010, Pending_hits = 23, Reservation_fails = 731
L2_cache_bank[14]: Access = 930, Miss = 8, Miss_rate = 0.009, Pending_hits = 20, Reservation_fails = 506
L2_cache_bank[15]: Access = 810, Miss = 8, Miss_rate = 0.010, Pending_hits = 19, Reservation_fails = 505
L2_cache_bank[16]: Access = 790, Miss = 8, Miss_rate = 0.010, Pending_hits = 21, Reservation_fails = 719
L2_cache_bank[17]: Access = 685, Miss = 8, Miss_rate = 0.012, Pending_hits = 21, Reservation_fails = 692
L2_cache_bank[18]: Access = 645, Miss = 8, Miss_rate = 0.012, Pending_hits = 22, Reservation_fails = 493
L2_cache_bank[19]: Access = 660, Miss = 8, Miss_rate = 0.012, Pending_hits = 22, Reservation_fails = 716
L2_cache_bank[20]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 221
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 860, Miss = 8, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 1018
L2_cache_bank[25]: Access = 925, Miss = 8, Miss_rate = 0.009, Pending_hits = 19, Reservation_fails = 703
L2_cache_bank[26]: Access = 775, Miss = 8, Miss_rate = 0.010, Pending_hits = 18, Reservation_fails = 741
L2_cache_bank[27]: Access = 930, Miss = 8, Miss_rate = 0.009, Pending_hits = 18, Reservation_fails = 511
L2_cache_bank[28]: Access = 895, Miss = 8, Miss_rate = 0.009, Pending_hits = 19, Reservation_fails = 739
L2_cache_bank[29]: Access = 930, Miss = 8, Miss_rate = 0.009, Pending_hits = 22, Reservation_fails = 452
L2_cache_bank[30]: Access = 810, Miss = 8, Miss_rate = 0.010, Pending_hits = 18, Reservation_fails = 451
L2_cache_bank[31]: Access = 895, Miss = 8, Miss_rate = 0.009, Pending_hits = 19, Reservation_fails = 473
L2_total_cache_accesses = 22525
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0100
L2_total_cache_pending_hits = 540
L2_total_cache_reservation_fails = 18659
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 540
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18659
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22525
icnt_total_pkts_simt_to_mem=22525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22525
Req_Network_cycles = 73660
Req_Network_injected_packets_per_cycle =       0.3058 
Req_Network_conflicts_per_cycle =       0.3362
Req_Network_conflicts_per_cycle_util =       9.1489
Req_Bank_Level_Parallism =       8.3210
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4185
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0172

Reply_Network_injected_packets_num = 22525
Reply_Network_cycles = 73660
Reply_Network_injected_packets_per_cycle =        0.3058
Reply_Network_conflicts_per_cycle =        0.0104
Reply_Network_conflicts_per_cycle_util =       0.2464
Reply_Bank_Level_Parallism =       7.2544
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0061
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3683 (cycle/sec)
gpgpu_silicon_slowdown = 307358x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 14930
gpu_sim_insn = 4443674
gpu_ipc =     297.6339
gpu_tot_sim_cycle = 88590
gpu_tot_sim_insn = 26662044
gpu_tot_ipc =     300.9600
gpu_tot_issued_cta = 384
gpu_occupancy = 23.7373% 
gpu_tot_occupancy = 23.6232% 
max_total_param_size = 0
gpu_stall_dramfull = 16422
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3017
partiton_level_parallism_total  =       0.3051
partiton_level_parallism_util =       8.3892
partiton_level_parallism_util_total  =       8.1489
L2_BW  =      10.9303 GB/Sec
L2_BW_total  =      11.0524 GB/Sec
gpu_total_sim_rate=1159219

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613, Miss = 570, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 563
	L1D_cache_core[1]: Access = 612, Miss = 572, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[2]: Access = 593, Miss = 550, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 502
	L1D_cache_core[3]: Access = 592, Miss = 552, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[4]: Access = 595, Miss = 552, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 550
	L1D_cache_core[5]: Access = 606, Miss = 566, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 598
	L1D_cache_core[6]: Access = 627, Miss = 584, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 603
	L1D_cache_core[7]: Access = 626, Miss = 586, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 644
	L1D_cache_core[8]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 650
	L1D_cache_core[9]: Access = 640, Miss = 600, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[10]: Access = 603, Miss = 562, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 532
	L1D_cache_core[11]: Access = 593, Miss = 556, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 516
	L1D_cache_core[12]: Access = 587, Miss = 546, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[13]: Access = 591, Miss = 554, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 501
	L1D_cache_core[14]: Access = 597, Miss = 556, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[15]: Access = 597, Miss = 560, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[16]: Access = 600, Miss = 562, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[17]: Access = 608, Miss = 572, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 610
	L1D_cache_core[18]: Access = 594, Miss = 556, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[19]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[20]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 480
	L1D_cache_core[21]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 500
	L1D_cache_core[22]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 452
	L1D_cache_core[23]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 479
	L1D_cache_core[24]: Access = 576, Miss = 538, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[25]: Access = 590, Miss = 554, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 600
	L1D_cache_core[26]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[27]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 616
	L1D_cache_core[28]: Access = 568, Miss = 530, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[29]: Access = 557, Miss = 522, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[30]: Access = 550, Miss = 512, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[31]: Access = 551, Miss = 516, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 496
	L1D_cache_core[32]: Access = 558, Miss = 520, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 481
	L1D_cache_core[33]: Access = 567, Miss = 532, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[34]: Access = 600, Miss = 562, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 618
	L1D_cache_core[35]: Access = 608, Miss = 572, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[36]: Access = 594, Miss = 556, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 570
	L1D_cache_core[37]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[38]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[39]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 502
	L1D_cache_core[40]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[41]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 514
	L1D_cache_core[42]: Access = 576, Miss = 538, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 580
	L1D_cache_core[43]: Access = 590, Miss = 554, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[44]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 620
	L1D_cache_core[45]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 623
	L1D_total_cache_accesses = 27030
	L1D_total_cache_misses = 25272
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 25505
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25505
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1548, 1782, 1990, 2424, 2424, 2250, 1938, 1626, 813, 969, 1125, 1212, 1053, 995, 813, 761, 
gpgpu_n_tot_thrd_icount = 32580096
gpgpu_n_tot_w_icount = 1018128
gpgpu_n_stall_shd_mem = 5862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25272
gpgpu_n_mem_write_global = 1758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 5862
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5862
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:456934	W0_Idle:1302437	W0_Scoreboard:5250737	W1:0	W2:0	W3:2352	W4:4626	W5:4536	W6:17136	W7:4200	W8:25662	W9:4200	W10:18816	W11:2016	W12:29292	W13:2016	W14:20844	W15:0	W16:40500	W17:0	W18:13356	W19:144	W20:34968	W21:144	W22:8364	W23:300	W24:39138	W25:300	W26:8244	W27:324	W28:30114	W29:168	W30:0	W31:0	W32:673632
single_issue_nums: WS0:249072	WS1:258048	WS2:254304	WS3:256704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202176 {8:25272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70320 {40:1758,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1010880 {40:25272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
maxmflatency = 1695 
max_icnt2mem_latency = 1504 
maxmrqlatency = 12 
max_icnt2sh_latency = 52 
averagemflatency = 399 
avg_icnt2mem_latency = 130 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:177 	3 	37 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4512 	18466 	3013 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4741 	8691 	13353 	168 	49 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24231 	1141 	914 	634 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	10 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5572      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5569      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5603      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5607      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5561      5560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5566      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5609      5619         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5614      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5634         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5555      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5595      5610         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/29 = 7.793103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 226
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      53083     65872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      52945     47955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      47678     59645    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      49838     53266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      28554     29646    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      41218     34692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      41947     45805    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      53629     46481    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      48195     40814    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      38377     40981    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      20807    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      56382     55952    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      47057     54644    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      55297     53587    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      47619     52024    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1074      1695         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1113       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        902      1405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1133       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        835      1081         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        892       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1052      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        883       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1128      1103         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        899      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        573         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1433      1164         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1106       968         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1196       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        909       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=280 dram_eff=0.2286
bk0: 8a 273903i bk1: 8a 273907i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689655
Bank_Level_Parallism_Col = 1.491228
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491228 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 273852 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000215371
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=217 dram_eff=0.2949
bk0: 8a 273905i bk1: 8a 273912i bk2: 0a 273944i bk3: 0a 273945i bk4: 0a 273945i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273947i bk14: 0a 273947i bk15: 0a 273947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045977
Bank_Level_Parallism_Col = 1.034884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034884 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 273834 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000357735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=252 dram_eff=0.254
bk0: 8a 273905i bk1: 8a 273902i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655738
Bank_Level_Parallism_Col = 1.466667
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466667 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 273850 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=246 dram_eff=0.2602
bk0: 8a 273914i bk1: 8a 273910i bk2: 0a 273944i bk3: 0a 273945i bk4: 0a 273945i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273947i bk14: 0a 273947i bk15: 0a 273947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.012500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012500 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 273830 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000251874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=212 dram_eff=0.3019
bk0: 8a 273906i bk1: 8a 273911i bk2: 0a 273944i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.289855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289855 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 273848 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000368686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=279 dram_eff=0.2294
bk0: 8a 273901i bk1: 8a 273921i bk2: 0a 273944i bk3: 0a 273945i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273947i bk15: 0a 273947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 273827 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000222672
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=205 dram_eff=0.3122
bk0: 8a 273888i bk1: 8a 273900i bk2: 0a 273944i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.621622
Bank_Level_Parallism_Col = 1.493151
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493151 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 273850 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000386938
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=199 dram_eff=0.3216
bk0: 8a 273905i bk1: 8a 273907i bk2: 0a 273944i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172840
Bank_Level_Parallism_Col = 1.177215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177215 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 273839 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000379637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=256 dram_eff=0.25
bk0: 8a 273916i bk1: 8a 273917i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027397
Bank_Level_Parallism_Col = 1.028169
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028169 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 273836 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=209 dram_eff=0.3062
bk0: 8a 273915i bk1: 8a 273902i bk2: 0a 273944i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467742
Bank_Level_Parallism_Col = 1.459016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459016 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 273852 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000248224
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273943 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.92e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 273917i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 273946 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 273912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273943 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.93567e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=288 dram_eff=0.2222
bk0: 8a 273909i bk1: 8a 273917i bk2: 0a 273945i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123288
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 273838 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000229972
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=202 dram_eff=0.3168
bk0: 8a 273909i bk1: 8a 273892i bk2: 0a 273944i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507042
Bank_Level_Parallism_Col = 1.457143
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457143 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 273848 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000288378
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=331 dram_eff=0.1934
bk0: 8a 273922i bk1: 8a 273917i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 273832 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.03078e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273928 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002336
n_activity=228 dram_eff=0.2807
bk0: 8a 273917i bk1: 8a 273912i bk2: 0a 273945i bk3: 0a 273945i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 273946 
util_bw = 64 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 273828 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273928 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000182518
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=273946 n_nop=273946 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 273946i bk1: 0a 273946i bk2: 0a 273946i bk3: 0a 273946i bk4: 0a 273946i bk5: 0a 273946i bk6: 0a 273946i bk7: 0a 273946i bk8: 0a 273946i bk9: 0a 273946i bk10: 0a 273946i bk11: 0a 273946i bk12: 0a 273946i bk13: 0a 273946i bk14: 0a 273946i bk15: 0a 273946i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 273946 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 273946 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273946 
n_nop = 273946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1074, Miss = 8, Miss_rate = 0.007, Pending_hits = 21, Reservation_fails = 759
L2_cache_bank[1]: Access = 1116, Miss = 8, Miss_rate = 0.007, Pending_hits = 20, Reservation_fails = 1279
L2_cache_bank[2]: Access = 1074, Miss = 8, Miss_rate = 0.007, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[3]: Access = 1014, Miss = 8, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 508
L2_cache_bank[4]: Access = 1032, Miss = 8, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 504
L2_cache_bank[5]: Access = 1110, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 978
L2_cache_bank[6]: Access = 1032, Miss = 8, Miss_rate = 0.008, Pending_hits = 14, Reservation_fails = 727
L2_cache_bank[7]: Access = 1110, Miss = 8, Miss_rate = 0.007, Pending_hits = 18, Reservation_fails = 505
L2_cache_bank[8]: Access = 582, Miss = 8, Miss_rate = 0.014, Pending_hits = 16, Reservation_fails = 501
L2_cache_bank[9]: Access = 588, Miss = 8, Miss_rate = 0.014, Pending_hits = 18, Reservation_fails = 757
L2_cache_bank[10]: Access = 846, Miss = 8, Miss_rate = 0.009, Pending_hits = 14, Reservation_fails = 492
L2_cache_bank[11]: Access = 714, Miss = 8, Miss_rate = 0.011, Pending_hits = 20, Reservation_fails = 493
L2_cache_bank[12]: Access = 852, Miss = 8, Miss_rate = 0.009, Pending_hits = 22, Reservation_fails = 734
L2_cache_bank[13]: Access = 918, Miss = 8, Miss_rate = 0.009, Pending_hits = 23, Reservation_fails = 731
L2_cache_bank[14]: Access = 1116, Miss = 8, Miss_rate = 0.007, Pending_hits = 20, Reservation_fails = 506
L2_cache_bank[15]: Access = 972, Miss = 8, Miss_rate = 0.008, Pending_hits = 19, Reservation_fails = 505
L2_cache_bank[16]: Access = 948, Miss = 8, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 719
L2_cache_bank[17]: Access = 822, Miss = 8, Miss_rate = 0.010, Pending_hits = 21, Reservation_fails = 692
L2_cache_bank[18]: Access = 774, Miss = 8, Miss_rate = 0.010, Pending_hits = 22, Reservation_fails = 493
L2_cache_bank[19]: Access = 792, Miss = 8, Miss_rate = 0.010, Pending_hits = 22, Reservation_fails = 716
L2_cache_bank[20]: Access = 120, Miss = 2, Miss_rate = 0.017, Pending_hits = 5, Reservation_fails = 221
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1032, Miss = 8, Miss_rate = 0.008, Pending_hits = 16, Reservation_fails = 1018
L2_cache_bank[25]: Access = 1110, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 703
L2_cache_bank[26]: Access = 930, Miss = 8, Miss_rate = 0.009, Pending_hits = 18, Reservation_fails = 741
L2_cache_bank[27]: Access = 1116, Miss = 8, Miss_rate = 0.007, Pending_hits = 18, Reservation_fails = 511
L2_cache_bank[28]: Access = 1074, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 739
L2_cache_bank[29]: Access = 1116, Miss = 8, Miss_rate = 0.007, Pending_hits = 22, Reservation_fails = 452
L2_cache_bank[30]: Access = 972, Miss = 8, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 451
L2_cache_bank[31]: Access = 1074, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 473
L2_total_cache_accesses = 27030
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 540
L2_total_cache_reservation_fails = 18659
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 540
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18659
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27030
icnt_total_pkts_simt_to_mem=27030
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27030
Req_Network_cycles = 88590
Req_Network_injected_packets_per_cycle =       0.3051 
Req_Network_conflicts_per_cycle =       0.3380
Req_Network_conflicts_per_cycle_util =       9.2315
Req_Bank_Level_Parallism =       8.3323
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4186
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0151

Reply_Network_injected_packets_num = 27030
Reply_Network_cycles = 88590
Reply_Network_injected_packets_per_cycle =        0.3051
Reply_Network_conflicts_per_cycle =        0.0086
Reply_Network_conflicts_per_cycle_util =       0.2100
Reply_Bank_Level_Parallism =       7.4217
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0051
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 1159219 (inst/sec)
gpgpu_simulation_rate = 3851 (cycle/sec)
gpgpu_silicon_slowdown = 293949x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 9976
gpu_sim_insn = 3208432
gpu_ipc =     321.6151
gpu_tot_sim_cycle = 98566
gpu_tot_sim_insn = 29870476
gpu_tot_ipc =     303.0505
gpu_tot_issued_cta = 448
gpu_occupancy = 18.9660% 
gpu_tot_occupancy = 23.3587% 
max_total_param_size = 0
gpu_stall_dramfull = 16422
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1480
partiton_level_parallism_total  =       0.2892
partiton_level_parallism_util =       4.5276
partiton_level_parallism_util_total  =       7.8249
L2_BW  =       5.3595 GB/Sec
L2_BW_total  =      10.4762 GB/Sec
gpu_total_sim_rate=1194819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613, Miss = 570, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 563
	L1D_cache_core[1]: Access = 612, Miss = 572, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[2]: Access = 609, Miss = 566, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 502
	L1D_cache_core[3]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[4]: Access = 617, Miss = 574, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 550
	L1D_cache_core[5]: Access = 624, Miss = 584, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 598
	L1D_cache_core[6]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 603
	L1D_cache_core[7]: Access = 626, Miss = 586, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 644
	L1D_cache_core[8]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 650
	L1D_cache_core[9]: Access = 640, Miss = 600, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[10]: Access = 603, Miss = 562, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 532
	L1D_cache_core[11]: Access = 593, Miss = 556, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 516
	L1D_cache_core[12]: Access = 587, Miss = 546, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[13]: Access = 591, Miss = 554, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 501
	L1D_cache_core[14]: Access = 597, Miss = 556, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[15]: Access = 597, Miss = 560, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[16]: Access = 649, Miss = 602, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[17]: Access = 673, Miss = 626, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 625
	L1D_cache_core[18]: Access = 659, Miss = 610, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[19]: Access = 634, Miss = 588, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[20]: Access = 580, Miss = 542, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 480
	L1D_cache_core[21]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 500
	L1D_cache_core[22]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 452
	L1D_cache_core[23]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 479
	L1D_cache_core[24]: Access = 652, Miss = 602, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[25]: Access = 692, Miss = 642, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 665
	L1D_cache_core[26]: Access = 716, Miss = 662, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 703
	L1D_cache_core[27]: Access = 694, Miss = 642, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 628
	L1D_cache_core[28]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[29]: Access = 557, Miss = 522, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[30]: Access = 550, Miss = 512, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[31]: Access = 551, Miss = 516, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 496
	L1D_cache_core[32]: Access = 634, Miss = 584, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 481
	L1D_cache_core[33]: Access = 669, Miss = 620, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 602
	L1D_cache_core[34]: Access = 702, Miss = 650, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[35]: Access = 694, Miss = 644, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[36]: Access = 634, Miss = 596, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 570
	L1D_cache_core[37]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[38]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[39]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 502
	L1D_cache_core[40]: Access = 612, Miss = 562, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[41]: Access = 635, Miss = 586, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[42]: Access = 656, Miss = 604, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 658, Miss = 608, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 634
	L1D_cache_core[44]: Access = 644, Miss = 604, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 620
	L1D_cache_core[45]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 623
	L1D_total_cache_accesses = 28506
	L1D_total_cache_misses = 26544
	L1D_total_cache_miss_rate = 0.9312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26035
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26035
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1747, 1981, 2189, 2623, 2623, 2449, 2137, 1825, 813, 969, 1125, 1212, 1053, 995, 813, 761, 
gpgpu_n_tot_thrd_icount = 36199872
gpgpu_n_tot_w_icount = 1131246
gpgpu_n_stall_shd_mem = 6212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26544
gpgpu_n_mem_write_global = 1962
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 6212
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6212
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:485639	W0_Idle:1388708	W0_Scoreboard:5510332	W1:196	W2:420	W3:2548	W4:5330	W5:4536	W6:17752	W7:4396	W8:25895	W9:4592	W10:19252	W11:2212	W12:29831	W13:2016	W14:21730	W15:0	W16:42600	W17:0	W18:14450	W19:144	W20:36614	W21:158	W22:9008	W23:328	W24:40515	W25:314	W26:8288	W27:324	W28:31390	W29:182	W30:30	W31:14	W32:767220
single_issue_nums: WS0:277088	WS1:287104	WS2:282464	WS3:284590	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212352 {8:26544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1962,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1061760 {40:26544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15696 {8:1962,}
maxmflatency = 1695 
max_icnt2mem_latency = 1504 
maxmrqlatency = 12 
max_icnt2sh_latency = 52 
averagemflatency = 392 
avg_icnt2mem_latency = 127 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:177 	3 	37 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5430 	19024 	3013 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5629 	9279 	13353 	168 	49 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25707 	1141 	914 	634 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	11 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5572      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5569      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5603      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5607      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5561      5560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5566      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5609      5619         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5614      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5634         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5558      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5555      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5595      5610         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/29 = 7.793103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 226
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      54737     67643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      54775     49628    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      49235     61595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      51691     55104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      29528     30612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      43026     36175    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      43727     47460    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      55492     48080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      49994     42669    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      39956     42438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      21890    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      57925     57848    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      48618     56443    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      56982     55499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      49240     53702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1074      1695         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1113       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        902      1405         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1133       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        835      1081         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        892       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1052      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        883       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1128      1103         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        899      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        573         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1433      1164         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1106       968         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1196       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        909       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=280 dram_eff=0.2286
bk0: 8a 304751i bk1: 8a 304755i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689655
Bank_Level_Parallism_Col = 1.491228
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491228 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 304700 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000193573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=217 dram_eff=0.2949
bk0: 8a 304753i bk1: 8a 304760i bk2: 0a 304792i bk3: 0a 304793i bk4: 0a 304793i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304795i bk14: 0a 304795i bk15: 0a 304795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045977
Bank_Level_Parallism_Col = 1.034884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034884 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 304682 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000321529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=252 dram_eff=0.254
bk0: 8a 304753i bk1: 8a 304750i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655738
Bank_Level_Parallism_Col = 1.466667
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466667 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 304698 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203416
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=246 dram_eff=0.2602
bk0: 8a 304762i bk1: 8a 304758i bk2: 0a 304792i bk3: 0a 304793i bk4: 0a 304793i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304795i bk14: 0a 304795i bk15: 0a 304795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012195
Bank_Level_Parallism_Col = 1.012500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012500 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 304678 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000226382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=212 dram_eff=0.3019
bk0: 8a 304754i bk1: 8a 304759i bk2: 0a 304792i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.289855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289855 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 304696 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000331371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=279 dram_eff=0.2294
bk0: 8a 304749i bk1: 8a 304769i bk2: 0a 304792i bk3: 0a 304793i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304795i bk15: 0a 304795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 304675 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000200135
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=205 dram_eff=0.3122
bk0: 8a 304736i bk1: 8a 304748i bk2: 0a 304792i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.621622
Bank_Level_Parallism_Col = 1.493151
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493151 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 304698 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000347776
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=199 dram_eff=0.3216
bk0: 8a 304753i bk1: 8a 304755i bk2: 0a 304792i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172840
Bank_Level_Parallism_Col = 1.177215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177215 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 304687 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000341214
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=256 dram_eff=0.25
bk0: 8a 304764i bk1: 8a 304765i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027397
Bank_Level_Parallism_Col = 1.028169
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028169 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 304684 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=209 dram_eff=0.3062
bk0: 8a 304763i bk1: 8a 304750i bk2: 0a 304792i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467742
Bank_Level_Parallism_Col = 1.459016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459016 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 304700 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000223102
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304791 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.625e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 304765i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000026 
total_CMD = 304794 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 304760 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304791 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.23372e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=288 dram_eff=0.2222
bk0: 8a 304757i bk1: 8a 304765i bk2: 0a 304793i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123288
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 304686 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000206697
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=202 dram_eff=0.3168
bk0: 8a 304757i bk1: 8a 304740i bk2: 0a 304792i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507042
Bank_Level_Parallism_Col = 1.457143
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457143 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 304696 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000259191
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=331 dram_eff=0.1934
bk0: 8a 304770i bk1: 8a 304765i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 304680 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.21799e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304776 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=228 dram_eff=0.2807
bk0: 8a 304765i bk1: 8a 304760i bk2: 0a 304793i bk3: 0a 304793i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 304794 
util_bw = 64 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 304676 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000164045
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=304794 n_nop=304794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 304794i bk1: 0a 304794i bk2: 0a 304794i bk3: 0a 304794i bk4: 0a 304794i bk5: 0a 304794i bk6: 0a 304794i bk7: 0a 304794i bk8: 0a 304794i bk9: 0a 304794i bk10: 0a 304794i bk11: 0a 304794i bk12: 0a 304794i bk13: 0a 304794i bk14: 0a 304794i bk15: 0a 304794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 304794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 304794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 304794 
n_nop = 304794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1126, Miss = 8, Miss_rate = 0.007, Pending_hits = 21, Reservation_fails = 759
L2_cache_bank[1]: Access = 1172, Miss = 8, Miss_rate = 0.007, Pending_hits = 20, Reservation_fails = 1279
L2_cache_bank[2]: Access = 1132, Miss = 8, Miss_rate = 0.007, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[3]: Access = 1065, Miss = 8, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 508
L2_cache_bank[4]: Access = 1080, Miss = 8, Miss_rate = 0.007, Pending_hits = 18, Reservation_fails = 504
L2_cache_bank[5]: Access = 1170, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 978
L2_cache_bank[6]: Access = 1089, Miss = 8, Miss_rate = 0.007, Pending_hits = 14, Reservation_fails = 727
L2_cache_bank[7]: Access = 1166, Miss = 8, Miss_rate = 0.007, Pending_hits = 18, Reservation_fails = 505
L2_cache_bank[8]: Access = 614, Miss = 8, Miss_rate = 0.013, Pending_hits = 16, Reservation_fails = 501
L2_cache_bank[9]: Access = 620, Miss = 8, Miss_rate = 0.013, Pending_hits = 18, Reservation_fails = 757
L2_cache_bank[10]: Access = 906, Miss = 8, Miss_rate = 0.009, Pending_hits = 14, Reservation_fails = 492
L2_cache_bank[11]: Access = 763, Miss = 8, Miss_rate = 0.010, Pending_hits = 20, Reservation_fails = 493
L2_cache_bank[12]: Access = 908, Miss = 8, Miss_rate = 0.009, Pending_hits = 22, Reservation_fails = 734
L2_cache_bank[13]: Access = 970, Miss = 8, Miss_rate = 0.008, Pending_hits = 23, Reservation_fails = 731
L2_cache_bank[14]: Access = 1175, Miss = 8, Miss_rate = 0.007, Pending_hits = 20, Reservation_fails = 506
L2_cache_bank[15]: Access = 1022, Miss = 8, Miss_rate = 0.008, Pending_hits = 19, Reservation_fails = 505
L2_cache_bank[16]: Access = 1004, Miss = 8, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 719
L2_cache_bank[17]: Access = 880, Miss = 8, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 692
L2_cache_bank[18]: Access = 825, Miss = 8, Miss_rate = 0.010, Pending_hits = 22, Reservation_fails = 493
L2_cache_bank[19]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 22, Reservation_fails = 716
L2_cache_bank[20]: Access = 129, Miss = 2, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 221
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1080, Miss = 8, Miss_rate = 0.007, Pending_hits = 16, Reservation_fails = 1018
L2_cache_bank[25]: Access = 1170, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 703
L2_cache_bank[26]: Access = 979, Miss = 8, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 741
L2_cache_bank[27]: Access = 1172, Miss = 8, Miss_rate = 0.007, Pending_hits = 18, Reservation_fails = 511
L2_cache_bank[28]: Access = 1126, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 739
L2_cache_bank[29]: Access = 1175, Miss = 8, Miss_rate = 0.007, Pending_hits = 22, Reservation_fails = 452
L2_cache_bank[30]: Access = 1022, Miss = 8, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 451
L2_cache_bank[31]: Access = 1126, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 473
L2_total_cache_accesses = 28506
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0079
L2_total_cache_pending_hits = 540
L2_total_cache_reservation_fails = 18659
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 540
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18659
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28506
icnt_total_pkts_simt_to_mem=28506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28506
Req_Network_cycles = 98566
Req_Network_injected_packets_per_cycle =       0.2892 
Req_Network_conflicts_per_cycle =       0.3086
Req_Network_conflicts_per_cycle_util =       8.5193
Req_Bank_Level_Parallism =       7.9849
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3797
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0138

Reply_Network_injected_packets_num = 28506
Reply_Network_cycles = 98566
Reply_Network_injected_packets_per_cycle =        0.2892
Reply_Network_conflicts_per_cycle =        0.0078
Reply_Network_conflicts_per_cycle_util =       0.1928
Reply_Bank_Level_Parallism =       7.1840
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0046
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0063
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 1194819 (inst/sec)
gpgpu_simulation_rate = 3942 (cycle/sec)
gpgpu_silicon_slowdown = 287163x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
