// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (c) 2019 MediaTek Inc.
 *
 */
/* CAMERA GPIO standardization */
&pio {
	camera0_rst_low: camera0_rst_output_low@gpio20 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO20__FUNC_GPIO20>;
			output-low;
		};
	};
	camera0_rst_high: camera0_rst_output_high@gpio20 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO20__FUNC_GPIO20>;
			output-high;
		};
	};
	camera0_mclk_2ma: camera0_mclk_2ma@gpio141 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO141__FUNC_CMMCLK1>;
			drive-strength = <0>;
		};
	};
	camera0_mclk_4ma: camera0_mclk_4ma@gpio141 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO141__FUNC_CMMCLK1>;
			drive-strength = <1>;
		};
	};
	camera0_mclk_6ma: camera0_mclk_6ma@gpio141 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO141__FUNC_CMMCLK1>;
			drive-strength = <2>;
		};
	};
	camera0_mclk_8ma: camera0_mclk_8ma@gpio141 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO141__FUNC_CMMCLK1>;
			drive-strength = <3>;
		};
	};
	camera0_mclk_off: camera0_mclk_gpio_mode@gpio141 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO141__FUNC_GPIO141>;
			drive-strength = <1>;
		};
	};

		camera1_rst_low: camera1_rst_output_low@gpio18 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO18__FUNC_GPIO18>;
			output-low;
		};
	};
	camera1_rst_high: camera1_rst_output_high@gpio18 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO18__FUNC_GPIO18>;
			output-high;
		};
	};
	camera1_mclk_2ma: camera1_mclk_2ma@gpio140 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO140__FUNC_CMMCLK0>;
			drive-strength = <0>;
		};
	};
	camera1_mclk_4ma: camera1_mclk_4ma@gpio140 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO140__FUNC_CMMCLK0>;
			drive-strength = <1>;
		};
	};
	camera1_mclk_6ma: camera1_mclk_6ma@gpio140 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO140__FUNC_CMMCLK0>;
			drive-strength = <2>;
		};
	};
	camera1_mclk_8ma: camera1_mclk_8ma@gpio140 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO140__FUNC_CMMCLK0>;
			drive-strength = <3>;
		};
	};
	camera1_mclk_off: camera1_mclk_gpio_mode@gpio140 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO140__FUNC_GPIO140>;
			drive-strength = <1>;
		};
	};
	camera2_mclk_2ma: camera2_mclk_2ma@gpio142 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO142__FUNC_CMMCLK2>;
			drive-strength = <0>;
		};
	};
	camera2_mclk_4ma: camera2_mclk_4ma@gpio142 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO142__FUNC_CMMCLK2>;
			drive-strength = <1>;
		};
	};
	camera2_mclk_6ma: camera2_mclk_6ma@gpio142 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO142__FUNC_CMMCLK2>;
			drive-strength = <2>;
		};
	};
	camera2_mclk_8ma: camera2_mclk_8ma@gpio142 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO142__FUNC_CMMCLK2>;
			drive-strength = <3>;
		};
	};
	camera2_mclk_off: camera2_mclk_gpio_mode@gpio142 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO142__FUNC_GPIO142>;
			drive-strength = <1>;
		};
	};
	camera2_rst_low: camera2_rst_output_low@gpio22 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO22__FUNC_GPIO22>;
			output-low;
		};
	};
	camera2_rst_high: camera2_rst_output_high@gpio22 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO22__FUNC_GPIO22>;
			output-high;
		};
	};
	camera3_rst_low: camera3_rst_output_low@gpio26 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO26__FUNC_GPIO26>;
			output-low;
		};
	};
	camera3_rst_high: camera3_rst_output_high@gpio26 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO26__FUNC_GPIO26>;
			output-high;
		};
	};
	camera3_mclk_off: camera3_mclk_gpio_mode@gpio60 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO60__FUNC_GPIO60>;
			drive-strength = <1>;
		};
	};
	camera3_mclk_2ma: camera3_mclk_2ma@gpio60 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO60__FUNC_CMMCLK4>;
			drive-strength = <0>;
		};
	};
	camera3_mclk_4ma: camera3_mclk_4ma@gpio60 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO60__FUNC_CMMCLK4>;
			drive-strength = <1>;
		};
	};
	camera3_mclk_6ma: camera3_mclk_6ma@gpio60 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO60__FUNC_CMMCLK4>;
			drive-strength = <2>;
		};
	};
	camera3_mclk_8ma: camera3_mclk_8ma@gpio60 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO60__FUNC_CMMCLK4>;
			drive-strength = <3>;
		};
	};
	camera_pins_default: camdefault {
	};
};
&kd_camera_hw1 {
	pinctrl-names = "default",
			"cam0_rst0", "cam0_rst1",
			"cam0_mclk_off",
			"cam0_mclk_2mA", "cam0_mclk_4mA",
			"cam0_mclk_6mA", "cam0_mclk_8mA",
			"cam1_rst0", "cam1_rst1",
			"cam1_mclk_2mA", "cam1_mclk_4mA",
			"cam1_mclk_6mA", "cam1_mclk_8mA",
			"cam1_mclk_off",
			"cam2_mclk_off",
			"cam2_mclk_2mA", "cam2_mclk_4mA",
			"cam2_mclk_6mA", "cam2_mclk_8mA",
			"cam2_rst0","cam2_rst1",
			"cam3_rst0", "cam3_rst1",
			"cam3_mclk_off",
			"cam3_mclk_2mA", "cam3_mclk_4mA",
			"cam3_mclk_6mA", "cam3_mclk_8mA";
	pinctrl-0 = <&camera_pins_default>;
	pinctrl-1 = <&camera0_rst_low>;
	pinctrl-2 = <&camera0_rst_high>;
	pinctrl-3 = <&camera0_mclk_off>;
	pinctrl-4 = <&camera0_mclk_2ma>;
	pinctrl-5 = <&camera0_mclk_4ma>;
	pinctrl-6 = <&camera0_mclk_6ma>;
	pinctrl-7 = <&camera0_mclk_8ma>;
	pinctrl-8 = <&camera1_rst_low>;
	pinctrl-9 = <&camera1_rst_high>;
	pinctrl-10 = <&camera1_mclk_2ma>;
	pinctrl-11 = <&camera1_mclk_4ma>;
	pinctrl-12 = <&camera1_mclk_6ma>;
	pinctrl-13 = <&camera1_mclk_8ma>;
	pinctrl-14 = <&camera1_mclk_off>;
	pinctrl-15 = <&camera2_mclk_off>;
	pinctrl-16 = <&camera2_mclk_2ma>;
	pinctrl-17 = <&camera2_mclk_4ma>;
	pinctrl-18 = <&camera2_mclk_6ma>;
	pinctrl-19 = <&camera2_mclk_8ma>;
	pinctrl-20 = <&camera2_rst_low>;
	pinctrl-21 = <&camera2_rst_high>;
	pinctrl-22 = <&camera3_rst_low>;
	pinctrl-23 = <&camera3_rst_high>;
	pinctrl-24 = <&camera3_mclk_off>;
	pinctrl-25 = <&camera3_mclk_2ma>;
	pinctrl-26 = <&camera3_mclk_4ma>;
	pinctrl-27 = <&camera3_mclk_6ma>;
	pinctrl-28 = <&camera3_mclk_8ma>;

	cam0_enable_sensor = "s5kjn1_mipi_raw_21690 ov64b40_mipi_raw_21690";
	cam1_enable_sensor = "hi1634q_mipi_raw_21690 s5k3p9sp_mipi_raw_21690";
	cam2_enable_sensor = "gc02m1hlt_mipi_raw_21690 gc02m1shine_mipi_raw_21690";
	cam3_enable_sensor = "ov02b1b_mipi_mono_21690 gc02m1bsy_mipi_raw_21690";

	status = "okay";
};
/* CAMERA GPIO end */


&i2c8 {
	mtk_camera_eeprom2:camera_eeprom2@51 {
		compatible = "mediatek,camera_eeprom";
		reg = <0x51>;
		status = "okay";
	};
	mtk_camera_eeprom1:camera_eeprom1@55 {
		compatible = "mediatek,camera_eeprom";
		reg = <0x55>;
		status = "okay";
	};
};
&i2c4 {
	mtk_camera_eeprom0:camera_eeprom0@50 {
		compatible = "mediatek,camera_eeprom";
		reg = <0x50>;
		status = "okay";
	};
};