{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7992,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000796372,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000821948,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.08318e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000821948,
	"finish__design__instance__count__class:antenna_cell": 5,
	"finish__design__instance__area__class:antenna_cell": 12.512,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 110.106,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 88.8352,
	"finish__design__instance__count__class:timing_repair_buffer": 87,
	"finish__design__instance__area__class:timing_repair_buffer": 729.45,
	"finish__design__instance__count__class:inverter": 65,
	"finish__design__instance__area__class:inverter": 245.235,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 251.491,
	"finish__design__instance__count__class:multi_input_combinational_cell": 538,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5420.2,
	"finish__design__instance__count": 722,
	"finish__design__instance__area": 6857.83,
	"finish__timing__setup__tns": -5.34015,
	"finish__timing__setup__ws": -5.34015,
	"finish__clock__skew__setup": 0.000855788,
	"finish__clock__skew__hold": 0.000855788,
	"finish__timing__drv__max_slew_limit": 0.656112,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.732456,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00423926,
	"finish__power__switching__total": 0.00523161,
	"finish__power__leakage__total": 2.98745e-09,
	"finish__power__total": 0.00947087,
	"finish__design__io": 19,
	"finish__design__die__area": 909448,
	"finish__design__core__area": 902594,
	"finish__design__instance__count": 12656,
	"finish__design__instance__area": 21789.6,
	"finish__design__instance__count__stdcell": 12656,
	"finish__design__instance__area__stdcell": 21789.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0241411,
	"finish__design__instance__utilization__stdcell": 0.0241411,
	"finish__design__rows": 349,
	"finish__design__rows:unithd": 349,
	"finish__design__sites": 721383,
	"finish__design__sites:unithd": 721383,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}