{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.507687",
   "Default View_TopLeft":"10,-18",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2960 -y 910 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2960 -y 940 -defaultsOSRD
preplace inst simple_sum_0 -pg 1 -lvl 5 -x 1990 -y 370 -defaultsOSRD
preplace inst stream_mult_0 -pg 1 -lvl 5 -x 1990 -y 540 -defaultsOSRD
preplace inst mult_constant_0 -pg 1 -lvl 5 -x 1990 -y 720 -defaultsOSRD
preplace inst axis_switch_0 -pg 1 -lvl 3 -x 1250 -y 500 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1590 -y 760 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 5 -x 1990 -y 950 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2700 -y 960 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 200 -y 920 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 2340 -y 1030 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 2 -x 570 -y 1000 -defaultsOSRD
preplace inst LeNet_wrapper_0 -pg 1 -lvl 5 -x 1990 -y 60 -defaultsOSRD
preplace netloc ACLK_1 1 0 8 20 810 420 750 1090 750 1410 890 1810 1070 2200 1240 2490 1060 2910
preplace netloc M03_ARESETN_1 1 1 5 400 680 1100 680 1430 620 1820 1080 2170
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 5 410 1180 N 1180 N 1180 N 1180 2150
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 30 820 N 820 N 820 1380 880 1830 820 N 820 N 820 2920
preplace netloc S00_AXI_1 1 1 7 430 260 N 260 N 260 N 260 N 260 N 260 2910
preplace netloc S00_AXI_2 1 5 1 2180 880n
preplace netloc S03_AXI_1 1 5 1 2190 910n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 3 1120 340 N 340 1750
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 2 1770 830 2190
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 2 1760 810 2200
preplace netloc axi_dma_1_M_AXIS_MM2S 1 2 4 1080 270 N 270 N 270 2170
preplace netloc axi_interconnect_1_M00_AXI 1 6 1 2480 950n
preplace netloc axi_interconnect_2_M00_AXI 1 2 2 720 710 N
preplace netloc axi_interconnect_2_M01_AXI 1 2 1 710 520n
preplace netloc axi_interconnect_2_M02_AXI 1 2 3 1120 900 N 900 N
preplace netloc axi_interconnect_2_M03_AXI 1 2 3 1110 670 1420 640 1790
preplace netloc axis_switch_0_M00_AXIS 1 3 1 1400 440n
preplace netloc axis_switch_0_M01_AXIS 1 3 2 1390 350 N
preplace netloc axis_switch_0_M03_AXIS 1 3 2 N 500 1830
preplace netloc axis_switch_0_M04_AXIS 1 3 2 N 520 1830
preplace netloc axis_switch_0_M05_AXIS 1 3 2 N 540 1780
preplace netloc axis_switch_0_M06_AXIS 1 3 2 N 560 1800
preplace netloc mult_constant_0_out_data 1 2 4 1120 660 1410 630 N 630 2150
preplace netloc processing_system7_0_DDR 1 7 1 2930 910n
preplace netloc processing_system7_0_FIXED_IO 1 7 1 N 940
preplace netloc simple_sum_0_out_data 1 2 4 1090 280 N 280 N 280 2150
preplace netloc stream_mult_0_out_data 1 2 4 1100 290 N 290 N 290 2160
preplace netloc axis_switch_0_M02_AXIS 1 3 2 1380 40 NJ
preplace netloc LeNet_wrapper_0_out_stream 1 2 4 1070 140 NJ 140 NJ 140 2150
levelinfo -pg 1 -2170 200 570 1250 1590 1990 2340 2700 2960
pagesize -pg 1 -db -bbox -sgen -2170 -480 3070 2300
"
}
{
   "da_ps7_cnt":"1"
}
