{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "d:\\Documents\\Code\\codebase\\_hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "C:\\Users\\tangs\\AppData\\Local\\Temp\\hdl_checker_project_pid7236_j1axgb7h.json",
   "__class__": "Path"
  },
  1730728260.7931268,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\npc.v",
     "__class__": "Path"
    },
    "mtime": 1730162710.9027228,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\grf.v",
     "__class__": "Path"
    },
    "mtime": 1730162673.743491,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\expr.v",
     "__class__": "Path"
    },
    "mtime": 1728815715.7523496,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\im.v",
     "__class__": "Path"
    },
    "mtime": 1730728585.6860912,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\gray.v",
     "__class__": "Path"
    },
    "mtime": 1728812708.7068334,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\ext.v",
     "__class__": "Path"
    },
    "mtime": 1728810571.5146656,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\expr_tb.v",
     "__class__": "Path"
    },
    "mtime": 1728815039.3378232,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\alu.v",
     "__class__": "Path"
    },
    "mtime": 1728806509.5350106,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\splitter.v",
     "__class__": "Path"
    },
    "mtime": 1728805746.576035,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\mips.v",
     "__class__": "Path"
    },
    "mtime": 1730738253.5538347,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\dm.v",
     "__class__": "Path"
    },
    "mtime": 1730162609.2819235,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\alternate.v",
     "__class__": "Path"
    },
    "mtime": 1728925277.1678176,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\ctrl.v",
     "__class__": "Path"
    },
    "mtime": 1730194886.7528868,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\alu.v",
     "__class__": "Path"
    },
    "mtime": 1730191473.6307018,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\pc.v",
     "__class__": "Path"
    },
    "mtime": 1730162684.3683636,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\test.v",
     "__class__": "Path"
    },
    "mtime": 1728896105.878756,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\alternate_tb.v",
     "__class__": "Path"
    },
    "mtime": 1728919835.2014675,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\testbench.v",
     "__class__": "Path"
    },
    "mtime": 1730169022.330779,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "C:\\Users\\tangs\\AppData\\Local\\Temp\\tmp8bldoe51.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\npc.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\mips.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\ctrl.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\tangs\\AppData\\Local\\Temp\\tmpmr5sg9yn.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\dm.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\pc.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\tangs\\AppData\\Local\\Temp\\tmpjy71h3xd.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\tangs\\AppData\\Local\\Temp\\tmplgo9i63g.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\tangs\\AppData\\Local\\Temp\\tmpx1da9e6w.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\im.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\tangs\\AppData\\Local\\Temp\\tmp8n7rkhlu.v",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\dm.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "dm",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\alu.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\expr.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "expr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\testbench.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "testbench",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\alu.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\alternate.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alternate",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\gray.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "gray",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\ext.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ext",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\alternate_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alternate_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\grf.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "grf",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\splitter.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "splitter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\pc.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\npc.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "npc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\mips.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mips",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\im.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "im",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\test.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "test",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p4\\ctrl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ctrl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Documents\\Code\\codebase\\BUAA\\2024fa\\co\\verilog\\p1\\expr_tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "expr_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}}