21:57:33 INFO  : Registering command handlers for SDK TCF services
21:57:34 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\Verilog_PL_IP_Projects\Prefetch_master_slave\Prefetch_master_slave.sdk\temp_xsdb_launch_script.tcl
21:57:39 INFO  : XSCT server has started successfully.
21:57:43 INFO  : Processing command line option -hwspec A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper.hdf.
21:57:43 INFO  : Successfully done setting XSCT server connection channel  
21:57:43 INFO  : Successfully done setting SDK workspace  
21:59:51 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\Verilog_PL_IP_Projects\Prefetch_master_slave\Prefetch_master_slave.sdk\test_ip\Debug\test_ip.elf
22:00:03 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\Verilog_PL_IP_Projects\Prefetch_master_slave\Prefetch_master_slave.sdk\test_ip\src\lscript.ld.
22:00:03 INFO  : Applying linker script to all configurations of project test_ip.
22:00:03 INFO  : Setting rebuild state to true for all configurations of project test_ip.
22:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
22:05:08 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:06:01 INFO  : ps7_init is completed.
22:06:01 INFO  : ps7_post_config is completed.
22:06:01 INFO  : Processor reset is completed for ps7_cortexa9_0
22:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
22:20:55 ERROR : Cannot find memory context of target ARM_DAP
22:21:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
22:21:04 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:21:29 INFO  : ps7_init is completed.
22:21:29 INFO  : ps7_post_config is completed.
22:21:29 INFO  : Processor reset is completed for ps7_cortexa9_0
22:38:57 INFO  : Processor reset is completed for ps7_cortexa9_0
23:08:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:27:06 INFO  : Registering command handlers for SDK TCF services
13:27:06 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\Verilog_PL_IP_Projects\Prefetch_master_slave\ID03_4READY_Latency_clkNos.sdk\temp_xsdb_launch_script.tcl
13:27:12 INFO  : XSCT server has started successfully.
13:27:14 INFO  : Successfully done setting XSCT server connection channel  
13:27:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1596469229481,  Project:1596456124787
13:27:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:27:20 INFO  : Successfully done setting SDK workspace  
13:27:37 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
