<?xml version="1.0" encoding="UTF-8"?>
<Module name="NES_Tang25k" Register="42" Alu="27" Lut="45" T_Register="970(42)" T_Alu="215(27)" T_Lut="1340(45)" T_Bsram="5(0)">
 <SubModule name="pll_clk">
  <SubModule name="u_pll"/>
 </SubModule>
 <SubModule name="clk_div"/>
 <SubModule name="controller" Register="9" Lut="7" T_Register="70(9)" T_Alu="11(0)" T_Lut="101(7)">
  <SubModule name="pls" Register="22" Alu="11" Lut="26" T_Register="22(22)" T_Alu="11(11)" T_Lut="26(26)"/>
  <SubModule name="cmd" Register="14" Lut="56" T_Register="14(14)" T_Lut="56(56)"/>
  <SubModule name="txd" Register="9" Lut="12" T_Register="9(9)" T_Lut="12(12)"/>
  <SubModule name="rxd" Register="16" T_Register="16(16)"/>
 </SubModule>
 <SubModule name="controller2" T_Register="60(0)" T_Alu="11(0)" T_Lut="94(0)">
  <SubModule name="pls" Register="21" Alu="11" Lut="26" T_Register="21(21)" T_Alu="11(11)" T_Lut="26(26)"/>
  <SubModule name="cmd" Register="14" Lut="57" T_Register="14(14)" T_Lut="57(57)"/>
  <SubModule name="txd" Register="9" Lut="11" T_Register="9(9)" T_Lut="11(11)"/>
  <SubModule name="rxd" Register="16" T_Register="16(16)"/>
 </SubModule>
 <SubModule name="vga_timing_m0" Register="27" Lut="60" T_Register="27(27)" T_Lut="60(60)"/>
 <SubModule name="frameBuffer_SDRAM" Register="371" Alu="46" Lut="464" Bsram="4" T_Register="371(371)" T_Alu="46(46)" T_Lut="464(464)" T_Bsram="4(4)"/>
 <SubModule name="sdram_controller0" Register="327" Alu="51" Lut="347" Bsram="1" T_Register="327(327)" T_Alu="51(51)" T_Lut="347(347)" T_Bsram="1(1)"/>
 <SubModule name="DVI_TX_Top_inst" Register="73" Alu="69" Lut="229" T_Register="73(73)" T_Alu="69(69)" T_Lut="229(229)"/>
</Module>
