$date
	Wed Feb 04 23:49:07 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ready_valid $end
$var wire 16 ! data_out [15:0] $end
$var wire 1 " in_ready $end
$var wire 1 # out_valid $end
$var reg 1 $ clk $end
$var reg 16 % data_in [15:0] $end
$var reg 1 & in_valid $end
$var reg 1 ' out_ready $end
$var reg 1 ( reset $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 16 * data_in [15:0] $end
$var wire 16 + data_out [15:0] $end
$var wire 1 " in_ready $end
$var wire 1 , in_valid $end
$var wire 1 - out_ready $end
$var wire 1 # out_valid $end
$var wire 1 . reset $end
$var reg 16 / pipe_reg [15:0] $end
$var reg 1 0 valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
bx /
1.
0-
0,
bx +
b0 *
0)
1(
0'
0&
b0 %
0$
x#
x"
bx !
$end
#5
1"
00
0#
1$
1)
#10
0$
0)
#15
1$
1)
#20
0$
0)
0(
0.
#25
10
1#
b1 /
b1 !
b1 +
b1 %
b1 *
1'
1-
1&
1,
1$
1)
#30
0$
0)
#35
10
1#
b10 %
b10 *
1$
1)
#40
0$
0)
#45
b11 /
b11 !
b11 +
10
1#
b11 %
b11 *
1$
1)
#50
0$
0)
#55
10
1#
b100 %
b100 *
1$
1)
#60
0$
0)
#65
00
0#
0&
0,
1$
1)
#70
0$
0)
#75
b1000000000010 %
b1000000000010 *
0'
0-
1&
1,
1$
1)
#80
0$
0)
#85
0"
10
1#
b1000000000010 /
b1000000000010 !
b1000000000010 +
1$
1)
#90
0$
0)
#95
1$
1)
#100
0$
0)
#105
00
0#
1"
1'
1-
1$
1)
#110
0$
0)
#115
10
1#
0&
0,
1$
1)
#120
0$
0)
#125
00
0#
1$
1)
#130
0$
0)
#135
1$
1)
#140
0$
0)
#145
1$
1)
#150
0$
0)
#155
1$
1)
