# compile vhdl design source files
vhdl xil_defaultlib  "../../../../design_sources/arbiter_behav_3consumers.vhd"
vhdl xil_defaultlib  "../../../../simulation_sources/arbiter_behav_3consumers_tb.vhd"

# Do not sort compile order
nosort
