module dm_4k( addr, be, din, DMWr, clk, dout ) ;
    input   [11:2]  addr;
    input   [3:0]   be;
    input   [31:0]  din;
    input           DMWr;
    input           clk;
    output  [31:0]  dout;

    reg [31:0]  data[1023:0];
	integer i;

    initial
	begin
		for (i=0;i<1024;i=i+1)
			data[i]<=0;
	end

    always@(negedge clk)
	begin
		if(DMWr)
			data[addr] <= din;
	end
	assign dout = data[addr];
endmodule
