#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2009.vpi";
S_000001e7311dc190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e7312ed1c0 .scope module, "weight_buffer_ctrl_tb" "weight_buffer_ctrl_tb" 3 7;
 .timescale -9 -12;
v000001e731360900_0 .var "clk", 0 0;
v000001e731360c20_0 .var/i "err_cnt", 31 0;
v000001e7313605e0_0 .var "i_bank_swap", 0 0;
v000001e731360860_0 .var "i_weight_load_en", 0 0;
v000001e731360e00_0 .net "o_weight_vec", 127 0, L_000001e731304ea0;  1 drivers
v000001e731360ea0_0 .var "rst_n", 0 0;
v000001e731360f40_0 .var "s_axis_tdata", 63 0;
L_000001e7313610a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e731360720_0 .net "s_axis_tready", 0 0, L_000001e7313610a8;  1 drivers
v000001e731360fe0_0 .var "s_axis_tvalid", 0 0;
S_000001e7312f0490 .scope module, "dut" "weight_buffer_ctrl" 3 19, 4 12 0, S_000001e7312ed1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "s_axis_tdata";
    .port_info 3 /INPUT 1 "s_axis_tvalid";
    .port_info 4 /OUTPUT 1 "s_axis_tready";
    .port_info 5 /INPUT 1 "i_weight_load_en";
    .port_info 6 /OUTPUT 128 "o_weight_vec";
    .port_info 7 /INPUT 1 "i_bank_swap";
P_000001e7311de100 .param/l "DEPTH_LOG2" 1 4 34, +C4<00000000000000000000000000000100>;
P_000001e7311de138 .param/l "OUT_WIDTH" 1 4 37, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
L_000001e731305370 .functor NOT 1, v000001e7311d39c0_0, C4<0>, C4<0>, C4<0>;
L_000001e731304ea0 .functor BUFZ 128, v000001e7312ed800_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001e7312ed350_0 .net *"_ivl_4", 0 0, L_000001e731305370;  1 drivers
v000001e7311d39c0_0 .var "bank_sel", 0 0;
v000001e7312f0620_0 .net "clk", 0 0, v000001e731360900_0;  1 drivers
v000001e73130fb80_0 .net "final_rd_addr", 4 0, L_000001e731360180;  1 drivers
v000001e7312f1c20_0 .net "final_wr_addr", 4 0, L_000001e7313600e0;  1 drivers
v000001e7312e9820_0 .var "gb_cnt", 0 0;
v000001e7312e98c0_0 .net "i_bank_swap", 0 0, v000001e7313605e0_0;  1 drivers
v000001e7312ed620_0 .net "i_weight_load_en", 0 0, v000001e731360860_0;  1 drivers
v000001e7312ed6c0_0 .net "o_weight_vec", 127 0, L_000001e731304ea0;  alias, 1 drivers
v000001e7312ed760 .array "ram", 31 0, 127 0;
v000001e7312ed800_0 .var "ram_out_reg", 127 0;
v000001e7312efba0_0 .var "ram_wdata", 127 0;
v000001e7313609a0_0 .var "ram_wen", 0 0;
v000001e731360680_0 .var "rd_ptr", 3 0;
v000001e731360a40_0 .net "rst_n", 0 0, v000001e731360ea0_0;  1 drivers
v000001e731360cc0_0 .net "s_axis_tdata", 63 0, v000001e731360f40_0;  1 drivers
v000001e7313602c0_0 .net "s_axis_tready", 0 0, L_000001e7313610a8;  alias, 1 drivers
v000001e731360b80_0 .net "s_axis_tvalid", 0 0, v000001e731360fe0_0;  1 drivers
v000001e731360540_0 .var "temp_low", 63 0;
v000001e731360ae0_0 .var "wr_addr_pipe", 3 0;
v000001e731360d60_0 .var "wr_ptr", 3 0;
E_000001e7312eca60 .event posedge, v000001e7312f0620_0;
E_000001e7312ed060/0 .event negedge, v000001e731360a40_0;
E_000001e7312ed060/1 .event posedge, v000001e7312f0620_0;
E_000001e7312ed060 .event/or E_000001e7312ed060/0, E_000001e7312ed060/1;
L_000001e7313600e0 .concat [ 4 1 0 0], v000001e731360ae0_0, v000001e7311d39c0_0;
L_000001e731360180 .concat [ 4 1 0 0], v000001e731360680_0, L_000001e731305370;
S_000001e7312efc40 .scope task, "send_word" "send_word" 3 28, 3 28 0, S_000001e7312ed1c0;
 .timescale -9 -12;
v000001e7313607c0_0 .var "data", 63 0;
TD_weight_buffer_ctrl_tb.send_word ;
    %load/vec4 v000001e7313607c0_0;
    %assign/vec4 v000001e731360f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e731360fe0_0, 0;
    %wait E_000001e7312eca60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e731360fe0_0, 0;
    %end;
    .scope S_000001e7312f0490;
T_1 ;
    %wait E_000001e7312ed060;
    %load/vec4 v000001e731360a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7311d39c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e7312e98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e7311d39c0_0;
    %inv;
    %assign/vec4 v000001e7311d39c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e7312f0490;
T_2 ;
    %wait E_000001e7312ed060;
    %load/vec4 v000001e731360a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7312e9820_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001e731360540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7313609a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v000001e7312efba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e731360d60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e731360ae0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7313609a0_0, 0;
    %load/vec4 v000001e7312e98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e731360d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7312e9820_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e731360b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001e7312e9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000001e731360cc0_0;
    %assign/vec4 v000001e731360540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7312e9820_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001e731360cc0_0;
    %load/vec4 v000001e731360540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e7312efba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7313609a0_0, 0;
    %load/vec4 v000001e731360d60_0;
    %assign/vec4 v000001e731360ae0_0, 0;
    %load/vec4 v000001e731360d60_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e731360d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7312e9820_0, 0;
T_2.7 ;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e7312f0490;
T_3 ;
    %wait E_000001e7312eca60;
    %load/vec4 v000001e7313609a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001e7312efba0_0;
    %load/vec4 v000001e7312f1c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7312ed760, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e7312f0490;
T_4 ;
    %wait E_000001e7312ed060;
    %load/vec4 v000001e731360a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e731360680_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e7312ed620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e731360680_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e731360680_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e731360680_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e7312f0490;
T_5 ;
    %wait E_000001e7312eca60;
    %load/vec4 v000001e73130fb80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e7312ed760, 4;
    %assign/vec4 v000001e7312ed800_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e7312ed1c0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e731360c20_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_000001e7312ed1c0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000001e731360900_0;
    %inv;
    %store/vec4 v000001e731360900_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e7312ed1c0;
T_8 ;
    %vpi_call/w 3 41 "$dumpfile", "weight_verify.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e7312ed1c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e731360900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e731360ea0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001e731360f40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e731360fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e731360860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7313605e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e731360ea0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 51 "$display", "=== START WEIGHT BUFFER VERIFICATION ===" {0 0 0};
    %vpi_call/w 3 61 "$display", "[TB] Writing Row 0 to Bank 0..." {0 0 0};
    %pushi/vec4 2290649224, 0, 35;
    %concati/vec4 0, 0, 29;
    %store/vec4 v000001e7313607c0_0, 0, 64;
    %fork TD_weight_buffer_ctrl_tb.send_word, S_000001e7312efc40;
    %join;
    %pushi/vec4 3435973836, 0, 34;
    %concati/vec4 572662306, 0, 30;
    %store/vec4 v000001e7313607c0_0, 0, 64;
    %fork TD_weight_buffer_ctrl_tb.send_word, S_000001e7312efc40;
    %join;
    %vpi_call/w 3 68 "$display", "[TB] Writing Row 1 to Bank 0..." {0 0 0};
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 1145324612, 0, 31;
    %store/vec4 v000001e7313607c0_0, 0, 64;
    %fork TD_weight_buffer_ctrl_tb.send_word, S_000001e7312efc40;
    %join;
    %pushi/vec4 4008636142, 0, 33;
    %concati/vec4 1717986918, 0, 31;
    %store/vec4 v000001e7313607c0_0, 0, 64;
    %fork TD_weight_buffer_ctrl_tb.send_word, S_000001e7312efc40;
    %join;
    %delay 20000, 0;
    %vpi_call/w 3 77 "$display", "[TB] Swapping Banks..." {0 0 0};
    %wait E_000001e7312eca60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7313605e0_0, 0, 1;
    %wait E_000001e7312eca60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7313605e0_0, 0, 1;
    %vpi_call/w 3 81 "$display", "[TB] Reading from Bank 0..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e731360860_0, 0, 1;
    %wait E_000001e7312eca60;
    %wait E_000001e7312eca60;
    %load/vec4 v000001e731360e00_0;
    %pushi/vec4 3435973836, 0, 34;
    %concati/vec4 2290649224, 0, 32;
    %concati/vec4 2290649224, 0, 33;
    %concati/vec4 0, 0, 29;
    %cmp/e;
    %jmp/0xz  T_8.0, 6;
    %vpi_call/w 3 91 "$display", "[PASS] CP2a: Row 0 Correct." {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 93 "$display", "[FAIL] CP2a: Row 0 Mismatch. Got %h", v000001e731360e00_0 {0 0 0};
    %load/vec4 v000001e731360c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e731360c20_0, 0, 32;
T_8.1 ;
    %wait E_000001e7312eca60;
    %load/vec4 v000001e731360e00_0;
    %pushi/vec4 4008636142, 0, 33;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 1145324612, 0, 31;
    %cmp/e;
    %jmp/0xz  T_8.2, 6;
    %vpi_call/w 3 100 "$display", "[PASS] CP2b: Row 1 Correct." {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 102 "$display", "[FAIL] CP2b: Row 1 Mismatch. Got %h", v000001e731360e00_0 {0 0 0};
    %load/vec4 v000001e731360c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e731360c20_0, 0, 32;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e731360860_0, 0, 1;
    %load/vec4 v000001e731360c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 109 "$display", "\012=== SUCCESS: All Checkpoints Passed! ===\012" {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 110 "$display", "\012=== FAILURE: Found %0d Errors ===\012", v000001e731360c20_0 {0 0 0};
T_8.5 ;
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/weight_buffer_ctrl_tb.v";
    "src/weight_buffer_ctrl.v";
