
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2595683 heartbeat IPC: 3.85255 cumulative IPC: 3.85255 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5186504 heartbeat IPC: 3.85978 cumulative IPC: 3.85616 (Simulation time: 0 hr 1 min 21 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6482258 (Simulation time: 0 hr 1 min 40 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30213766 heartbeat IPC: 0.399564 cumulative IPC: 0.21069 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77581069 heartbeat IPC: 0.211116 cumulative IPC: 0.210974 (Simulation time: 0 hr 7 min 8 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125997098 heartbeat IPC: 0.206543 cumulative IPC: 0.209179 (Simulation time: 0 hr 10 min 9 sec) 
Finished CPU 0 instructions: 25000002 cycles: 119514841 cumulative IPC: 0.209179 (Simulation time: 0 hr 10 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.209179 instructions: 25000002 cycles: 119514841
cpu0_DTLB TOTAL     ACCESS:    4451546  HIT:    4417499  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981459  HIT:    1976838  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470087  HIT:    2440661  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 510.72 cycles
cpu0_ITLB TOTAL     ACCESS:     472187  HIT:     472187  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472187  HIT:     472187  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551686  HIT:     551686  MISS:          0
cpu0_L1I LOAD      ACCESS:     551686  HIT:     551686  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 924.412 cycles
cpu0_L1D TOTAL     ACCESS:    5917723  HIT:    3967150  MISS:    1950573
cpu0_L1D LOAD      ACCESS:    1405056  HIT:    1109505  MISS:     295551
cpu0_L1D RFO       ACCESS:    4495146  HIT:    2840133  MISS:    1655013
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17521  HIT:      17512  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 767.09 cycles
cpu0_L2C TOTAL     ACCESS:    4605314  HIT:    3365703  MISS:    1239611
cpu0_L2C LOAD      ACCESS:     295551  HIT:          4  MISS:     295547
cpu0_L2C RFO       ACCESS:    1655012  HIT:     738768  MISS:     916244
cpu0_L2C PREFETCH  ACCESS:     999700  HIT:     971944  MISS:      27756
cpu0_L2C WRITEBACK ACCESS:    1655042  HIT:    1654987  MISS:         55
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:    1517206  ISSUED:    1066709  USEFUL:      27733  USELESS:         23
cpu0_L2C AVERAGE MISS LATENCY: 1219.11 cycles
LLC TOTAL     ACCESS:    2161619  HIT:     951708  MISS:    1209911
LLC LOAD      ACCESS:     295547  HIT:          0  MISS:     295547
LLC RFO       ACCESS:     916190  HIT:      29612  MISS:     886578
LLC PREFETCH  ACCESS:      33505  HIT:       5770  MISS:      27735
LLC WRITEBACK ACCESS:     916368  HIT:     916326  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1233.89 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50676  ROW_BUFFER_MISS:    1159193
 DBUS AVG_CONGESTED_CYCLE:    4.00245
 WQ ROW_BUFFER_HIT:      18232  ROW_BUFFER_MISS:     868729  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.127
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

