#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jul  6 11:24:10 2017
# Process ID: 10300
# Current directory: /home/seba/documents/hepia/lora/lora_host_work/counter_PPS/counter_PPS.runs/sync_counter_PPS_inputs_0_0_synth_1
# Command line: vivado -log sync_counter_PPS_inputs_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sync_counter_PPS_inputs_0_0.tcl
# Log file: /home/seba/documents/hepia/lora/lora_host_work/counter_PPS/counter_PPS.runs/sync_counter_PPS_inputs_0_0_synth_1/sync_counter_PPS_inputs_0_0.vds
# Journal file: /home/seba/documents/hepia/lora/lora_host_work/counter_PPS/counter_PPS.runs/sync_counter_PPS_inputs_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source sync_counter_PPS_inputs_0_0.tcl -notrace
Command: synth_design -top sync_counter_PPS_inputs_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10321 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.293 ; gain = 199.086 ; free physical = 1160 ; free virtual = 10241
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sync_counter_PPS_inputs_0_0' [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_inputs_0_0/synth/sync_counter_PPS_inputs_0_0.vhd:80]
	Parameter LED_COUNTER bound to: 20000000 - type: integer 
INFO: [Synth 8-3491] module 'inputs' declared at '/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/inputs.vhd:26' bound to instance 'U0' of component 'inputs' [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_inputs_0_0/synth/sync_counter_PPS_inputs_0_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'inputs' [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/inputs.vhd:54]
	Parameter LED_COUNTER bound to: 20000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gen_event_trigger' [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/gen_event_trigger.vhd:41]
	Parameter DEBOUNCE_TIME bound to: 100000 - type: integer 
	Parameter LED_DELAY bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_event_trigger' (1#1) [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/gen_event_trigger.vhd:41]
INFO: [Synth 8-638] synthesizing module 'gen_event_trigger__parameterized0' [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/gen_event_trigger.vhd:41]
	Parameter DEBOUNCE_TIME bound to: 100000 - type: integer 
	Parameter LED_DELAY bound to: 30000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_event_trigger__parameterized0' (1#1) [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/gen_event_trigger.vhd:41]
INFO: [Synth 8-638] synthesizing module 'gen_event_trigger__parameterized1' [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/gen_event_trigger.vhd:41]
	Parameter DEBOUNCE_TIME bound to: 100000 - type: integer 
	Parameter LED_DELAY bound to: 30000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_event_trigger__parameterized1' (1#1) [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/gen_event_trigger.vhd:41]
WARNING: [Synth 8-3848] Net led_fake_pps_o in module/entity inputs does not have driver. [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/inputs.vhd:43]
WARNING: [Synth 8-3848] Net led_usrp_trigger_o in module/entity inputs does not have driver. [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/inputs.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'inputs' (2#1) [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/inputs.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'sync_counter_PPS_inputs_0_0' (3#1) [/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_inputs_0_0/synth/sync_counter_PPS_inputs_0_0.vhd:80]
WARNING: [Synth 8-3331] design inputs has unconnected port led_fake_pps_o
WARNING: [Synth 8-3331] design inputs has unconnected port led_usrp_trigger_o
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.762 ; gain = 239.555 ; free physical = 1108 ; free virtual = 10191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.762 ; gain = 239.555 ; free physical = 1107 ; free virtual = 10190
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1530.238 ; gain = 0.000 ; free physical = 803 ; free virtual = 9930
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 672 ; free virtual = 9800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 672 ; free virtual = 9800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 672 ; free virtual = 9799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 653 ; free virtual = 9781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gen_event_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gen_event_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gen_event_trigger__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module inputs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design sync_counter_PPS_inputs_0_0 has unconnected port led_fake_pps_o
WARNING: [Synth 8-3331] design sync_counter_PPS_inputs_0_0 has unconnected port led_usrp_trigger_o
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 607 ; free virtual = 9735
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 519 ; free virtual = 9671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 519 ; free virtual = 9671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   162|
|2     |LUT1   |   384|
|3     |LUT2   |   402|
|4     |LUT3   |    69|
|5     |LUT4   |     1|
|6     |LUT5   |    12|
|7     |FDCE   |    16|
|8     |FDRE   |   296|
|9     |FDSE   |    88|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------------+------+
|      |Instance                     |Module                            |Cells |
+------+-----------------------------+----------------------------------+------+
|1     |top                          |                                  |  1430|
|2     |  U0                         |inputs                            |  1430|
|3     |    gen_event_button_trig_1  |gen_event_trigger__parameterized0 |   237|
|4     |    gen_event_fake_1         |gen_event_trigger                 |   237|
|5     |    gen_event_gps_1          |gen_event_trigger_0               |   239|
|6     |    gen_event_init_1         |gen_event_trigger__parameterized1 |   237|
|7     |    gen_event_trigger_1      |gen_event_trigger_1               |   238|
|8     |    gen_event_usrp_trigger_1 |gen_event_trigger_2               |   238|
+------+-----------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1530.238 ; gain = 116.465 ; free physical = 499 ; free virtual = 9650
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.238 ; gain = 603.031 ; free physical = 499 ; free virtual = 9650
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1530.238 ; gain = 493.527 ; free physical = 509 ; free virtual = 9644
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/counter_PPS.runs/sync_counter_PPS_inputs_0_0_synth_1/sync_counter_PPS_inputs_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/lora_host_work/counter_PPS/counter_PPS.runs/sync_counter_PPS_inputs_0_0_synth_1/sync_counter_PPS_inputs_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1554.250 ; gain = 0.000 ; free physical = 507 ; free virtual = 9643
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 11:24:40 2017...
