Analysis & Synthesis report for quartus
Wed Jul 03 22:09:46 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state
 11. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state
 12. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state
 13. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state
 14. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state
 15. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Registers Added for RAM Pass-Through Logic
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_o5v1:auto_generated
 24. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0|altsyncram_nmd1:auto_generated
 25. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_o5v1:auto_generated
 26. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0|altsyncram_8md1:auto_generated
 27. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated
 28. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_nev1:auto_generated
 29. Source assignments for vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_ogi1:auto_generated
 30. Parameter Settings for User Entity Instance: Top-level Entity: |top_ms
 31. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb
 32. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:paddr_dec
 33. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb
 34. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb
 35. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb
 36. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb
 37. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst
 38. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:rx_fifo
 39. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:rx_fifo|sync_dual_port_ram:ram
 40. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo
 41. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram
 42. Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0
 43. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb
 44. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb
 45. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb
 46. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags
 47. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb
 48. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1
 49. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr
 50. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu
 51. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
 52. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
 53. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec
 54. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs
 55. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr
 56. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu
 57. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1
 58. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr
 59. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu
 60. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
 61. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
 62. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec
 63. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs
 64. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr
 65. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu
 66. Parameter Settings for User Entity Instance: seven_display:ssd_0
 67. Parameter Settings for User Entity Instance: seven_display:ssd_1
 68. Parameter Settings for User Entity Instance: seven_display:ssd_2
 69. Parameter Settings for User Entity Instance: seven_display:ssd_3
 70. Parameter Settings for User Entity Instance: seven_display:ssd_4
 71. Parameter Settings for User Entity Instance: seven_display:ssd_5
 72. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
 73. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0
 74. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
 75. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0
 76. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0
 77. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0
 78. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0
 79. altsyncram Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"
 81. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
 82. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
 83. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"
 84. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr"
 85. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"
 86. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"
 87. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
 88. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
 89. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"
 90. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr"
 91. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"
 92. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"
 93. Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"
 94. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:rx_fifo|sync_dual_port_ram:ram"
 95. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"
 96. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"
 97. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"
 98. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"
 99. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"
100. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:paddr_dec"
101. Port Connectivity Checks: "vmicro16_soc:soc"
102. Post-Synthesis Netlist Statistics for Top Partition
103. Elapsed Time Per Partition
104. Analysis & Synthesis Messages
105. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 03 22:09:46 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; quartus                                     ;
; Top-level Entity Name           ; top_ms                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1397                                        ;
; Total pins                      ; 56                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 94,720                                      ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_ms             ; quartus            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; ../../uart/fifo2.v                             ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/fifo2.v                                                ;         ;
; ../../uart/uart.v                              ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/uart.v                                                 ;         ;
; ../../uart/uart_fifo.v                         ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v                                            ;         ;
; ../../uart/apb_uart.v                          ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/apb_uart.v                                             ;         ;
; ../../vmicro16_soc_config.v                    ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_soc_config.v                                       ;         ;
; ../../vmicro16_soc.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_soc.v                                              ;         ;
; ../../vmicro16_isa.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_isa.v                                              ;         ;
; ../../vmicro16.v                               ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16.v                                                  ;         ;
; ../../top_ms.v                                 ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/top_ms.v                                                    ;         ;
; ../../formal.v                                 ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/formal.v                                                    ;         ;
; ../../clog2.v                                  ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/clog2.v                                                     ;         ;
; ../../apb_intercon.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/apb_intercon.v                                              ;         ;
; /uni/vmicro16/sw/asm.s.hex                     ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /uni/vmicro16/sw/asm.s.hex                                                           ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal171.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_o5v1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_o5v1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif ;         ;
; db/altsyncram_nmd1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_nmd1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_91e377f3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_91e377f3.hdl.mif ;         ;
; db/altsyncram_8md1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_8md1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_b7600c17.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_b7600c17.hdl.mif ;         ;
; db/altsyncram_tev1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;         ;
; db/altsyncram_nev1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_nev1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif ;         ;
; db/altsyncram_ogi1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_ogi1.tdf                         ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1240        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1618        ;
;     -- 7 input functions                    ; 34          ;
;     -- 6 input functions                    ; 712         ;
;     -- 5 input functions                    ; 313         ;
;     -- 4 input functions                    ; 163         ;
;     -- <=3 input functions                  ; 396         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1397        ;
;                                             ;             ;
; I/O pins                                    ; 56          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 94720       ;
;                                             ;             ;
; Total DSP Blocks                            ; 3           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLK50~input ;
; Maximum fan-out                             ; 1487        ;
; Total fan-out                               ; 13887       ;
; Average fan-out                             ; 4.31        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name          ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_ms                                               ; 1618 (6)            ; 1397 (6)                  ; 94720             ; 3          ; 56   ; 0            ; |top_ms                                                                                                                                                     ; top_ms               ; work         ;
;    |seven_display:ssd_0|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_0                                                                                                                                 ; seven_display        ; work         ;
;    |seven_display:ssd_1|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_1                                                                                                                                 ; seven_display        ; work         ;
;    |seven_display:ssd_2|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_2                                                                                                                                 ; seven_display        ; work         ;
;    |seven_display:ssd_3|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_3                                                                                                                                 ; seven_display        ; work         ;
;    |seven_display:ssd_4|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_4                                                                                                                                 ; seven_display        ; work         ;
;    |seven_display:ssd_5|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_5                                                                                                                                 ; seven_display        ; work         ;
;    |vmicro16_soc:soc|                                 ; 1570 (0)            ; 1391 (0)                  ; 94720             ; 3          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc                                                                                                                                    ; vmicro16_soc         ; work         ;
;       |apb_intercon_s:apb|                            ; 257 (232)           ; 2 (2)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb                                                                                                                 ; apb_intercon_s       ; work         ;
;          |addr_dec:paddr_dec|                         ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:paddr_dec                                                                                              ; addr_dec             ; work         ;
;       |apb_uart_tx:uart0_apb|                         ; 98 (2)              ; 69 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb                                                                                                              ; apb_uart_tx          ; work         ;
;          |uart_fifo:uart_fifo|                        ; 96 (1)              ; 69 (1)                    ; 512               ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo                                                                                          ; uart_fifo            ; work         ;
;             |fifo2:tx_fifo|                           ; 25 (22)             ; 35 (14)                   ; 512               ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo                                                                            ; fifo2                ; work         ;
;                |sync_dual_port_ram:ram|               ; 3 (3)               ; 21 (21)                   ; 512               ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram                                                     ; sync_dual_port_ram   ; work         ;
;                   |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0                                ; altsyncram           ; work         ;
;                      |altsyncram_ogi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_ogi1:auto_generated ; altsyncram_ogi1      ; work         ;
;             |uart:uart_inst|                          ; 70 (70)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst                                                                           ; uart                 ; work         ;
;       |timer_apb:timr0|                               ; 80 (80)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|timer_apb:timr0                                                                                                                    ; timer_apb            ; work         ;
;       |vmicro16_bram_ex_apb:bram_apb|                 ; 7 (7)               ; 1 (1)                     ; 73728             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb                                                                                                      ; vmicro16_bram_ex_apb ; work         ;
;          |vmicro16_bram:bram_apb|                     ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb                                                                               ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                                                          ; altsyncram           ; work         ;
;                |altsyncram_tev1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated                           ; altsyncram_tev1      ; work         ;
;          |vmicro16_bram:ram_exflags|                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags                                                                            ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0                                                       ; altsyncram           ; work         ;
;                |altsyncram_nev1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_nev1:auto_generated                        ; altsyncram_nev1      ; work         ;
;       |vmicro16_core:cores[0].c1|                     ; 548 (265)           ; 539 (93)                  ; 10240             ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1                                                                                                          ; vmicro16_core        ; work         ;
;          |branch:branch_check|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|branch:branch_check                                                                                      ; branch               ; work         ;
;          |vmicro16_alu:alu|                           ; 195 (195)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu                                                                                         ; vmicro16_alu         ; work         ;
;          |vmicro16_bram:mem_instr|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr                                                                                  ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0                                                             ; altsyncram           ; work         ;
;                |altsyncram_8md1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0|altsyncram_8md1:auto_generated                              ; altsyncram_8md1      ; work         ;
;          |vmicro16_core_mmu:mmu|                      ; 38 (38)             ; 190 (190)                 ; 2048              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu                                                                                    ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                                 ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                            ; altsyncram           ; work         ;
;                   |altsyncram_o5v1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_o5v1:auto_generated             ; altsyncram_o5v1      ; work         ;
;          |vmicro16_dec:dec|                           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec                                                                                         ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                    ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr                                                                                  ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                         ; 11 (11)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs                                                                                       ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[1].c1|                     ; 556 (264)           ; 540 (93)                  ; 10240             ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1                                                                                                          ; vmicro16_core        ; work         ;
;          |branch:branch_check|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|branch:branch_check                                                                                      ; branch               ; work         ;
;          |vmicro16_alu:alu|                           ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu                                                                                         ; vmicro16_alu         ; work         ;
;          |vmicro16_bram:mem_instr|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr                                                                                  ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0                                                             ; altsyncram           ; work         ;
;                |altsyncram_nmd1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0|altsyncram_nmd1:auto_generated                              ; altsyncram_nmd1      ; work         ;
;          |vmicro16_core_mmu:mmu|                      ; 43 (42)             ; 191 (190)                 ; 2048              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu                                                                                    ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                                 ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                            ; altsyncram           ; work         ;
;                   |altsyncram_o5v1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_o5v1:auto_generated             ; altsyncram_o5v1      ; work         ;
;             |vmicro16_bram:ram_sr|                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                               ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                           ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec                                                                                         ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs_intr|                    ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr                                                                                  ; vmicro16_regs        ; work         ;
;          |vmicro16_regs:regs|                         ; 11 (11)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs                                                                                       ; vmicro16_regs        ; work         ;
;       |vmicro16_gpio_apb:gpio0_apb|                   ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb                                                                                                        ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio1_apb|                   ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb                                                                                                        ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio2_apb|                   ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb                                                                                                        ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_regs_apb:regs0_apb|                   ; 18 (2)              ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb                                                                                                        ; vmicro16_regs_apb    ; work         ;
;          |vmicro16_regs:regs_apb|                     ; 16 (16)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb                                                                                 ; vmicro16_regs        ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_ogi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_nev1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 4096         ; 2            ; 4096         ; 2            ; 8192  ; db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0|altsyncram_8md1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192  ; db/quartus.ram0_vmicro16_bram_b7600c17.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_o5v1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048  ; db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0|altsyncram_nmd1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192  ; db/quartus.ram0_vmicro16_bram_91e377f3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_o5v1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048  ; db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state ;
+---------------------------+------------------+---------------------------+---------------------------------+
; Name                      ; tx_state.TX_IDLE ; tx_state.TX_DELAY_RESTART ; tx_state.TX_SENDING             ;
+---------------------------+------------------+---------------------------+---------------------------------+
; tx_state.TX_IDLE          ; 0                ; 0                         ; 0                               ;
; tx_state.TX_SENDING       ; 1                ; 0                         ; 1                               ;
; tx_state.TX_DELAY_RESTART ; 1                ; 1                         ; 0                               ;
+---------------------------+------------------+---------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state                                                                                                   ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; Name                        ; recv_state.RX_RECEIVED ; recv_state.RX_ERROR ; recv_state.RX_DELAY_RESTART ; recv_state.RX_CHECK_STOP ; recv_state.RX_READ_BITS ; recv_state.RX_CHECK_START ; recv_state.RX_IDLE ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; recv_state.RX_IDLE          ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 0                  ;
; recv_state.RX_CHECK_START   ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 1                         ; 1                  ;
; recv_state.RX_READ_BITS     ; 0                      ; 0                   ; 0                           ; 0                        ; 1                       ; 0                         ; 1                  ;
; recv_state.RX_CHECK_STOP    ; 0                      ; 0                   ; 0                           ; 1                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_DELAY_RESTART ; 0                      ; 0                   ; 1                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_ERROR         ; 0                      ; 1                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_RECEIVED      ; 1                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                                                                                           ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PSELx                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                          ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]      ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]      ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_RECEIVED      ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~5                                                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~7                                                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state~4                          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~5                                                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~7                                                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state~4                          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6                ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7                ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~8                ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0..5]          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0..10]       ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0..3]     ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state.STATE_HALT                                         ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state.STATE_HALT                                         ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START   ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS     ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP    ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR         ; Lost fanout                                                                                                  ;
; Total Number of Removed Registers = 74                                                                ;                                                                                                              ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal ; Registers Removed due to This Register                                                               ;
+------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6         ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0],           ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[1],           ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[2],           ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[3],           ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[4],           ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[5],           ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0],         ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[1],         ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2],         ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[3],         ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE,        ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START, ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[1] ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[2],      ;
;                                                                                                ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[3]       ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                           ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state.STATE_HALT                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                           ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state.STATE_HALT                                        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~8         ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP   ;
+------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1397  ;
; Number of registers using Synchronous Clear  ; 873   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 14    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1282  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_out            ; 2       ;
; por_reset                                                                                   ; 103     ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|empty_reg          ; 4       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[5] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[2] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[3] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[6] ; 1       ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|cdelay                                       ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][1]              ; 2       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][1]              ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][2]              ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][0]              ; 1       ;
; Total number of inverted registers = 13                                                     ;         ;
+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                           ; Megafunction                                                                                              ; Type ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------+
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]                      ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0             ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem_out[0..15]                                       ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem_rtl_0                              ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]                      ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0             ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem_out[0..15]                                       ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem_rtl_0                              ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_out[0..15]                                    ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0                           ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_out[0,1]                                   ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0                        ; RAM  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|write_address_reg[0..5] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ; RAM  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|read_address_reg[0..5]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                        ; RAM Name                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[0]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[1]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[2]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[3]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[4]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[5]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[6]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[7]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[8]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[9]  ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[10] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[11] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[12] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[13] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[14] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[15] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[16] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[17] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[18] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[19] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0_bypass[20] ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0 ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb|gpio[0]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb|gpio[0]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb|gpio[0]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[5]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rdd[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rdd[15]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[0][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[1][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[2][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[3][6]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[4][12]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[5][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[6][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[7][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[0][6]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[1][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[2][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[3][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[4][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[5][1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[6][3]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[7][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[0][9]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[1][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[2][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[3][7]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[4][14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[5][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[6][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[7][9]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[0][9]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[1][6]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[2][8]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[3][12]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[4][12]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[5][14]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[6][7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[7][0]                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][0]                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][3]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[2][9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[3][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[4][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[5][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[6][1]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[7][14]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[7]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[10]   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PWDATA[6]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PWDATA[15]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[15]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[4]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[12]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[3]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_bits_remaining[2] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|timer_apb:timr0|r_counter[5]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[0]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[2]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[2] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_data[4]           ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_pc[1]                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_pc[15]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][1]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[6]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rs1[2]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux14                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|reg_wd[0]                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:paddr_dec|seli[2]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector7            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rd1[10]                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rd1[0]                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[14]                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[3]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[14]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[5]                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector10           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux45                                                      ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux4                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux10                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux7                               ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux39                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux46                                                      ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux3                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux3                               ;
; 21:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux38                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_o5v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0|altsyncram_nmd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_o5v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0|altsyncram_8md1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_nev1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_ogi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_ms ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; GPIO_PINS      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; BUS_WIDTH      ; 19    ; Signed Integer                                          ;
; DATA_WIDTH     ; 16    ; Signed Integer                                          ;
; MASTER_PORTS   ; 2     ; Signed Integer                                          ;
; SLAVE_PORTS    ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:paddr_dec ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                                             ;
; SLAVE_PORTS    ; 7     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 19    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPIO0 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 19    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 16    ; Signed Integer                                                   ;
; NAME           ; GPIO1 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 19    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPI02 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                             ;
; CELL_DEPTH     ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; CLOCK_DIVIDE     ; 109   ; Signed Integer                                                                              ;
; RX_IDLE          ; 0     ; Signed Integer                                                                              ;
; RX_CHECK_START   ; 1     ; Signed Integer                                                                              ;
; RX_READ_BITS     ; 2     ; Signed Integer                                                                              ;
; RX_CHECK_STOP    ; 3     ; Signed Integer                                                                              ;
; RX_DELAY_RESTART ; 4     ; Signed Integer                                                                              ;
; RX_ERROR         ; 5     ; Signed Integer                                                                              ;
; RX_RECEIVED      ; 6     ; Signed Integer                                                                              ;
; TX_IDLE          ; 0     ; Signed Integer                                                                              ;
; TX_SENDING       ; 1     ; Signed Integer                                                                              ;
; TX_DELAY_RESTART ; 2     ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:rx_fifo ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; ADDRESS_WIDTH  ; 6     ; Signed Integer                                                                               ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:rx_fifo|sync_dual_port_ram:ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ADDRESS_WIDTH  ; 6     ; Signed Integer                                                                                                      ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; ADDRESS_WIDTH  ; 6     ; Signed Integer                                                                               ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ADDRESS_WIDTH  ; 6     ; Signed Integer                                                                                                      ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0 ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; BUS_WIDTH         ; 19    ; Signed Integer                                                ;
; DATA_WIDTH        ; 16    ; Signed Integer                                                ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                ;
; PARAM_DEFAULTS_R0 ; 2     ; Signed Integer                                                ;
; PARAM_DEFAULTS_R1 ; 7     ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; CELL_WIDTH        ; 16    ; Signed Integer                                                                       ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                                       ;
; CELL_SEL_BITS     ; 3     ; Signed Integer                                                                       ;
; CELL_DEFAULTS     ; 0     ; Signed Integer                                                                       ;
; DEBUG_NAME        ;       ; String                                                                               ;
; CORE_ID           ; 0     ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R0 ; 2     ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R1 ; 7     ; Signed Integer                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb ;
+----------------+------------------+---------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                    ;
+----------------+------------------+---------------------------------------------------------+
; BUS_WIDTH      ; 19               ; Signed Integer                                          ;
; MEM_WIDTH      ; 16               ; Signed Integer                                          ;
; MEM_DEPTH      ; 4096             ; Signed Integer                                          ;
; CORE_ID_BITS   ; 1                ; Signed Integer                                          ;
; SWEX_SUCCESS   ; 0000000000000000 ; Unsigned Binary                                         ;
; SWEX_FAIL      ; 0000000000000001 ; Unsigned Binary                                         ;
+----------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                     ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 2      ; Signed Integer                                                                           ;
; MEM_DEPTH         ; 4096   ; Signed Integer                                                                           ;
; CORE_ID           ; 0      ; Signed Integer                                                                           ;
; USE_INITS         ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R1 ; 0      ; Signed Integer                                                                           ;
; NAME              ; rexram ; String                                                                                   ;
+-------------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value      ; Type                                                                              ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16         ; Signed Integer                                                                    ;
; MEM_DEPTH         ; 4096       ; Signed Integer                                                                    ;
; CORE_ID           ; 0          ; Signed Integer                                                                    ;
; USE_INITS         ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R0 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R1 ; 0          ; Signed Integer                                                                    ;
; NAME              ; BRAMexinst ; String                                                                            ;
+-------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 512   ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 128   ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 0     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 512       ; Signed Integer                                                                  ;
; CORE_ID           ; 0         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 128   ; Signed Integer                                                                       ;
; CORE_ID        ; 0     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 128   ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 0                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 0                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 512   ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 128   ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 1     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 512       ; Signed Integer                                                                  ;
; CORE_ID           ; 1         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 128   ; Signed Integer                                                                       ;
; CORE_ID        ; 1     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 1      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 128   ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 1                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 1                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 7                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 128                                            ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 7                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 128                                            ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_o5v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                               ;
+------------------------------------+------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                                            ;
; WIDTH_A                            ; 16                                             ; Untyped                                            ;
; WIDTHAD_A                          ; 9                                              ; Untyped                                            ;
; NUMWORDS_A                         ; 512                                            ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                            ;
; WIDTH_B                            ; 1                                              ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                              ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                              ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                            ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_91e377f3.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_nmd1                                ; Untyped                                            ;
+------------------------------------+------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 7                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 128                                            ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 7                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 128                                            ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_o5v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                               ;
+------------------------------------+------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                                            ;
; WIDTH_A                            ; 16                                             ; Untyped                                            ;
; WIDTHAD_A                          ; 9                                              ; Untyped                                            ;
; NUMWORDS_A                         ; 512                                            ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                            ;
; WIDTH_B                            ; 1                                              ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                              ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                              ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                            ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_b7600c17.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8md1                                ; Untyped                                            ;
+------------------------------------+------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                  ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                               ;
; WIDTH_A                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WIDTH_B                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_tev1                                ; Untyped                                               ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                     ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                  ;
; WIDTH_A                            ; 2                                              ; Untyped                                                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_B                            ; 2                                              ; Untyped                                                  ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_nev1                                ; Untyped                                                  ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ogi1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                    ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                             ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                            ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                             ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                            ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                             ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                            ;
;     -- WIDTH_A                            ; 2                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                         ;
;     -- WIDTH_B                            ; 2                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                             ;
; Entity Instance                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ints_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ints_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (3 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (2 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_en  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:rx_fifo|sync_dual_port_ram:ram" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+
; write_data_out ; Output ; Info     ; Explicitly unconnected                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_byte       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_fifo_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_fifo_pop   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (2 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (1 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (1 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (1 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:paddr_dec"                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (16 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc"                                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; gpio0 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "gpio0[7..4]" have no fanouts   ;
; dbug1 ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (4 bits) it drives; bit(s) "dbug1[16..4]" have no fanouts ;
; dbug0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1397                        ;
;     CLR               ; 2                           ;
;     ENA               ; 404                         ;
;     ENA CLR           ; 12                          ;
;     ENA SCLR          ; 850                         ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 7                           ;
;     SLD               ; 16                          ;
;     plain             ; 90                          ;
; arriav_lcell_comb     ; 1626                        ;
;     arith             ; 171                         ;
;         1 data inputs ; 99                          ;
;         2 data inputs ; 66                          ;
;         4 data inputs ; 6                           ;
;     extend            ; 34                          ;
;         7 data inputs ; 34                          ;
;     normal            ; 1387                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 138                         ;
;         4 data inputs ; 157                         ;
;         5 data inputs ; 313                         ;
;         6 data inputs ; 712                         ;
;     shared            ; 34                          ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 32                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 56                          ;
; stratixv_ram_block    ; 90                          ;
;                       ;                             ;
; Max LUT depth         ; 14.80                       ;
; Average LUT depth     ; 6.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jul 03 22:09:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file /uni/vmicro16/vmicro16/uart/fifo2.v
    Info (12023): Found entity 1: sync_dual_port_ram File: Z:/uni/vmicro16/vmicro16/uart/fifo2.v Line: 1
    Info (12023): Found entity 2: fifo2 File: Z:/uni/vmicro16/vmicro16/uart/fifo2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart.v
    Info (12023): Found entity 1: uart File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart_tx.v
    Info (12023): Found entity 1: transmitter File: Z:/uni/vmicro16/vmicro16/uart/uart_tx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart_baud_gen.v
    Info (12023): Found entity 1: baud_rate_gen File: Z:/uni/vmicro16/vmicro16/uart/uart_baud_gen.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/fifo.v
    Info (12023): Found entity 1: fifo File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/apb_uart.v
    Info (12023): Found entity 1: apb_uart_tx File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/vmicro16_soc_config.v
Info (12021): Found 3 design units, including 3 entities, in source file /uni/vmicro16/vmicro16/vmicro16_soc.v
    Info (12023): Found entity 1: timer_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 7
    Info (12023): Found entity 2: vmicro16_bram_ex_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 107
    Info (12023): Found entity 3: vmicro16_soc File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 253
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/vmicro16_isa.v
Info (12021): Found 10 design units, including 10 entities, in source file /uni/vmicro16/vmicro16/vmicro16.v
    Info (12023): Found entity 1: vmicro16_bram_apb File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 20
    Info (12023): Found entity 2: vmicro16_bram File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 73
    Info (12023): Found entity 3: vmicro16_core_mmu File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 306
    Info (12023): Found entity 4: vmicro16_regs File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 506
    Info (12023): Found entity 5: vmicro16_regs_apb File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 572
    Info (12023): Found entity 6: vmicro16_gpio_apb File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 628
    Info (12023): Found entity 7: vmicro16_dec File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 662
    Info (12023): Found entity 8: vmicro16_alu File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 843
    Info (12023): Found entity 9: branch File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 942
    Info (12023): Found entity 10: vmicro16_core File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 964
Info (12021): Found 2 design units, including 2 entities, in source file /uni/vmicro16/vmicro16/top_ms.v
    Info (12023): Found entity 1: seven_display File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 2
    Info (12023): Found entity 2: top_ms File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 33
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/formal.v
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/clog2.v
Info (12021): Found 2 design units, including 2 entities, in source file /uni/vmicro16/vmicro16/apb_intercon.v
    Info (12023): Found entity 1: addr_dec File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 9
    Info (12023): Found entity 2: apb_intercon_s File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at uart_fifo.v(147): created implicit net for "recieved" File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 147
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_soc.v(148): created implicit net for "we" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_soc.v(404): created implicit net for "uart_rx" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 404
Warning (10236): Verilog HDL Implicit Net warning at vmicro16.v(42): created implicit net for "we" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at vmicro16.v(595): created implicit net for "reg_we" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 595
Warning (10236): Verilog HDL Implicit Net warning at vmicro16.v(649): created implicit net for "ports_we" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 649
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(120): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 120
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(155): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 155
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(273): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 273
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(282): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 282
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(301): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 301
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(327): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 327
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(349): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 349
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(371): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 371
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(430): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 430
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(451): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 451
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(454): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 454
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(983): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 983
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(311): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 311
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(332): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 332
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(373): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 373
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(485): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 485
Info (12127): Elaborating entity "top_ms" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_ms.v(60): truncated value with size 32 to match size of target (4) File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 60
Info (12128): Elaborating entity "vmicro16_soc" for hierarchy "vmicro16_soc:soc" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 99
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(294): truncated value with size 120 to match size of target (112) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 294
Warning (10034): Output port "dbug0[7..2]" at vmicro16_soc.v(263) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 263
Warning (10034): Output port "dbug1[16]" at vmicro16_soc.v(265) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 265
Info (12128): Elaborating entity "apb_intercon_s" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(90): object "last_active" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(96): object "state" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(111): object "a_S_PRDATA" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(112): object "a_S_PREADY" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 112
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(96): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 96
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(125): truncated value with size 32 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 125
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(151): truncated value with size 7 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 151
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(152): truncated value with size 19 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 152
Info (12128): Elaborating entity "addr_dec" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:paddr_dec" File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 134
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 343
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 365
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 387
Info (12128): Elaborating entity "apb_uart_tx" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 405
Warning (10858): Verilog HDL warning at apb_uart.v(36): object uart_rx_rdy used but never assigned File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at apb_uart.v(39): object "uart_rx_rdy_clear" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 39
Warning (10030): Net "uart_rx_rdy" at apb_uart.v(36) has no driver or initial value, using a default initial value '0' File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 36
Info (12128): Elaborating entity "uart_fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo" File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 114
Info (12128): Elaborating entity "uart" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst" File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 117
Warning (10230): Verilog HDL assignment warning at uart.v(58): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 58
Warning (10230): Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 59
Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 93
Warning (10230): Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 94
Warning (10230): Verilog HDL assignment warning at uart.v(96): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart.v(98): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 98
Warning (10230): Verilog HDL assignment warning at uart.v(99): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 99
Warning (10230): Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 110
Warning (10230): Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (4) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 139
Warning (10230): Verilog HDL assignment warning at uart.v(183): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 183
Warning (10230): Verilog HDL assignment warning at uart.v(193): truncated value with size 32 to match size of target (4) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 193
Info (12128): Elaborating entity "fifo2" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:rx_fifo" File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 148
Warning (10230): Verilog HDL assignment warning at fifo2.v(94): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/uart/fifo2.v Line: 94
Warning (10230): Verilog HDL assignment warning at fifo2.v(95): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/uart/fifo2.v Line: 95
Info (12128): Elaborating entity "sync_dual_port_ram" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:rx_fifo|sync_dual_port_ram:ram" File: Z:/uni/vmicro16/vmicro16/uart/fifo2.v Line: 72
Info (12128): Elaborating entity "timer_apb" for hierarchy "vmicro16_soc:soc|timer_apb:timr0" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 423
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(67): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 67
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(94): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 94
Info (12128): Elaborating entity "vmicro16_regs_apb" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 446
Warning (10175): Verilog HDL warning at vmicro16.v(602): ignoring unsupported system task File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 602
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 622
Warning (10230): Verilog HDL assignment warning at vmicro16.v(540): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 540
Warning (10230): Verilog HDL assignment warning at vmicro16.v(541): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 541
Warning (10230): Verilog HDL assignment warning at vmicro16.v(554): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 554
Warning (10230): Verilog HDL assignment warning at vmicro16.v(555): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 555
Info (12128): Elaborating entity "vmicro16_bram_ex_apb" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 466
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(203): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 203
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 224
Warning (10230): Verilog HDL assignment warning at vmicro16.v(97): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 97
Warning (10230): Verilog HDL assignment warning at vmicro16.v(98): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 98
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 247
Warning (10230): Verilog HDL assignment warning at vmicro16.v(97): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 97
Warning (10230): Verilog HDL assignment warning at vmicro16.v(98): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 98
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 492
Warning (10230): Verilog HDL assignment warning at vmicro16.v(1068): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1068
Warning (10230): Verilog HDL assignment warning at vmicro16.v(1149): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1149
Warning (10230): Verilog HDL assignment warning at vmicro16.v(1165): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1165
Warning (10034): Output port "ints_ack" at vmicro16.v(980) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 980
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1193
Warning (10230): Verilog HDL assignment warning at vmicro16.v(97): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 97
Warning (10230): Verilog HDL assignment warning at vmicro16.v(98): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 98
Warning (10850): Verilog HDL warning at vmicro16.v(108): number of words (35) in memory file does not match the number of elements in the address range [0:511] File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 108
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1223
Warning (10230): Verilog HDL assignment warning at vmicro16.v(380): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 380
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 486
Warning (10230): Verilog HDL assignment warning at vmicro16.v(97): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 97
Warning (10230): Verilog HDL assignment warning at vmicro16.v(98): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 98
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 501
Warning (10230): Verilog HDL assignment warning at vmicro16.v(97): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 97
Warning (10230): Verilog HDL assignment warning at vmicro16.v(98): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 98
Info (12128): Elaborating entity "vmicro16_dec" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1249
Warning (10034): Output port "has_imm12" at vmicro16.v(686) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 686
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1268
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1288
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1300
Info (10264): Verilog HDL Case Statement information at vmicro16.v(913): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 913
Info (12128): Elaborating entity "branch" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|branch:setc_check" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 937
Warning (10272): Verilog HDL Case Statement warning at vmicro16.v(949): case item expression covers a value already covered by a previous case item File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 949
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 492
Warning (10230): Verilog HDL assignment warning at vmicro16.v(1068): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1068
Warning (10230): Verilog HDL assignment warning at vmicro16.v(1149): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1149
Warning (10230): Verilog HDL assignment warning at vmicro16.v(1165): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1165
Warning (10034): Output port "ints_ack" at vmicro16.v(980) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 980
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1193
Warning (10230): Verilog HDL assignment warning at vmicro16.v(97): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 97
Warning (10230): Verilog HDL assignment warning at vmicro16.v(98): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 98
Warning (10850): Verilog HDL warning at vmicro16.v(108): number of words (35) in memory file does not match the number of elements in the address range [0:511] File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 108
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1223
Warning (10230): Verilog HDL assignment warning at vmicro16.v(380): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 380
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 486
Warning (10230): Verilog HDL assignment warning at vmicro16.v(97): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 97
Warning (10230): Verilog HDL assignment warning at vmicro16.v(98): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 98
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1268
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1288
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1300
Info (10264): Verilog HDL Case Statement information at vmicro16.v(913): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 913
Info (12128): Elaborating entity "seven_display" for hierarchy "seven_display:ssd_0" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 109
Warning (276020): Inferred RAM node "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 91
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 91
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_91e377f3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_b7600c17.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_1900b822.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o5v1.tdf
    Info (12023): Found entity 1: altsyncram_o5v1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_o5v1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_91e377f3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nmd1.tdf
    Info (12023): Found entity 1: altsyncram_nmd1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_nmd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_b7600c17.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8md1.tdf
    Info (12023): Found entity 1: altsyncram_8md1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_8md1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tev1.tdf
    Info (12023): Found entity 1: altsyncram_tev1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nev1.tdf
    Info (12023): Found entity 1: altsyncram_nev1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_nev1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo2:tx_fifo|sync_dual_port_ram:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ogi1.tdf
    Info (12023): Found entity 1: altsyncram_ogi1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_ogi1.tdf Line: 27
Warning (12241): 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDS[5]" is stuck at GND File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 42
    Warning (13410): Pin "LEDS[6]" is stuck at GND File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 42
    Warning (13410): Pin "LEDS[7]" is stuck at GND File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 42
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file Z:/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 37
    Warning (15610): No output dependent on input pin "SW[2]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 37
    Warning (15610): No output dependent on input pin "SW[3]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 37
Info (21057): Implemented 2990 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 2841 logic cells
    Info (21064): Implemented 90 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Wed Jul 03 22:09:46 2019
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg.


