

================================================================
== Vitis HLS Report for 'response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2'
================================================================
* Date:           Sun Nov 13 19:18:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.950 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2158|     2158|  12.948 us|  12.948 us|  2158|  2158|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_325_1_VITIS_LOOP_326_2  |     2156|     2156|        16|          1|          1|  2142|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1542|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   88|    6880|     32|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|    3864|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   88|   10744|   1902|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   40|      10|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_21ns_52_5_1_U71  |mul_32s_21ns_52_5_1  |        0|   2|  215|   1|    0|
    |mul_32s_21ns_52_5_1_U72  |mul_32s_21ns_52_5_1  |        0|   2|  215|   1|    0|
    |mul_32s_21ns_52_5_1_U73  |mul_32s_21ns_52_5_1  |        0|   2|  215|   1|    0|
    |mul_32s_21ns_52_5_1_U74  |mul_32s_21ns_52_5_1  |        0|   2|  215|   1|    0|
    |mul_32s_21ns_52_5_1_U75  |mul_32s_21ns_52_5_1  |        0|   2|  215|   1|    0|
    |mul_32s_21ns_52_5_1_U76  |mul_32s_21ns_52_5_1  |        0|   2|  215|   1|    0|
    |mul_32s_21ns_52_5_1_U77  |mul_32s_21ns_52_5_1  |        0|   2|  215|   1|    0|
    |mul_32s_21ns_52_5_1_U78  |mul_32s_21ns_52_5_1  |        0|   2|  215|   1|    0|
    |mul_32s_32s_32_5_1_U47   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U48   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U49   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U50   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U51   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U52   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U53   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U54   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U55   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U56   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U57   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U58   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U59   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U60   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U61   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U62   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U63   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U64   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U65   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U66   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U67   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U68   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U69   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U70   |mul_32s_32s_32_5_1   |        0|   3|  215|   1|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|  88| 6880|  32|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln325_fu_149_p2               |         +|   0|  0|  12|          12|           1|
    |trace_1_fu_394_p2                 |         +|   0|  0|  39|          32|          32|
    |trace_2_fu_406_p2                 |         +|   0|  0|  39|          32|          32|
    |trace_3_fu_418_p2                 |         +|   0|  0|  39|          32|          32|
    |trace_4_fu_430_p2                 |         +|   0|  0|  39|          32|          32|
    |trace_5_fu_442_p2                 |         +|   0|  0|  39|          32|          32|
    |trace_6_fu_454_p2                 |         +|   0|  0|  39|          32|          32|
    |trace_7_fu_466_p2                 |         +|   0|  0|  39|          32|          32|
    |trace_fu_382_p2                   |         +|   0|  0|  39|          32|          32|
    |det_1_fu_514_p2                   |         -|   0|  0|  39|          32|          32|
    |det_2_fu_518_p2                   |         -|   0|  0|  39|          32|          32|
    |det_3_fu_522_p2                   |         -|   0|  0|  39|          32|          32|
    |det_4_fu_526_p2                   |         -|   0|  0|  39|          32|          32|
    |det_5_fu_530_p2                   |         -|   0|  0|  39|          32|          32|
    |det_6_fu_534_p2                   |         -|   0|  0|  39|          32|          32|
    |det_7_fu_538_p2                   |         -|   0|  0|  39|          32|          32|
    |det_fu_510_p2                     |         -|   0|  0|  39|          32|          32|
    |ret_V_10_fu_773_p2                |         -|   0|  0|  59|          52|          52|
    |ret_V_12_fu_805_p2                |         -|   0|  0|  59|          52|          52|
    |ret_V_14_fu_837_p2                |         -|   0|  0|  59|          52|          52|
    |ret_V_2_fu_645_p2                 |         -|   0|  0|  59|          52|          52|
    |ret_V_4_fu_677_p2                 |         -|   0|  0|  59|          52|          52|
    |ret_V_6_fu_709_p2                 |         -|   0|  0|  59|          52|          52|
    |ret_V_8_fu_741_p2                 |         -|   0|  0|  59|          52|          52|
    |ret_V_fu_613_p2                   |         -|   0|  0|  59|          52|          52|
    |icmp_ln1695_1_fu_874_p2           |      icmp|   0|  0|  20|          39|          16|
    |icmp_ln1695_2_fu_886_p2           |      icmp|   0|  0|  20|          39|          16|
    |icmp_ln1695_3_fu_898_p2           |      icmp|   0|  0|  20|          39|          16|
    |icmp_ln1695_4_fu_910_p2           |      icmp|   0|  0|  20|          39|          16|
    |icmp_ln1695_5_fu_922_p2           |      icmp|   0|  0|  20|          39|          16|
    |icmp_ln1695_6_fu_934_p2           |      icmp|   0|  0|  20|          39|          16|
    |icmp_ln1695_7_fu_946_p2           |      icmp|   0|  0|  20|          39|          16|
    |icmp_ln1695_fu_862_p2             |      icmp|   0|  0|  20|          39|          16|
    |icmp_ln325_fu_143_p2              |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |res_var_1_fu_879_p3               |    select|   0|  0|  32|           1|          32|
    |res_var_fu_867_p3                 |    select|   0|  0|  32|           1|          32|
    |select_ln1695_1_fu_903_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1695_2_fu_915_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1695_3_fu_927_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1695_4_fu_939_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1695_5_fu_951_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1695_fu_891_p3           |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1542|        1275|        1329|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |RStream_blk_n                         |   9|          2|    1|          2|
    |SxxStream_blk_n                       |   9|          2|    1|          2|
    |SxyStream_blk_n                       |   9|          2|    1|          2|
    |SyyStream_blk_n                       |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |indvar_flatten_fu_96                  |   9|          2|   12|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   30|         60|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Sxx_var_1_reg_1000                 |  32|   0|   32|          0|
    |Sxx_var_reg_994                    |  32|   0|   32|          0|
    |Sxy_var_1_reg_1096                 |  32|   0|   32|          0|
    |Sxy_var_reg_1090                   |  32|   0|   32|          0|
    |Syy_var_1_reg_1048                 |  32|   0|   32|          0|
    |Syy_var_reg_1042                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |det1_1_reg_1196                    |  32|   0|   32|          0|
    |det1_2_reg_1206                    |  32|   0|   32|          0|
    |det1_3_reg_1216                    |  32|   0|   32|          0|
    |det1_4_reg_1226                    |  32|   0|   32|          0|
    |det1_5_reg_1236                    |  32|   0|   32|          0|
    |det1_6_reg_1246                    |  32|   0|   32|          0|
    |det1_7_reg_1256                    |  32|   0|   32|          0|
    |det1_reg_1186                      |  32|   0|   32|          0|
    |det2_1_reg_1201                    |  32|   0|   32|          0|
    |det2_2_reg_1211                    |  32|   0|   32|          0|
    |det2_3_reg_1221                    |  32|   0|   32|          0|
    |det2_4_reg_1231                    |  32|   0|   32|          0|
    |det2_5_reg_1241                    |  32|   0|   32|          0|
    |det2_6_reg_1251                    |  32|   0|   32|          0|
    |det2_7_reg_1261                    |  32|   0|   32|          0|
    |det2_reg_1191                      |  32|   0|   32|          0|
    |det_1_reg_1281                     |  32|   0|   32|          0|
    |det_2_reg_1291                     |  32|   0|   32|          0|
    |det_3_reg_1301                     |  32|   0|   32|          0|
    |det_4_reg_1311                     |  32|   0|   32|          0|
    |det_5_reg_1321                     |  32|   0|   32|          0|
    |det_6_reg_1331                     |  32|   0|   32|          0|
    |det_7_reg_1341                     |  32|   0|   32|          0|
    |det_reg_1271                       |  32|   0|   32|          0|
    |indvar_flatten_fu_96               |  12|   0|   12|          0|
    |p_Val2_1_reg_1436                  |  39|   0|   39|          0|
    |p_Val2_2_reg_1446                  |  39|   0|   39|          0|
    |p_Val2_3_reg_1456                  |  39|   0|   39|          0|
    |p_Val2_4_reg_1466                  |  39|   0|   39|          0|
    |p_Val2_5_reg_1476                  |  39|   0|   39|          0|
    |p_Val2_6_reg_1486                  |  39|   0|   39|          0|
    |p_Val2_7_reg_1496                  |  39|   0|   39|          0|
    |p_Val2_s_reg_1426                  |  39|   0|   39|          0|
    |r_V_1_reg_1391                     |  52|   0|   52|          0|
    |r_V_2_reg_1396                     |  52|   0|   52|          0|
    |r_V_3_reg_1401                     |  52|   0|   52|          0|
    |r_V_4_reg_1406                     |  52|   0|   52|          0|
    |r_V_5_reg_1411                     |  52|   0|   52|          0|
    |r_V_6_reg_1416                     |  52|   0|   52|          0|
    |r_V_7_reg_1421                     |  52|   0|   52|          0|
    |r_V_reg_1386                       |  52|   0|   52|          0|
    |res_var_1_reg_1511                 |  32|   0|   32|          0|
    |res_var_reg_1506                   |  32|   0|   32|          0|
    |ret_V_11_reg_1481                  |  32|   0|   32|          0|
    |ret_V_13_reg_1491                  |  32|   0|   32|          0|
    |ret_V_15_reg_1501                  |  32|   0|   32|          0|
    |ret_V_1_reg_1431                   |  32|   0|   32|          0|
    |ret_V_3_reg_1441                   |  32|   0|   32|          0|
    |ret_V_5_reg_1451                   |  32|   0|   32|          0|
    |ret_V_7_reg_1461                   |  32|   0|   32|          0|
    |ret_V_9_reg_1471                   |  32|   0|   32|          0|
    |select_ln1695_1_reg_1521           |  32|   0|   32|          0|
    |select_ln1695_2_reg_1526           |  32|   0|   32|          0|
    |select_ln1695_3_reg_1531           |  32|   0|   32|          0|
    |select_ln1695_4_reg_1536           |  32|   0|   32|          0|
    |select_ln1695_5_reg_1541           |  32|   0|   32|          0|
    |select_ln1695_reg_1516             |  32|   0|   32|          0|
    |tmp_31_i7_reg_1006                 |  32|   0|   32|          0|
    |tmp_32_i8_reg_1012                 |  32|   0|   32|          0|
    |tmp_33_i9_reg_1018                 |  32|   0|   32|          0|
    |tmp_34_i_reg_1024                  |  32|   0|   32|          0|
    |tmp_35_i_reg_1030                  |  32|   0|   32|          0|
    |tmp_36_i_reg_1036                  |  32|   0|   32|          0|
    |tmp_37_i_reg_1054                  |  32|   0|   32|          0|
    |tmp_38_i_reg_1060                  |  32|   0|   32|          0|
    |tmp_39_i_reg_1066                  |  32|   0|   32|          0|
    |tmp_40_i_reg_1072                  |  32|   0|   32|          0|
    |tmp_41_i_reg_1078                  |  32|   0|   32|          0|
    |tmp_42_i_reg_1084                  |  32|   0|   32|          0|
    |tmp_43_i_reg_1102                  |  32|   0|   32|          0|
    |tmp_44_i_reg_1108                  |  32|   0|   32|          0|
    |tmp_45_i_reg_1114                  |  32|   0|   32|          0|
    |tmp_46_i_reg_1120                  |  32|   0|   32|          0|
    |tmp_47_i_reg_1126                  |  32|   0|   32|          0|
    |tmp_48_i_reg_1132                  |  32|   0|   32|          0|
    |traceSquare_1_reg_1276             |  32|   0|   32|          0|
    |traceSquare_2_reg_1286             |  32|   0|   32|          0|
    |traceSquare_3_reg_1296             |  32|   0|   32|          0|
    |traceSquare_4_reg_1306             |  32|   0|   32|          0|
    |traceSquare_5_reg_1316             |  32|   0|   32|          0|
    |traceSquare_6_reg_1326             |  32|   0|   32|          0|
    |traceSquare_7_reg_1336             |  32|   0|   32|          0|
    |traceSquare_reg_1266               |  32|   0|   32|          0|
    |trace_1_reg_1144                   |  32|   0|   32|          0|
    |trace_2_reg_1150                   |  32|   0|   32|          0|
    |trace_3_reg_1156                   |  32|   0|   32|          0|
    |trace_4_reg_1162                   |  32|   0|   32|          0|
    |trace_5_reg_1168                   |  32|   0|   32|          0|
    |trace_6_reg_1174                   |  32|   0|   32|          0|
    |trace_7_reg_1180                   |  32|   0|   32|          0|
    |trace_reg_1138                     |  32|   0|   32|          0|
    |zext_ln325_cast_reg_978            |  21|   0|   52|         31|
    |det_1_reg_1281                     |  64|  32|   32|          0|
    |det_2_reg_1291                     |  64|  32|   32|          0|
    |det_3_reg_1301                     |  64|  32|   32|          0|
    |det_4_reg_1311                     |  64|  32|   32|          0|
    |det_5_reg_1321                     |  64|  32|   32|          0|
    |det_6_reg_1331                     |  64|  32|   32|          0|
    |det_7_reg_1341                     |  64|  32|   32|          0|
    |det_reg_1271                       |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3864| 256| 3639|         31|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2|  return value|
|SxxStream_dout            |   in|  256|     ap_fifo|                                            SxxStream|       pointer|
|SxxStream_num_data_valid  |   in|    5|     ap_fifo|                                            SxxStream|       pointer|
|SxxStream_fifo_cap        |   in|    5|     ap_fifo|                                            SxxStream|       pointer|
|SxxStream_empty_n         |   in|    1|     ap_fifo|                                            SxxStream|       pointer|
|SxxStream_read            |  out|    1|     ap_fifo|                                            SxxStream|       pointer|
|SyyStream_dout            |   in|  256|     ap_fifo|                                            SyyStream|       pointer|
|SyyStream_num_data_valid  |   in|    5|     ap_fifo|                                            SyyStream|       pointer|
|SyyStream_fifo_cap        |   in|    5|     ap_fifo|                                            SyyStream|       pointer|
|SyyStream_empty_n         |   in|    1|     ap_fifo|                                            SyyStream|       pointer|
|SyyStream_read            |  out|    1|     ap_fifo|                                            SyyStream|       pointer|
|SxyStream_dout            |   in|  256|     ap_fifo|                                            SxyStream|       pointer|
|SxyStream_num_data_valid  |   in|    5|     ap_fifo|                                            SxyStream|       pointer|
|SxyStream_fifo_cap        |   in|    5|     ap_fifo|                                            SxyStream|       pointer|
|SxyStream_empty_n         |   in|    1|     ap_fifo|                                            SxyStream|       pointer|
|SxyStream_read            |  out|    1|     ap_fifo|                                            SxyStream|       pointer|
|RStream_din               |  out|  256|     ap_fifo|                                              RStream|       pointer|
|RStream_num_data_valid    |   in|    5|     ap_fifo|                                              RStream|       pointer|
|RStream_fifo_cap          |   in|    5|     ap_fifo|                                              RStream|       pointer|
|RStream_full_n            |   in|    1|     ap_fifo|                                              RStream|       pointer|
|RStream_write             |  out|    1|     ap_fifo|                                              RStream|       pointer|
|zext_ln325                |   in|   21|     ap_none|                                           zext_ln325|        scalar|
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

