--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 28 23:56:23 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     cnt_asc_rand
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Q_i4  (from clk_c +)
   Destination:    FD1S3AX    D              Q_i4  (to clk_c +)

   Delay:                   2.992ns  (17.7% logic, 82.3% route), 2 logic levels.

 Constraint Details:

      2.992ns data_path Q_i4 to Q_i4 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.183ns

 Path Details: Q_i4 to Q_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Q_i4 (from clk_c)
Route         5   e 1.441                                  led_c_3
LUT4        ---     0.166              C to Z              i58_4_lut
Route         1   e 1.020                                  D[3]
                  --------
                    2.992  (17.7% logic, 82.3% route), 2 logic levels.


Passed:  The following path meets requirements by 2.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Q_i4  (from clk_c +)
   Destination:    FD1S3AX    D              Q_i3  (to clk_c +)

   Delay:                   2.992ns  (17.7% logic, 82.3% route), 2 logic levels.

 Constraint Details:

      2.992ns data_path Q_i4 to Q_i3 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.183ns

 Path Details: Q_i4 to Q_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Q_i4 (from clk_c)
Route         5   e 1.441                                  led_c_3
LUT4        ---     0.166              C to Z              i82_4_lut
Route         1   e 1.020                                  D[2]
                  --------
                    2.992  (17.7% logic, 82.3% route), 2 logic levels.


Passed:  The following path meets requirements by 2.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Q_i4  (from clk_c +)
   Destination:    FD1S3AY    D              Q_i2  (to clk_c +)

   Delay:                   2.992ns  (17.7% logic, 82.3% route), 2 logic levels.

 Constraint Details:

      2.992ns data_path Q_i4 to Q_i2 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.183ns

 Path Details: Q_i4 to Q_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Q_i4 (from clk_c)
Route         5   e 1.441                                  led_c_3
LUT4        ---     0.166              A to Z              i12_4_lut
Route         1   e 1.020                                  D[1]
                  --------
                    2.992  (17.7% logic, 82.3% route), 2 logic levels.

Report: 2.817 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     2.817 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  16 paths, 9 nets, and 24 connections (80.0% coverage)


Peak memory: 110133248 bytes, TRCE: 188416 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
