![example workflow](https://github.com/npatsiatzis/simple_adder/actions/workflows/regression.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/simple_adder/actions/workflows/coverage.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/simple_adder/actions/workflows/regression_pyuvm.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/simple_adder/actions/workflows/coverage_pyuvm.yml/badge.svg)

### simple two input adder RTL implementation

-- RTL code in:
- [VHDL](https://github.com/npatsiatzis/simple_adder/tree/main/rtl/VHDL)
- [SystemVerilog](https://github.com/npatsiatzis/simple_adder/tree/main/rtl/SystemVerilog)

-- Functional verification with methodologies:
- [cocotb](https://github.com/npatsiatzis/simple_adder/tree/main/cocotb_sim)
- [pyuvm](https://github.com/npatsiatzis/simple_adder/tree/main/pyuvm_sim)
- [UVM](https://github.com/npatsiatzis/simple_adder/tree/main/uvm_sim)
- [mcy](https://github.com/npatsiatzis/simple_adder/tree/main/mcy_sim)
- [C++-based transactional tb (verilator)](https://github.com/npatsiatzis/simple_adder/tree/main/verilator_sim)


