{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 14:13:56 2023 " "Info: Processing started: Sat Feb 18 14:13:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../con_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "../con_signal.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/con_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "../ins_decode.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../ir.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../mux3_1.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../pc.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../psw.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a reg_group.v(6) " "Info (10281): Verilog HDL Declaration information at reg_group.v(6): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b reg_group.v(6) " "Info (10281): Verilog HDL Declaration information at reg_group.v(6): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c reg_group.v(6) " "Info (10281): Verilog HDL Declaration information at reg_group.v(6): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shift.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../shift.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/shift.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../simple.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Info: Found entity 1: simple" {  } { { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../sm.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst6 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 336 464 408 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst25 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst25\"" {  } { { "cpu.bdf" "inst25" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 184 1568 1712 568 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst24 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst24\"" {  } { { "cpu.bdf" "inst24" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 184 1360 1472 504 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst23 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst23\"" {  } { { "cpu.bdf" "inst23" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 184 1112 1208 280 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 296 1160 1280 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst1 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst1 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./smallcomputer.mif " "Info: Parameter \"LPM_FILE\" = \"./smallcomputer.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "altram.tdf" "" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/altram.tdf" 104 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rha1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rha1 " "Info: Found entity 1: altsyncram_rha1" {  } { { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rha1 LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated " "Info: Elaborating entity \"altsyncram_rha1\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst7 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst7\"" {  } { { "cpu.bdf" "inst7" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 536 680 408 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst11 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst11\"" {  } { { "cpu.bdf" "inst11" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 528 560 696 656 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst19 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst19\"" {  } { { "cpu.bdf" "inst19" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 432 1008 1128 560 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple simple:inst12 " "Info: Elaborating entity \"simple\" for hierarchy \"simple:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 528 800 912 656 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst21 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst21\"" {  } { { "cpu.bdf" "inst21" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 592 1120 1216 720 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[0\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[0\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[1\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[1\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[2\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[2\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[3\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[3\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[4\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[4\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[5\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[5\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[6\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[6\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[7\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[7\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[0\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[0\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[1\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[1\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[2\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[2\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[3\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[3\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[4\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[4\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[5\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[5\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[6\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[6\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[7\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[7\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[7\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[7\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[6\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[6\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[5\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[5\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[4\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[4\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[3\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[3\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[2\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[2\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[1\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[1\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[0\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[0\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.map.smsg " "Info: Generated suppressed messages file C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Info: Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Info: Implemented 247 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 14:13:59 2023 " "Info: Processing ended: Sat Feb 18 14:13:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
