*$
* TPS61282
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS61282
* Date: 18DEC2013
* Model Type:  TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS6128xEVM-586
* EVM Users Guide: 
* Datasheet: SLVSBI1 –SEPTEMBER 2012–REVISED AUGUST 2013
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS61282_TRANS AGND1 AGND2 EN MODE nBYP PG PGND1 PGND2 PGND3 SW1 SW2
+  VIN1 VIN2 VOUT1 VOUT2 VSEL  
X_U22         SNOOZE SNOOZE_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U23         NBYPP BYP INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_D8         N399639 N399643 d_d1 PARAMS: 
R_R22         0 AGND2  1m  
R_R20         L SW1  1m  
X_U24         N452578 MODE1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_V7         N399699 0 0.57
X_U7_U3         U7_N16783214 U7_N16783213 U7_N16783227 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U7_E1         U7_N16783213 0 COMP 0 10
E_U7_ABM3         U7_N16783244 0 VALUE { ({VOUTVAL}+V(VSEL1)*0.2)*0.997    }
X_U7_U15         U7_N16783224 U7_N16783219 U7_N16783221 N16783220
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U13         U7_SKIP_INT PFM SKIP_N NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U7_R2         U7_N16783244 U7_N16783238  1  
X_U7_U11         U7_N16783227 U7_N16783228 U7_N16783224 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U6         U7_N16783219 U7_N16783251 d_d PARAMS:
R_U7_R1         U7_N16783205 U7_N16783203  1  
C_U7_C2         0 U7_N16783238  1n  
X_U7_U14         STARTUP SNOOZE PRECHG_PMOS U7_N16783228 NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U1         U7_N16783203 VOUT U7_COMP_HI COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U7_U5         U7_N16783238 VOUT U7_OUT2 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U7_U2         U7_COMP_HI U7_SKIP_INT INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U7_C1         0 U7_N16783203  1n  
V_U7_V1         U7_N16783214 0 160m
E_U7_ABM1         U7_N16783205 0 VALUE { ((V(U7_SKIP_INT) *-5.5m*(
+ {VOUTVAL}+0.2*V(VSEL1))) + (({VOUTVAL}+V(VSEL1)*0.2)*1.006))    }
X_U7_U16         U7_N16783221 MODE1 PFM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U7_C3         0 U7_N16783219  1n  
X_U7_U12         U7_OUT2 SDWN U7_N16783251 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U7_R3         U7_N16783251 U7_N16783219  576  
R_R17         0 AGND1  1m  
X_U20         STARTUP STARTUP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U21         SDWN SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_V2         N424943 0 1.19
X_S1    VSEL AGND1 VOUT FB TPS61282_TOPLEVEL_S1 
V_V1         VREF 0 0.6
R_R23         VOUT VOUT1  1m  
X_U8_U157         STANDBY U8_SNOOZE_ENTRY_N U8_PRECHG_RST_EN_N NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U8_R1         U8_N16811866 U8_N16811870  1.728k  
X_U8_U166         STANDBY U8_N16811941 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U167         U8_N16811936 U8_N16811973 U8_SNOOZE_ENTRY U8_N16811953
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U1         U8_N16811870 U8_SNOOZE_ENTRY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U8_U5         VOUT U8_N16825327 U8_N16811970 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U8_U168         U8_N16811971 SDWN_SNOOZE U8_N16811941 U8_N16811909
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_D3         U8_N16811928 U8_IN d_d1 PARAMS: 
X_U8_U165         PRECHG_PMOS U8_N16811961 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U164         STARTUP U8_N16811900 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U158         U8_N16811933 U8_SNOOZE_ENTRY U8_N16811936 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U161         U8_PRECHG_RST_EN_N U8_N16811970 U8_N16811971 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U11         U8_N16811928 U8_N16811933 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U8_C4         0 U8_N16811923  1n  
X_U8_U3         U8_N16811923 VOUT U8_IN COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U8_ABM4         U8_N168122931 0 VALUE { V(VIN)-300m    }
C_U8_C5         0 U8_N16811928  1n  
X_U8_D1         U8_N16811870 U8_N16811866 d_d1 PARAMS: 
C_U8_C1         0 U8_N16811870  1u  
X_U8_U162         U8_N16811900 U8_N16811901 PRECHG_PMOS AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U8_GAIN1         U8_N16811866 0 VALUE {1 * V(STANDBY)}
E_U8_ABM3         U8_N168253421 0 VALUE { V(VIN)-17m    }
X_U8_U170         STANDBY STANDBY U8_SNOOZE_ENTRY_N U8_N16811973 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U8_C3         0 U8_N16825327  1n  
R_U8_R5         U8_N168122931 U8_N16811923  1  
R_U8_R4         U8_N168253421 U8_N16825327  1  
X_U8_U171         U8_N16811953 U8_N16811909 U8_N16811901 N16811954
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U8_R6         U8_IN U8_N16811928  4.32k  
X_U8_U163         U8_SNOOZE_ENTRY U8_SNOOZE_ENTRY_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U169         U8_N16811961 U8_SNOOZE_ENTRY STANDBY SNOOZE AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U30         VSEL N424943 VSEL1 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U71         FB N399699 N399715 N399639 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_R2C         0 COMP  200Meg TC=0,0 
X_U1_U2         COMP U1_N16710082 d_d PARAMS:
X_U1_U3         U1_N16710068 COMP d_d PARAMS:
R_U1_R1C         U1_N16711456 COMP  100k TC=0,0 
R_U1_R5         U1_N167101781 U1_N16710082  1  
C_U1_C1         0 U1_N16711456  20p  TC=0,0 
C_U1_C2         0 COMP  1.5p  TC=0,0 
R_U1_R4         U1_N167101381 U1_N16710068  1  
G_U1_ABM2I1         0 COMP VALUE { {LIMIT((V(VREF) - V(FB))*20u, -4u,4u)}    }
C_U1_C10         0 U1_N16710068  1n  
E_U1_ABM4         U1_N167101781 0 VALUE { LIMIT((IF(V(BOOST_STARTUP) <
+  0.5,0.4,0.125)),0.125,0.4)    }
C_U1_C11         0 U1_N16710082  1n  
E_U1_ABM3         U1_N167101381 0 VALUE { LIMIT(IF(V(PFM) >
+  0.5,15m,-0.5),15m,-0.5)    }
E_U5_ABM5         U5_N16932783 0 VALUE { IF(V(U5_N16934829)>0.5,  
+ 5,V(U5_GATE_P_N_INT) )   }
X_U5_S1    U5_GATE_N_INT 0 L 0 Driver_U5_S1 
R_U5_R12         0 U5_N17684643  1Meg  
C_U5_C7         0 U5_N16883979  1n  
X_U5_U17         GATE_P U5_GATE_N_N U5_N16834706 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U5_ABM1         U5_PAR 0 VALUE { IF(V(U5_ST_PP) <0.5,8,  
+ LIMIT((V(ISENSE) - V(U5_PRECHG_LIMIT))*3000,  
+ -5, 5))  }
E_U5_ABM6         U5_PRECHG_LIMIT1 0 VALUE { IF(V(U5_2A)>1,  
+ 2,V(U5_N16883979) )   }
R_U5_R7         U5_N16881283 U5_N16883979  1  
E_U5_ABM12         U5_OUT 0 VALUE { IF(V(U5_N17579860)
+  >1,IF((V(VIN)+(75m*V(U5_OUT))) > (V(VOUT)+75m),1,0),0)    }
X_U5_U6         U5_N17317460 U5_N16966605 d_d PARAMS:
V_U5_V14         U5_N17746191 0 1
X_U5_S7    STARTUP 0 U5_2A 0 Driver_U5_S7 
X_U5_U10         U5_N16831205 U5_N16833443 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
M_U5_M1         VOUT U5_PDRIVE U5_N16966605 U5_N16966605 PMOS_SIMPLE  
+ L=200n  
+ W=400n         
R_U5_R13         0 U5_N17685374  1Meg  
E_U5_ABM10         U5_MAX 0 VALUE { max(V(VIN), V(VOUT))    }
X_U5_U22         U5_N17558838 U5_N17396444 FAULT OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U5_ABM4         U5_N16881283 0 VALUE { MIN(V(U5_PRECHG_RAMP),500m)    }
R_U5_R10         U5_N17534104 U5_ISENSE_BYP  100  
X_U5_D2         U5_N17353155 U5_N17328619 d_d1 PARAMS: 
X_U5_S8    U5_2A 0 U5_N17382718 0 Driver_U5_S8 
E_U5_ABM11         U5_N17389876 0 VALUE { IF(V(U5_N17382718) > 0.5,1,0)    }
E_U5_ABM7         U5_PRECHG_LIMIT 0 VALUE { IF(V(PRECHG_PMOS)>0.5,  
+ 1.5,V(U5_PRECHG_LIMIT1) )   }
E_U5_ABM13         U5_N17580406 0 VALUE { IF(V(U5_N17579860)
+  >1,IF(V(U5_ISENSE_BYP) > 7.3,0,1),1)    }
X_U5_S2    U5_N16928854 0 U5_N17317460 VOUT Driver_U5_S2 
X_U5_U20         U5_PG_LATCH U5_1 U5_VOUT_SHD AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U5_C13         0 U5_ISENSE_BYP  1n  
X_U5_D1         0 L d_d1 PARAMS: 
C_U5_C10         0 U5_2A  1n  
G_U5_ABMII3         0 U5_N17382718 VALUE { IF(V(U5_2A) > 1,1.33u,0)    }
X_U5_U19         U5_ST_PP SDWN U5_N16934829 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U24         PG U5_N17684643 U5_PG_LATCH U5_N17685374 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U25         U5_OUT BYP U5_N17580406 U5_N17727633 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U5_C11         0 U5_N17382718  0.5n  
X_U5_S5    U5_ST_PP 0 U5_PRECHG_RAMP 0 Driver_U5_S5 
R_U5_R9         U5_N17389876 U5_N17396444  5k  
X_U5_U29         BYP U5_PG_LATCH U5_N17734734 U5_N17738686 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U3         U5_GATE_P_INT U5_GATE_P_N_INT INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM14         U5_N17558838 0 VALUE { IF(V(ISENSE) > 5,1,0)    }
C_U5_C9         0 U5_PDRIVE  150p  
C_U5_C12         0 U5_N17396444  1n  
X_U5_S9    U5_BYPASS 0 VOUT U5_N17534066 Driver_U5_S9 
X_U5_S10    U5_VOUT_SHD 0 U5_VOUT_FINAL VOUT Driver_U5_S10 
R_U5_R5         U5_N16932783 U5_N16928854  1  
X_U5_U12         U5_N16831205 U5_N16833443 U5_GATE_N_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_H2    U5_N17534066 VIN U5_N17534104 0 Driver_U5_H2 
X_U5_U21         U5_N17746191 ENOK U5_N17579860 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U8         GATE_P U5_GATE_P_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U14         GATE_N U5_GATE_P_N U5_N16831205 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U5_C8         0 U5_N16928854  1n  
X_U5_F1    U5_N17317460 U5_N17353155 0 VOUT Driver_U5_F1 
V_U5_V13         U5_N17328619 U5_MAX 0.6
C_U5_C6         0 U5_PRECHG_RAMP  10n  
X_U5_U16         GATE_N U5_GATE_N_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U26         ENOK U5_N17734734 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R8         U5_PAR U5_PDRIVE  10k  
E_U5_ABM15         U5_VOUT_FINAL 0 VALUE { max(V(VOUT), V(VIN)-3.6)    }
X_U5_H1    L U5_N17317460 ISENSE 0 Driver_U5_H1 
V_U5_V11         U5_N16946846 0 8
X_U5_U28         U5_N17705513 U5_N17738686 U5_BYPASS OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U5_ABMII1         U5_PRECHG_RAMP 0 VALUE { -V(U5_ST_PP)*40u    }
G_U5_ABMII2         0 U5_2A VALUE { IF(V(STARTUP) > 0.5,1.33u,0)    }
X_U5_S6    U5_ST_PP 0 U5_PDRIVE U5_N16946846 Driver_U5_S6 
R_U5_R11         U5_N17727633 U5_N17705513  20  
X_U5_U15         U5_N16834706 U5_N16834729 U5_GATE_P_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U5_C14         0 U5_N17705513  1n  
X_U5_U18         STARTUP PRECHG_PMOS U5_ST_PP OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM8         U5_1 0 VALUE { IF(V(ENOK)<0.5 & V(BYP)<0.5,1,0)    }
X_U5_U13         U5_N16834706 U5_N16834729 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
R_R21         L SW2  1m  
X_U25         SNOOZE_N N270191 GATE_P AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C5         0 N399643  1n  
R_R24         VOUT VOUT2  1m  
R_R19         0 FB  10Meg  
R_U2_R1         0 U2_N16811870  345.1k  
X_U2_S1    U2_PRE_CHG_DIS 0 VOUT U2_N16811876 Ton_Timer_U2_S1 
R_U2_R5         VIN U2_N16811968  1k  
E_U2_ABM1         U2_N16811946 0 VALUE { IF(V(U2_N16811995)>0.5,  
+ V(ISENSE), 10)   }
X_U2_D1         0 U2_N16811876 d_d1 PARAMS: 
R_U2_R3         U2_N16811946 U2_N16811947  1  
C_U2_C6         0 U2_ISENSE_FILT  1n  
X_U2_F1    U2_N16811960 U2_N16811870 U2_N16811876 0 Ton_Timer_U2_F1 
G_U2_ABMII1         U2_N16811896 U2_N16811898 VALUE { (V(N233201) *20m)    }
C_U2_C5         0 U2_N16811930  1n  
C_U2_C2         0 U2_N16811898  1n  
X_U2_U4         U2_N16811898 U2_N16811903 U2_N16811912 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U24         N233506 SKIP_N U2_N16811995 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_C3         0 U2_N16811933  1n  
X_U2_U2         U2_N16811968 U2_N16811876 U2_TON_RST_MIN COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V4         VOUT U2_N16811960 0.550
X_U2_U3         U2_N16811930 U2_N16811947 U2_IN COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U2_V3         U2_N16811903 0 1
E_U2_ABM2         U2_N16811964 0 VALUE { (V(COMP)*10)    }
X_U2_U11         U2_N16811933 U2_OUT BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_U19         U2_N16811931 U2_TON_RST N233201 N233506 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U20         U2_N16811912 U2_TON_RST_MIN U2_TON_RST AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U2_C1         U2_N16811876 VOUT  2.5p  
R_U2_R4         U2_N16811964 U2_N16811930  1  
R_U2_R2         U2_IN U2_N16811933  14.4  
X_U2_U17         U2_N16811933 U2_IN d_d PARAMS:
G_U2_ABM2I1         U2_N16811968 0 VALUE { IF(V(SDWN) > 0.5,0,  
+ 750u+(V(U2_ISENSE_FILT)*300u))   }
X_U2_D2         U2_N16811898 U2_N16811896 d_d1 PARAMS: 
V_U2_V2         U2_N16811896 0 2
X_U2_S2    U2_PRE_CHG_DIS 0 U2_N16811898 0 Ton_Timer_U2_S2 
X_U2_U18         U2_SSP N233506 U2_PRE_CHG_DIS OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_C4         0 U2_N16811947  1n  
X_U2_U21         U2_OUT N233506 U2_N16811940 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_D4         0 U2_N16811968 d_d1 PARAMS: 
X_U2_U23         STARTUP SNOOZE PRECHG_PMOS SDWN U2_SSP OR4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U2_GAIN2         U2_N16811985 0 VALUE {1 * V(ISENSE)}
R_U2_R6         U2_N16811985 U2_ISENSE_FILT  2k  
X_U2_U22         U2_N16811940 U2_SSP U2_N16811931 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V15         N399715 0 0.03
E_U4_ABM7         U4_N170413521 0 VALUE { (V(U4_OUT)*-100m + 2.09)    }
X_U4_U66         U4_N17040974 U4_N17040963 BOOST_STARTUP U4_BOOST_INV
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U59         FAULT U4_N17094767 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V4         U4_N17041001 0 5
X_U4_U69         U4_N17040905 U4_N17094767 SDWN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U30         EN U4_N17040887 ENOK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U31         VOUT U4_N17040989 U4_IN COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
G_U4_ABMII1         U4_N17041001 U4_N17041003 VALUE { V(U4_IN)*10u    }
X_U4_U46         U4_UV_EN_HI U4_N17040924 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
V_U4_V1         U4_N17040887 0 1.19
V_U4_V3         U4_N17040909 0 
+PULSE 0 1 100n 10n 10n 1000000 2000000
X_U4_U32         VOUT U4_N17040964 U4_N17040968 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U58         U4_N17040966 U4_N17040968 U4_N17040963 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U50         U4_N17070543 U4_IN U4_N17040955 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U62         U4_UVLO_N U4_N17040938 SDWN_SNOOZE NAND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U51         U4_UVLO_N U4_N17070543 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U49         U4_N17040880 U4_N17040880 U4_N17040938 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_D1         U4_N17041003 U4_N17041001 d_d1 PARAMS: 
C_U4_C8         0 U4_N17040989  1n  
X_U4_U68         STARTUP U4_N17061945 U4_N17040974 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U4_ABM9         U4_N17040996 0 VALUE { 60m+ (88.9m*(V(VIN)-2))    }
X_U4_U54         U4_N17040880 U4_N17040896 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM3         U4_N170412001 0 VALUE { V(VIN) -300m    }
X_U4_U52         U4_OUT U4_N17040909 U4_UVLO_N AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U4_R3         U4_N170413521 U4_N17040883  1  
C_U4_C4         0 U4_N17040883  1n  
X_U4_U64         U4_UVLO_N U4_N17040880 U4_UV_EN_HI AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U4_C9         0 U4_N17040964  1n  
X_U4_U63         U4_N17040896 U4_N17040896 U4_STARTUP_N STANDBY AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R6         ENOK U4_N17040880  100.8k  
R_U4_R8         U4_N170412471 U4_N17040964  1  
X_U4_U29         VIN U4_N17040883 U4_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U61         U4_UVLO_N U4_N17040880 U4_N17040905 NAND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U34         U4_N17041003 U4_DLY_NUM U4_DLYED_IN COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U55         STARTUP U4_N17061945 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U4_U57         U4_UVLO_N U4_N17040966 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C7         0 U4_N17040880  1n  
E_U4_ABM8         U4_N170412471 0 VALUE { ({VOUTVAL}+(0.2*V(VSEL1)))-15m    }
X_U4_U47         U4_UV_EN_HI U4_N17040924 U4_N17040930 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U3         U4_N17040880 ENOK d_d PARAMS:
R_U4_R9         U4_N17040996 U4_DLY_NUM  1  
R_U4_R7         U4_N170412001 U4_N17040989  1  
C_U4_C11         0 U4_N17041003  10n  
X_U4_U67         U4_N17040930 U4_N17040930 U4_STARTUP_PULSE OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S1    U4_IN 0 U4_N17041003 0 Enable_U4_S1 
X_U4_U65         U4_STARTUP_PULSE U4_N17040955 STARTUP U4_STARTUP_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U4_C10         0 U4_DLY_NUM  1n  
X_S2    N399643 0 PG 0 TPS61282_TOPLEVEL_S2 
X_U18         SDWN_N N233506 SKIP_N N260537 N270191 AND4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_V4         N452516 0 1.19
X_U15         N273000 SNOOZE_N GATE_N AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R25         VIN VIN2  1m  
X_U32         MODE N452516 N452578 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_R26         VIN VIN1  1m  
X_U17         N233201 SDWN_N STARTUP_N SKIP_N N273000 AND4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_V3         N429420 0 1.19
R_R11         N399639 N399643  1  
X_U31         nBYP N429420 NBYPP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U19         GATE_N N260537 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
.PARAM  voutval=3.3
.ENDS TPS61282_TRANS
*$
.subckt TPS61282_TOPLEVEL_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=45Meg Ron=48333333.33 Voff=0.2 Von=0.8
.ends TPS61282_TOPLEVEL_S1
*$
.subckt Driver_U5_S1 1 2 3 4  
S_U5_S1         3 4 1 2 _U5_S1
RS_U5_S1         1 2 1G
.MODEL         _U5_S1 VSWITCH Roff=1e6 Ron=100m Voff=0.2 Von=0.8
.ends Driver_U5_S1
*$
.subckt Driver_U5_S7 1 2 3 4  
S_U5_S7         3 4 1 2 _U5_S7
RS_U5_S7         1 2 1G
.MODEL         _U5_S7 VSWITCH Roff=1e9 Ron=1m Voff=0.8 Von=0.2
.ends Driver_U5_S7
*$
.subckt Driver_U5_S8 1 2 3 4  
S_U5_S8         3 4 1 2 _U5_S8
RS_U5_S8         1 2 1G
.MODEL         _U5_S8 VSWITCH Roff=1e9 Ron=1m Voff=0.8 Von=0.2
.ends Driver_U5_S8
*$
.subckt Driver_U5_S2 1 2 3 4  
S_U5_S2         3 4 1 2 _U5_S2
RS_U5_S2         1 2 1G
.MODEL         _U5_S2 VSWITCH Roff=1e6 Ron=170m Voff=0.8 Von=0.2
.ends Driver_U5_S2
*$
.subckt Driver_U5_S5 1 2 3 4  
S_U5_S5         3 4 1 2 _U5_S5
RS_U5_S5         1 2 1G
.MODEL         _U5_S5 VSWITCH Roff=1 Ron=10e6 Voff=0.2 Von=0.8
.ends Driver_U5_S5
*$
.subckt Driver_U5_S9 1 2 3 4  
S_U5_S9         3 4 1 2 _U5_S9
RS_U5_S9         1 2 1G
.MODEL         _U5_S9 VSWITCH Roff=1e9 Ron=35m Voff=0.2 Von=0.8
.ends Driver_U5_S9
*$
.subckt Driver_U5_S10 1 2 3 4  
S_U5_S10         3 4 1 2 _U5_S10
RS_U5_S10         1 2 1G
.MODEL         _U5_S10 VSWITCH Roff=1e9 Ron=35m Voff=0.2 Von=0.8
.ends Driver_U5_S10
*$
.subckt Driver_U5_H2 1 2 3 4  
H_U5_H2         3 4 VH_U5_H2 -1
VH_U5_H2         1 2 0V
.ends Driver_U5_H2
*$
.subckt Driver_U5_F1 1 2 3 4  
F_U5_F1         3 4 VF_U5_F1 1
VF_U5_F1         1 2 0V
.ends Driver_U5_F1
*$
.subckt Driver_U5_H1 1 2 3 4  
H_U5_H1         3 4 VH_U5_H1 1
VH_U5_H1         1 2 0V
.ends Driver_U5_H1
*$
.subckt Driver_U5_S6 1 2 3 4  
S_U5_S6         3 4 1 2 _U5_S6
RS_U5_S6         1 2 1G
.MODEL         _U5_S6 VSWITCH Roff=1 Ron=1e6 Voff=0.2 Von=0.8
.ends Driver_U5_S6
*$
.subckt Ton_Timer_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Ton_Timer_U2_S1
*$
.subckt Ton_Timer_U2_F1 1 2 3 4  
F_U2_F1         3 4 VF_U2_F1 4
VF_U2_F1         1 2 0V
.ends Ton_Timer_U2_F1
*$
.subckt Ton_Timer_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Ton_Timer_U2_S2
*$
.subckt Enable_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1 Ron=100e6 Voff=0.2 Von=0.8
.ends Enable_U4_S1
*$
.subckt TPS61282_TOPLEVEL_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=1e9 Ron=1m Voff=0.8 Von=0.2
.ends TPS61282_TOPLEVEL_S2
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL PMOS_SIMPLE PMOS
+ LEVEL   = 3
+ VERSION = 3.2
+ VTH0    = -2
+ WINT    = 120e-9
+ LINT    = 75e-9
+ CGSO    = 150e-12
+ CGDO    = 150e-12
+kp = 10
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=1 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$