//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_col2im_6 // -- Begin function triton_poi_fused_col2im_6
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
.noreturn;
.global .align 1 .b8 assertFunc_1[8] = {117, 110, 107, 110, 111, 119, 110};
.global .align 1 .b8 assertFile_1[74] = {105, 110, 100, 117, 99, 116, 111, 114, 95, 99, 97, 99, 104, 101, 47, 113, 98, 47, 99, 113, 98, 53, 113, 111, 106, 105, 117, 108, 53, 115, 111, 53, 108, 111, 105, 100, 112, 102, 97, 108, 111, 102, 122, 116, 110, 102, 114, 112, 121, 52, 110, 55, 52, 118, 115, 121, 119, 55, 108, 114, 115, 109, 53, 50, 105, 115, 107, 120, 108, 104, 46, 112, 121};
.global .align 1 .b8 assertMessage_1[35] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 57, 32, 60, 32, 54};
.global .align 1 .b8 assertFunc_0[8] = {117, 110, 107, 110, 111, 119, 110};
.global .align 1 .b8 assertFile_0[74] = {105, 110, 100, 117, 99, 116, 111, 114, 95, 99, 97, 99, 104, 101, 47, 113, 98, 47, 99, 113, 98, 53, 113, 111, 106, 105, 117, 108, 53, 115, 111, 53, 108, 111, 105, 100, 112, 102, 97, 108, 111, 102, 122, 116, 110, 102, 114, 112, 121, 52, 110, 55, 52, 118, 115, 121, 119, 55, 108, 114, 115, 109, 53, 50, 105, 115, 107, 120, 108, 104, 46, 112, 121};
.global .align 1 .b8 assertMessage_0[35] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 52, 32, 60, 32, 54};
                                        // @triton_poi_fused_col2im_6
.visible .entry triton_poi_fused_col2im_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused_col2im_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_col2im_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_col2im_6_param_2,
	.param .u32 triton_poi_fused_col2im_6_param_3
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<69>;
	.reg .b64 	%rd<37>;
	.loc	1 19 0                          // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:19:0

// %bb.0:
	ld.param.u64 	%rd10, [triton_poi_fused_col2im_6_param_0];
	ld.param.u64 	%rd11, [triton_poi_fused_col2im_6_param_1];
$L__tmp0:
	.loc	1 21 28                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:21:28
	// begin inline asm
	mov.u32 %r5, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:21:33
	shl.b32 	%r7, %r5, 7;
	.loc	1 22 36                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:22:36
	mov.u32 	%r8, %tid.x;
	and.b32  	%r9, %r8, 127;
	.loc	1 22 23                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:22:23
	or.b32  	%r1, %r7, %r9;
	.loc	1 23 21                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:23:21
	setp.gt.s32 	%p4, %r1, 2303;
	setp.lt.s32 	%p3, %r1, 2304;
	.loc	1 24 21                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:24:21
	mul.hi.s32 	%r10, %r1, 715827883;
	shr.s32 	%r11, %r10, 3;
	shr.u32 	%r12, %r10, 31;
	add.s32 	%r13, %r11, %r12;
	.loc	1 24 27                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:24:27
	mul.hi.s32 	%r14, %r13, 715827883;
	shr.u32 	%r15, %r14, 31;
	shr.u32 	%r16, %r14, 1;
	add.s32 	%r17, %r16, %r15;
	mul.lo.s32 	%r18, %r17, 12;
	sub.s32 	%r19, %r13, %r18;
	.loc	1 25 21                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:25:21
	shr.s32 	%r21, %r1, 31;
	shr.u32 	%r22, %r21, 30;
	add.s32 	%r23, %r1, %r22;
	shr.s32 	%r24, %r23, 2;
	.loc	1 25 26                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:25:26
	mul.hi.s32 	%r25, %r24, 715827883;
	shr.u32 	%r26, %r25, 31;
	shr.u32 	%r27, %r25, 1;
	add.s32 	%r28, %r27, %r26;
	mul.lo.s32 	%r29, %r28, 12;
	sub.s32 	%r30, %r24, %r29;
	.loc	1 26 19                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:26:19
	and.b32  	%r31, %r23, -4;
	sub.s32 	%r2, %r1, %r31;
	.loc	1 27 26                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:27:26
	shr.u32 	%r32, %r24, 30;
	add.s32 	%r33, %r24, %r32;
	and.b32  	%r34, %r33, -4;
	sub.s32 	%r35, %r24, %r34;
	.loc	1 28 21                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:28:21
	bfe.s32 	%r36, %r5, 24, 1;
	shr.u32 	%r37, %r36, 28;
	add.s32 	%r38, %r1, %r37;
	shr.s32 	%r39, %r38, 4;
	.loc	1 28 27                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:28:27
	mul.hi.s32 	%r40, %r39, 1431655766;
	shr.u32 	%r41, %r40, 31;
	add.s32 	%r42, %r40, %r41;
	mul.lo.s32 	%r43, %r42, 3;
	sub.s32 	%r44, %r39, %r43;
	.loc	1 29 27                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:29:27
	shr.u32 	%r45, %r13, 30;
	add.s32 	%r46, %r13, %r45;
	and.b32  	%r47, %r46, -4;
	sub.s32 	%r48, %r13, %r47;
	.loc	1 30 21                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:30:21
	shr.s32 	%r49, %r10, 5;
	add.s32 	%r50, %r49, %r12;
	.loc	1 30 28                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:30:28
	mul.hi.s32 	%r51, %r50, 1431655766;
	shr.u32 	%r52, %r51, 31;
	add.s32 	%r53, %r51, %r52;
	mul.lo.s32 	%r54, %r53, 3;
	sub.s32 	%r55, %r50, %r54;
	.loc	1 31 19                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:31:19
	mul.hi.s32 	%r56, %r1, 954437177;
	shr.u32 	%r57, %r56, 31;
	shr.s32 	%r58, %r56, 7;
	add.s32 	%r3, %r58, %r57;
	.loc	1 32 30                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:32:30
	mul.wide.s32 	%rd12, %r19, 8;
	add.s64 	%rd6, %rd10, %rd12;
	.loc	1 32 35                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:32:35
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p3 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:33:30
	mul.wide.s32 	%rd13, %r30, 8;
	add.s64 	%rd8, %rd10, %rd13;
	.loc	1 33 35                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:33:35
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p3 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 34 38                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:34:38
	shl.b32 	%r59, %r44, 2;
	.loc	1 34 36                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:34:36
	mad.lo.s32 	%r60, %r3, 576, %r2;
	.loc	1 34 43                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:34:43
	add.s32 	%r61, %r60, %r59;
	.loc	1 34 51                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:34:51
	mad.lo.s32 	%r62, %r55, 12, %r61;
	.loc	1 34 59                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:34:59
	mad.lo.s32 	%r63, %r35, 36, %r62;
	.loc	1 34 68                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:34:68
	mad.lo.s32 	%r64, %r48, 144, %r63;
	.loc	1 34 31                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:34:31
	mul.wide.s32 	%rd14, %r64, 4;
	add.s64 	%rd9, %rd11, %rd14;
	.loc	1 34 98                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:34:98
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p3 ld.global.b32 { %r6 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 36 18                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:36:18
	add.s64 	%rd15, %rd5, 6;
	.loc	1 37 18                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:37:18
	setp.lt.s64 	%p5, %rd5, 0;
	.loc	1 38 32                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:38:32
	selp.b64 	%rd2, %rd15, %rd5, %p5;
	.loc	1 39 37                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:39:37
	setp.lt.u64 	%p6, %rd2, 6;
	.loc	1 39 60                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:39:60
	or.pred  	%p7, %p4, %p6;
	@%p7 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	bar.sync 	0;
	.loc	1 40 18                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:40:18
	add.s64 	%rd16, %rd7, 6;
	.loc	1 41 18                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:41:18
	setp.lt.s64 	%p9, %rd7, 0;
	.loc	1 42 32                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:42:32
	selp.b64 	%rd3, %rd16, %rd7, %p9;
	.loc	1 43 37                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:43:37
	setp.lt.u64 	%p10, %rd3, 6;
	.loc	1 43 60                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:43:60
	or.pred  	%p11, %p4, %p10;
	@%p11 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:
	.loc	1 0 60                          // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:0:60
	ld.param.u64 	%rd4, [triton_poi_fused_col2im_6_param_2];
	.loc	1 43 60                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:43:60
	bar.sync 	0;
	.loc	1 44 49                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:44:49
	mul.lo.s32 	%r67, %r2, 36;
	.loc	1 44 58                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:44:58
	mul.lo.s32 	%r68, %r3, 144;
	.loc	1 44 30                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:44:30
	shl.b64 	%rd18, %rd3, 2;
	add.s64 	%rd19, %rd4, %rd18;
	mul.lo.s64 	%rd20, %rd2, 24;
	add.s64 	%rd21, %rd19, %rd20;
	mul.wide.s32 	%rd22, %r67, 4;
	add.s64 	%rd23, %rd21, %rd22;
	mul.wide.s32 	%rd24, %r68, 4;
	add.s64 	%rd17, %rd23, %rd24;
	.loc	1 44 70                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:44:70
	// begin inline asm
	mov.u32 %r65, 0x0;
	@%p3 atom.global.gpu.relaxed.add.f32 %r65, [ %rd17 + 0 ], %r6;
	// end inline asm
	.loc	1 44 4                          // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:44:4
	ret;
$L__BB0_1:
	.loc	1 39 60                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:39:60
	mov.u64 	%rd31, assertMessage_0;
	cvta.global.u64 	%rd32, %rd31;
	mov.u64 	%rd33, assertFile_0;
	cvta.global.u64 	%rd34, %rd33;
	mov.u64 	%rd35, assertFunc_0;
	cvta.global.u64 	%rd36, %rd35;
	{ // callseq 3, 0
	.param .b64 param0;
	st.param.b64 	[param0], %rd32;
	.param .b64 param1;
	st.param.b64 	[param1], %rd34;
	.param .b32 param2;
	st.param.b32 	[param2], 39;
	.param .b64 param3;
	st.param.b64 	[param3], %rd36;
	.param .b64 param4;
	st.param.b64 	[param4], 1;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 3
	trap;
$L__BB0_3:
	.loc	1 43 60                         // cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py:43:60
	mov.u64 	%rd25, assertMessage_1;
	cvta.global.u64 	%rd26, %rd25;
	mov.u64 	%rd27, assertFile_1;
	cvta.global.u64 	%rd28, %rd27;
	mov.u64 	%rd29, assertFunc_1;
	cvta.global.u64 	%rd30, %rd29;
	{ // callseq 2, 0
	.param .b64 param0;
	st.param.b64 	[param0], %rd26;
	.param .b64 param1;
	st.param.b64 	[param1], %rd28;
	.param .b32 param2;
	st.param.b32 	[param2], 43;
	.param .b64 param3;
	st.param.b64 	[param3], %rd30;
	.param .b64 param4;
	st.param.b64 	[param4], 1;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 2
	trap;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/qb/cqb5qojiul5so5loidpfalofztnfrpy4n74vsyw7lrsm52iskxlh.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 113
.b8 98
.b8 53
.b8 113
.b8 111
.b8 106
.b8 105
.b8 117
.b8 108
.b8 53
.b8 115
.b8 111
.b8 53
.b8 108
.b8 111
.b8 105
.b8 100
.b8 112
.b8 102
.b8 97
.b8 108
.b8 111
.b8 102
.b8 122
.b8 116
.b8 110
.b8 102
.b8 114
.b8 112
.b8 121
.b8 52
.b8 110
.b8 55
.b8 52
.b8 118
.b8 115
.b8 121
.b8 119
.b8 55
.b8 108
.b8 114
.b8 115
.b8 109
.b8 53
.b8 50
.b8 105
.b8 115
.b8 107
.b8 120
.b8 108
.b8 104
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 113
.b8 98
.b8 0
	}
	.section	.debug_macinfo	{	}
