# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Prac_3.srcs/sources_1/new/sixteen_bit_addr.vhd" \
"../../../../Prac_3.srcs/sim_1/new/test_sixteen_bit_addr.vhd" \

# Do not sort compile order
nosort
