### 5.4.2. 控制电路

Control circuits are used throughout a system. On the processor, they drive the execution of program instructions on program data. They also control loading and storing values to different levels of storage (between registers, cache, and RAM), and control hardware devices in the system. Just like arithmetic and logic circuits, control circuits that implement complicated functionality are built by combining simpler circuits and logic gates.
控制电路用于整个系统。在处理器上，它们驱动程序指令对程序数据的执行。它们还控制将值加载和存储到不同级别的存储（在寄存器、缓存和 RAM 之间），并控制系统中的硬件设备。就像算术和逻辑电路一样，实现复杂功能的控制电路是通过组合更简单的电路和逻辑门来构建的。

A **multiplexer** (MUX) is an example of a control circuit that selects, or chooses, one of several values. The CPU may use a multiplexer circuit to select from which CPU register to read an instruction operand value.
**多路复用器** (MUX) 是选择多个值之一的控制电路的示例。CPU 可以使用多路复用器电路来选择从哪个 CPU 寄存器读取指令操作数值。

An _N_-way multiplexer has a set of _N_ input values and a single output value selected from one of its inputs. An additional input value, **Select** (S), encodes which of its _N_ inputs is chosen for its output.
N 路多路复用器具有一组 N 个输入值和从其中一个输入中选择的单个输出值。附加输入值 **选择** (S) 对其 N 个输入中的哪一个被选为其输出进行编码。

The most basic two-way MUX selects between two 1-bit inputs, A and B. The select input for a two-way multiplexer is a single bit: if the S input is 1, it will select A for output; if it is 0 it will select B for output. The truth table for a two-way 1-bit multiplexer is shown below. The value of the selection bit (S) chooses either the value of A or B as the MUX output value.
最基本的双向 MUX 在两个 1 位输入 A 和 B 之间进行选择。双向多路复用器的选择输入是单个位：如果 S 输入为 1，它将选择 A 作为输出；如果为 0，它将选择 B 作为输出。双向 1 位多路复用器的真值表如下所示。选择位 (S) 的值选择 A 或 B 的值作为 MUX 输出值。

Table 1. Truth table for 1 bit multiplexer
表 1. 1 位多路复用器的真值表

|A|B|S|out|
|---|---|---|---|
|0|0|0|0 (B’s value)|
|0|1|0|1 (B’s value)|
|1|0|0|0 (B’s value)|
|1|1|0|1 (B’s value)|
|0|0|1|0 (A’s value)|
|0|1|1|0 (A’s value)|
|1|0|1|1 (A’s value)|
|1|1|1|1 (A’s value)|

[Figure 1](https://diveintosystems.org/book/C5-Arch/controlcircs.html#Fig2waymux) shows the two-way multiplexer circuit for single-bit input.
[图 1](https://diveintosystems.org/book/C5-Arch/controlcircs.html#Fig2waymux) 显示了单位输入的双向多路复用器电路。

![1 bit mux](https://diveintosystems.org/book/C5-Arch/_images/1bitmux.png)

Figure 1. A two-way 1-bit multiplexer circuit. The value of the signal input (S) is used to pick which of its two inputs (A or B) will be the circuit’s output value: when S is 1, A is chosen; when S is 0, B is chosen.
图 1. 双向 1 位多路复用器电路。信号输入 (S) 的值用于选择其两个输入（A 或 B）中的哪一个作为电路的输出值：当 S 为 1 时，选择 A；当 S 为 0 时，选择 B。

[Figure 2](https://diveintosystems.org/book/C5-Arch/controlcircs.html#FigmuxchooseA) shows how the multiplexer chooses A’s output with an S input value of 1. For example, suppose that the input values are 1 for A, 0 for B, and 1 for S. S is negated before being sent to the top AND gate with B (0 AND B), resulting in a 0 output value from the top AND gate. S feeds into the bottom AND gate with A, resulting in (1 AND A), which evaluates to the value of A being output from the bottom AND gate. The value of A (1 in our example) and 0 from the top AND gate feed as input to the OR gate, resulting in (0 OR A) being output. In other words, when S is 1, the MUX chooses the value of A as its output (A’s value being 1 in our example). The value of B does not affect the final output of the MUX, because 0 will always be the output of the top AND gate when S is 1.

[图 2](https://diveintosystems.org/book/C5-Arch/controlcircs.html#FigmuxchooseA) 显示了多路复用器如何在 S 输入值为 1 的情况下选择 A 的输出。例如，假设输入值为 A 为 1、B 为 0 和 S 为 1。S 在与 B（0 AND B）一起发送到顶部与门之前被取反，导致顶部与门的输出值为 0。S 与 A 一起输入到底部与门，得到 (1 AND A)，其计算结果为底部与门输出的 A 值。A 的值（在我们的例子中为 1）和来自顶部与门的 0 作为输入输入到或门，导致输出 (0 OR A)。换句话说，当 S 为 1 时，MUX 选择 A 的值作为其输出（在我们的例子中 A 的值为 1）。 B 的值不会影响 MUX 的最终输出，因为当 S 为 1 时，顶部 AND 门的输出始终为 0。

![when S is 1, the mux chooses A for its output](https://diveintosystems.org/book/C5-Arch/_images/muxA.png)

Figure 2. A two-way 1-bit multiplexer circuit chooses (outputs) A when S is 1.
图 2. 当 S 为 1 时，双向 1 位多路复用器电路选择（输出）A。

[Figure 3](https://diveintosystems.org/book/C5-Arch/controlcircs.html#FigmuxchooseB) shows the path through the multiplexer when the S input value 0 chooses B’s output. If we consider the same input for A and B as the example above, but change S to 0, then the negation of 0 is input to the top AND gate resulting in (1 AND B), or B’s value, output from the top AND gate. The input to the bottom AND gate is (0 AND A), resulting in 0 from the bottom AND gate. Thus, the input values to the OR gate are (B OR 0), which evaluates to B’s value as the MUX’s output (B’s value being 0 in our example).
[图 3](https://diveintosystems.org/book/C5-Arch/controlcircs.html#FigmuxchooseB) 显示了当 S 输入值 0 选择 B 的输出时，通过多路复用器的路径。如果我们考虑与上述示例相同的 A 和 B 输入，但将 S 更改为 0，则 0 的否定将输入到顶部与门，从而从顶部与门输出 (1 AND B) 或 B 的值。底部与门的输入为 (0 AND A)，从底部与门输出 0。因此，或门的输入值为 (B OR 0)，其计算结果为 B 的值作为 MUX 的输出（在我们的示例中，B 的值为 0）。

![when S is 0, the mux chooses B for its output](https://diveintosystems.org/book/C5-Arch/_images/muxB.png)

Figure 3. A two-way 1-bit multiplexer circuit chooses (outputs) B when S is 0.
图 3. 当 S 为 0 时，双向 1 位多路复用器电路选择（输出）B。

A two-way 1- bit MUX circuit is a building block for constructing two-way _N_-bit MUX circuits. For example, [Figure 4](https://diveintosystems.org/book/C5-Arch/controlcircs.html#Fig4bitmux) shows a two-way 4-bit MUX built from four 1-bit two-way MUX circuits.
双向 1 位 MUX 电路是构建双向 _N_ 位 MUX 电路的基础模块。例如，[图 4](https://diveintosystems.org/book/C5-Arch/controlcircs.html#Fig4bitmux) 显示了由四个 1 位双向 MUX 电路构建的双向 4 位 MUX。

![4 bit 2way-mux](https://diveintosystems.org/book/C5-Arch/_images/4bitmux.png)

Figure 4. A two-way 4-bit multiplexer circuit built from four two-way 1-bit multiplexer circuits. A single signal bit, S, chooses either A or B as output.
图 4. 由四个双向 1 位多路复用器电路构成的双向 4 位多路复用器电路。单个信号位 S 选择 A 或 B 作为输出。

An _N_-way multiplexer chooses one of _N_ inputs as output. It requires a slightly different MUX circuit than a two-way MUX, and needs log2(_N_) bits for its Select input. The additional selection bits are needed because with log2(_N_) bits, _N_ distinct values can be encoded, one for selecting each of the _N_ inputs. Each distinct permutation of the log2(_N_) Select bits is input with one of the _N_ input values to an AND gate, resulting in exactly one MUX input value selected as the MUX output. [Figure 5](https://diveintosystems.org/book/C5-Arch/controlcircs.html#Fig4waymux) shows an example of a 1-bit four-way MUX circuit.

N 路多路复用器选择 N 个输入之一作为输出。它所需的 MUX 电路与双向 MUX 略有不同，并且需要 log2(_N_) 位作为其选择输入。需要额外的选择位是因为使用 log2(_N_) 位可以编码 N 个不同的值，每个值用于选择 N 个输入中的每一个。 log2(_N_) 选择位的每个不同排列都与 N 个输入值之一一起输入到与门，从而选出一个 MUX 输入值作为 MUX 输出。[图 5](https://diveintosystems.org/book/C5-Arch/controlcircs.html#Fig4waymux) 展示了一个 1 位四路 MUX 电路的示例。

![N-way mux](https://diveintosystems.org/book/C5-Arch/_images/nwaymux.png)

Figure 5. A four-way multiplexer circuit has four inputs and two (log(4)) select bits that encode which of the four inputs should be output by the multiplexer.
图 5. 四路多路复用器电路具有四个输入和两个 (log(4)) 选择位，用于编码多路复用器应输出四个输入中的哪一个。

The four-way MUX circuit uses four three-input AND gates and one four-input OR gate. Multi-input versions of gates can be built by chaining together multiple two-input AND (and OR) gates. For example, a three-input AND gate is built from two two-input AND gates, where the first AND gate takes two of the input values and the second AND gate takes the third input value and the output from the first AND gate: (x AND y AND z) is equivalent to ((x AND y) AND z).
四路 MUX 电路使用四个三输入与门和一个四输入或门。通过将多个两输入与（和或）门串联在一起，可以构建多输入版本的门。例如，三输入与门由两个两输入与门构建，其中第一个与门取两个输入值，第二个与门取第三个输入值和第一个与门的输出：(x AND y AND z) 等同于 ((x AND y) AND z)。

To see how the four-way MUX circuit works, consider an S input value of 2 (0b10 in binary), as shown in [Figure 6](https://diveintosystems.org/book/C5-Arch/controlcircs.html#Fig4waychooseC). The top AND gate gets as input (NOT(S0) AND NOT(S1) AND A), or (1 AND 0 AND A), resulting in 0 output from the top AND gate. The second AND gate gets input values (0 AND 0 AND B), resulting in 0 output. The third AND gate gets input values (1 AND 1 AND C), resulting in the value of C output. The last AND gate gets (0 AND 1 AND D), resulting in 0 output. The OR gate has inputs (0 OR 0 OR C OR 0), resulting in the value of C output by the MUX (an S value of 2 chooses C).
要了解四路 MUX 电路的工作原理，请考虑 S 输入值为 2（二进制为 0b10），如 [图 6](https://diveintosystems.org/book/C5-Arch/controlcircs.html#Fig4waychooseC) 所示。顶部与门获取输入（非（S0）与非（S1）与 A）或（1 与 0 与 A），导致顶部与门输出 0。第二个与门获取输入值（0 与 0 与 B），导致输出 0。第三个与门获取输入值（1 与 1 与 C），导致输出 C 的值。最后一个与门获取（0 与 1 与 D），导致输出 0。或门有输入（0 或 0 或 C 或 0），导致 MUX 输出 C 的值（S 值为 2 选择 C）。

![4-way mux circuit selects C as output when S is 2 (0b10)](https://diveintosystems.org/book/C5-Arch/_images/4waychooseC.png)

Figure 6. A four-way multiplexer circuit chooses C as output when the Select input, S, is 2 (0b10).
图 6. 当选择输入 S 为 2 (0b10) 时，四路多路复用器电路选择 C ​​作为输出。

Demultiplexers and decoders are two other examples of control circuits. A **demultiplexer** (DMUX) is the inverse of a multiplexer. Whereas a multiplexer chooses one of _N_ inputs, a demultiplexer chooses one of _N_ outputs. A DMUX takes a single input value and a selection input, and has _N_ outputs. Based on the value of S, it sends the input value to exactly one of its _N_ outputs (the value of the input is routed on to one of _N_ output lines). A DMUX circuit is often used to select one of _N_ circuits to pass a value. A **decoder** circuit takes an encoded input and enables one of several outputs based on the input value. For example, a decoder circuit that has an _N_-bit input value, uses the value to enable (to set to 1) exactly one of its 2N output lines (the one corresponding to the encoding of the _N_-bit value). [Figure 7](https://diveintosystems.org/book/C5-Arch/controlcircs.html#dmux) Shows an example of a two-way 1-bit DMUX circuit, whose selection input value (s) chooses which of its two outputs gets the input value A. It also shows an example of a 2-bit decoder circuit, whose input bits determine which of four outputs get set to 1. The truth tables for both circuits are also shown.

解复用器和解码器是控制电路的另外两个例子。**解复用器** (DMUX) 是多路复用器的反面。多路复用器选择 N 个输入之一，而解复用器选择 N 个输出之一。DMUX 接受单个输入值和一个选择输入，并具有 N 个输出。根据 S 的值，它将输入值发送到其 N 个输出之一（输入的值被路由到 N 个输出线之一）。DMUX 电路通常用于选择 N 个电路之一来传递值。**解码器**电路接受编码输入并根据输入值启用多个输出之一。例如，具有 N_ 位输入值的解码器电路使用该值来启用（设置为 1）其 2N 条输出线中的一条（与 N_ 位值的编码相对应的输出线）。 [图 7](https://diveintosystems.org/book/C5-Arch/controlcircs.html#dmux) 显示了一个双向 1 位 DMUX 电路的示例，其选择输入值选择其两个输出中的哪一个获得输入值 A。它还显示了一个 2 位解码器电路的示例，其输入位决定将四个输出中的哪一个设置为 1。还显示了两个电路的真值表。

![2-way 1-bit dmux and 2-bit Decodercircuit](https://diveintosystems.org/book/C5-Arch/_images/dmuxdecoder.png)

Figure 7. A two-way 1-bit demultiplexer, and a 2-bit decoder, along with their truth tables.
图 7. 双向 1 位解复用器和 2 位解码器及其真值表。