<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_e128d809</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_e128d809')">rsnoc_z_H_R_G_T2_U_U_e128d809</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.60</td>
<td class="s7 cl rt"><a href="mod1744.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1744.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1744.html#Toggle" > 44.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1744.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1744.html#inst_tag_146604"  onclick="showContent('inst_tag_146604')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 59.60</td>
<td class="s7 cl rt"><a href="mod1744.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1744.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1744.html#Toggle" > 44.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1744.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<hr>
<a name="inst_tag_146604"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_146604" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.60</td>
<td class="s7 cl rt"><a href="mod1744.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1744.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1744.html#Toggle" > 44.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1744.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.72</td>
<td class="s8 cl rt"> 81.53</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s4 cl rt"> 49.77</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 73.68</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1623.html#inst_tag_117132" >ddr_axil_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1550.html#inst_tag_107562" id="tag_urg_inst_107562">Ib</a></td>
<td class="s2 cl rt"> 27.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod173.html#inst_tag_12028" id="tag_urg_inst_12028">Ica</a></td>
<td class="s9 cl rt"> 97.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1070.html#inst_tag_73499" id="tag_urg_inst_73499">If</a></td>
<td class="s5 cl rt"> 54.21</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s3 cl rt"> 35.89</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod456.html#inst_tag_30370" id="tag_urg_inst_30370">Ifpa</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1107.html#inst_tag_74382" id="tag_urg_inst_74382">Io</a></td>
<td class="s3 cl rt"> 39.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2046.html#inst_tag_173886" id="tag_urg_inst_173886">Ip</a></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1653_0.html#inst_tag_128171" id="tag_urg_inst_128171">Irspp</a></td>
<td class="s4 cl rt"> 47.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1922.html#inst_tag_170803" id="tag_urg_inst_170803">It</a></td>
<td class="s5 cl rt"> 50.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_146803" id="tag_urg_inst_146803">uci8929b15012</a></td>
<td class="s1 cl rt"> 18.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1004.html#inst_tag_69378" id="tag_urg_inst_69378">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1174.html#inst_tag_76117" id="tag_urg_inst_76117">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1427.html#inst_tag_84988" id="tag_urg_inst_84988">ups</a></td>
<td class="s9 cl rt"> 94.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2684_1.html#inst_tag_233429" id="tag_urg_inst_233429">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2008_0.html#inst_tag_173483" id="tag_urg_inst_173483">ursrsg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1180.html#inst_tag_76141" id="tag_urg_inst_76141">uu922e3a49</a></td>
<td class="s7 cl rt"> 70.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod560.html#inst_tag_31872" id="tag_urg_inst_31872">uua42ce297cd</a></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1744.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>47</td><td>75.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187413</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187418</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>187424</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187432</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187437</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187454</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187460</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>187464</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>187489</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>187656</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>187667</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187856</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187861</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>187969</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
187412                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187413     1/1          		if ( ! Sys_Clk_RstN )
187414     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
187415     1/1          		else if ( u_d27a )
187416     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
187417                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187418     1/1          		if ( ! Sys_Clk_RstN )
187419     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
187420     1/1          		else if ( u_d27a )
187421     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
187422                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
187423                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
187424     1/1          		case ( uu_cc5c_caseSel )
187425     <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
187426     <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
187427     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
187428     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
187429                  		endcase
187430                  	end
187431                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187432     1/1          		if ( ! Sys_Clk_RstN )
187433     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
187434     1/1          		else if ( u_d27a )
187435     1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
187436                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187437     1/1          		if ( ! Sys_Clk_RstN )
187438     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
187439     1/1          		else if ( u_d27a )
187440     1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
187441                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
187442                  		.Clk( Sys_Clk )
187443                  	,	.Clk_ClkS( Sys_Clk_ClkS )
187444                  	,	.Clk_En( Sys_Clk_En )
187445                  	,	.Clk_EnS( Sys_Clk_EnS )
187446                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
187447                  	,	.Clk_RstN( Sys_Clk_RstN )
187448                  	,	.Clk_Tm( Sys_Clk_Tm )
187449                  	,	.O( u_bb4d )
187450                  	,	.Reset( NextRsp1 )
187451                  	,	.Set( CxtEn &amp; CxtId )
187452                  	);
187453                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187454     1/1          		if ( ! Sys_Clk_RstN )
187455     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
187456     1/1          		else if ( u_d27a )
187457     1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
187458                  	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
187459                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187460     1/1          		if ( ! Sys_Clk_RstN )
187461     1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
187462     1/1          		else if ( u_d27a )
187463     1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
187464     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
187465     1/1          			1'b1    : u_1002 = Cxt_0 ;
187466     <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
187467                  		endcase
187468                  	end
187469                  	rsnoc_z_H_R_U_B_B_A274 Ib(
187470                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
187471                  	);
187472                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
187473                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
187474                  	);
187475                  	assign uRsp_Status_caseSel =
187476                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
187477                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
187478                  					&amp;	Rsp2_Status == 2'b01
187479                  				&amp;
187480                  				Rsp_Last
187481                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
187482                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
187483                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
187484                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
187485                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
187486                  		}
187487                  		;
187488                  	always @( uRsp_Status_caseSel ) begin
187489     1/1          		case ( uRsp_Status_caseSel )
187490     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
187491     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
187492     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
187493     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
187494     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
187495     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
187496                  		endcase
187497                  	end
187498                  	rsnoc_z_H_R_G_T2_P_U_157fb7e6 Ip(
187499                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
187500                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
187501                  	,	.Cxt_Echo( CxtPkt_Echo )
187502                  	,	.Cxt_Head( CxtPkt_Head )
187503                  	,	.Cxt_Len1( CxtPkt_Len1 )
187504                  	,	.Cxt_OpcT( CxtPkt_OpcT )
187505                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
187506                  	,	.CxtUsed( CxtUsed )
187507                  	,	.Rx_CxtId( 1'b1 )
187508                  	,	.Rx_Head( RxPkt_Head )
187509                  	,	.Rx_Last( RxPkt_Last )
187510                  	,	.Rx_Opc( RxPkt_Opc )
187511                  	,	.Rx_Pld( RxPkt_Pld )
187512                  	,	.Rx_Rdy( RxPkt_Rdy )
187513                  	,	.Rx_Status( RxPkt_Status )
187514                  	,	.Rx_Vld( RxPkt_Vld )
187515                  	,	.Sys_Clk( Sys_Clk )
187516                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187517                  	,	.Sys_Clk_En( Sys_Clk_En )
187518                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187519                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187520                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187521                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187522                  	,	.Sys_Pwr_Idle( )
187523                  	,	.Sys_Pwr_WakeUp( )
187524                  	,	.Tx_Data( TxPkt_Data )
187525                  	,	.Tx_Head( TxPkt_Head )
187526                  	,	.Tx_Rdy( TxPkt_Rdy )
187527                  	,	.Tx_Tail( TxPkt_Tail )
187528                  	,	.Tx_Vld( TxPkt_Vld )
187529                  	,	.TxCxtId( TxPktCxtId )
187530                  	,	.TxLast( TxPktLast )
187531                  	);
187532                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
187533                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
187534                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
187535                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
187536                  		.CxtUsed( CxtUsed )
187537                  	,	.FreeCxt( CtxFreeId )
187538                  	,	.FreeVld( CxtFreeVld )
187539                  	,	.NewCxt( CxtId )
187540                  	,	.NewRdy( CxtRdy )
187541                  	,	.NewVld( CxtEn )
187542                  	,	.Sys_Clk( Sys_Clk )
187543                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187544                  	,	.Sys_Clk_En( Sys_Clk_En )
187545                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187546                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187547                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187548                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187549                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
187550                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
187551                  	);
187552                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
187553                  	rsnoc_z_H_R_G_T2_O_U_d0402591 Io(
187554                  		.Cxt_0( Cxt_0 )
187555                  	,	.CxtUsed( CxtUsed )
187556                  	,	.Rdy( OrdRdy )
187557                  	,	.Req_AddLd0( Req1_AddLd0 )
187558                  	,	.Req_AddMdL( Req1_AddMdL )
187559                  	,	.Req_Len1( Req1_Len1 )
187560                  	,	.Req_OpcT( Req1_OpcT )
187561                  	,	.Req_RouteId( Req1_RouteId )
187562                  	,	.Req_Strm( 1'b0 )
187563                  	,	.ReqRdy( TrnRdy )
187564                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
187565                  	,	.Sys_Clk( Sys_Clk )
187566                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187567                  	,	.Sys_Clk_En( Sys_Clk_En )
187568                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187569                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187570                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187571                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187572                  	,	.Sys_Pwr_Idle( )
187573                  	,	.Sys_Pwr_WakeUp( )
187574                  	);
187575                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
187576                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
187577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187578     1/1          		if ( ! Sys_Clk_RstN )
187579     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
187580     1/1          		else if ( NextTrn )
187581     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
187582                  	rsnoc_z_H_R_G_T2_T_U_157fb7e6 It(
187583                  		.AddrBase( IdInfo_0_AddrBase )
187584                  	,	.Cmd_Echo( Req1_Echo )
187585                  	,	.Cmd_KeyId( Req1_KeyId )
187586                  	,	.Cmd_Len1( Req1_Len1 )
187587                  	,	.Cmd_Lock( Req1_Lock )
187588                  	,	.Cmd_OpcT( Req1_OpcT )
187589                  	,	.Cmd_RawAddr( Req1_RawAddr )
187590                  	,	.Cmd_RouteId( Req1_RouteId )
187591                  	,	.Cmd_Status( Req1_Status )
187592                  	,	.Cmd_User( Req1_User )
187593                  	,	.HitId( Translation_0_Id )
187594                  	,	.Pld_Data( Pld_Data )
187595                  	,	.Pld_Last( Pld_Last )
187596                  	,	.Rdy( TrnRdy )
187597                  	,	.Rx_Data( RxErr_Data )
187598                  	,	.Rx_Head( RxErr_Head )
187599                  	,	.Rx_Rdy( RxErr_Rdy )
187600                  	,	.Rx_Tail( RxErr_Tail )
187601                  	,	.Rx_Vld( RxErr_Vld )
187602                  	,	.Sys_Clk( Sys_Clk )
187603                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187604                  	,	.Sys_Clk_En( Sys_Clk_En )
187605                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187606                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187607                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187608                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187609                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
187610                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
187611                  	,	.Vld( TrnVld )
187612                  	);
187613                  	assign Req1_Addr = Req1_RawAddr;
187614                  	assign PipeIn_Addr = Req1_Addr;
187615                  	assign u_cb9b_0 = PipeIn_Addr;
187616                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
187617                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
187618                  	assign u_c4ee = Req1_Len1 [6:2];
187619                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
187620                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
187621                  	assign PipeIn_BurstType = Req1_BurstType;
187622                  	assign u_cb9b_1 = PipeIn_BurstType;
187623                  	assign u_cb9b_11 = PipeIn_Opc;
187624                  	assign PipeIn_Urg = Req1_Urg;
187625                  	assign u_cb9b_17 = PipeIn_Urg;
187626                  	assign PipeIn_User = Req1_User;
187627                  	assign u_cb9b_19 = PipeIn_User;
187628                  	assign PipeIn_Data = Pld_Data;
187629                  	assign u_cb9b_2 = PipeIn_Data;
187630                  	assign Req1_Fail = Req1_Status == 2'b11;
187631                  	assign PipeIn_Fail = Req1_Fail;
187632                  	assign u_cb9b_4 = PipeIn_Fail;
187633                  	assign PipeIn_Head = ReqHead;
187634                  	assign u_cb9b_6 = PipeIn_Head;
187635                  	assign PipeIn_Last = Pld_Last;
187636                  	assign u_cb9b_7 = PipeIn_Last;
187637                  	assign PipeIn_Len1 = Req1_Len1;
187638                  	assign u_cb9b_8 = PipeIn_Len1;
187639                  	assign PipeIn_Lock = Req1_Lock;
187640                  	assign u_cb9b_9 = PipeIn_Lock;
187641                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
187642                  	assign PostRdy = GenLcl_Req_Rdy;
187643                  	assign PipeOut_Urg = u_d4d9_17;
187644                  	assign PipeOut_Head = u_d4d9_6;
187645                  	assign PipeOutHead = PipeOut_Head;
187646                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
187647                  	assign uReq1_Opc_caseSel =
187648                  		{		Req1_OpcT == 4'b0110
187649                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
187650                  			,	Req1_OpcT == 4'b0011
187651                  			,	Req1_OpcT == 4'b0010
187652                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
187653                  		}
187654                  		;
187655                  	always @( uReq1_Opc_caseSel ) begin
187656     1/1          		case ( uReq1_Opc_caseSel )
187657     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
187658     <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
187659     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
187660     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
187661     <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
187662     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
187663                  		endcase
187664                  	end
187665                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
187666                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
187667     1/1          		case ( uPipeIn_Opc_caseSel )
187668     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
187669     <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
187670     <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
187671     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
187672     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
187673                  		endcase
187674                  	end
187675                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
187676                  		.Rx_0( u_cb9b_0 )
187677                  	,	.Rx_1( u_cb9b_1 )
187678                  	,	.Rx_11( u_cb9b_11 )
187679                  	,	.Rx_14( 1'b0 )
187680                  	,	.Rx_15( 1'b0 )
187681                  	,	.Rx_17( u_cb9b_17 )
187682                  	,	.Rx_19( u_cb9b_19 )
187683                  	,	.Rx_2( u_cb9b_2 )
187684                  	,	.Rx_4( u_cb9b_4 )
187685                  	,	.Rx_6( u_cb9b_6 )
187686                  	,	.Rx_7( u_cb9b_7 )
187687                  	,	.Rx_8( u_cb9b_8 )
187688                  	,	.Rx_9( u_cb9b_9 )
187689                  	,	.RxRdy( ReqRdy )
187690                  	,	.RxVld( ReqVld )
187691                  	,	.Sys_Clk( Sys_Clk )
187692                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187693                  	,	.Sys_Clk_En( Sys_Clk_En )
187694                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187695                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187696                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187697                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187698                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
187699                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
187700                  	,	.Tx_0( u_d4d9_0 )
187701                  	,	.Tx_1( u_d4d9_1 )
187702                  	,	.Tx_11( u_d4d9_11 )
187703                  	,	.Tx_14( u_d4d9_14 )
187704                  	,	.Tx_15( u_d4d9_15 )
187705                  	,	.Tx_17( u_d4d9_17 )
187706                  	,	.Tx_19( u_d4d9_19 )
187707                  	,	.Tx_2( u_d4d9_2 )
187708                  	,	.Tx_4( u_d4d9_4 )
187709                  	,	.Tx_6( u_d4d9_6 )
187710                  	,	.Tx_7( u_d4d9_7 )
187711                  	,	.Tx_8( u_d4d9_8 )
187712                  	,	.Tx_9( u_d4d9_9 )
187713                  	,	.TxRdy( PipeOutRdy )
187714                  	,	.TxVld( PipeOutVld )
187715                  	);
187716                  	assign PipeOut_Addr = u_d4d9_0;
187717                  	assign GenLcl_Req_Addr = PipeOut_Addr;
187718                  	assign PipeOut_Data = u_d4d9_2;
187719                  	assign MyDatum = PipeOut_Data [35:0];
187720                  	assign MyData = { 2'b0 , MyDatum };
187721                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
187722                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
187723                  	);
187724                  	assign PipeOut_Fail = u_d4d9_4;
187725                  	assign NullBe = PipeOut_Fail;
187726                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
187727                  	assign GenLcl_Req_Vld = PostVld;
187728                  	assign PipeOut_Last = u_d4d9_7;
187729                  	assign GenLcl_Req_Last = PipeOut_Last;
187730                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
187731                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
187732                  	assign PipeOut_BurstType = u_d4d9_1;
187733                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
187734                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
187735                  	assign PipeOut_Len1 = u_d4d9_8;
187736                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
187737                  	assign PipeOut_Lock = u_d4d9_9;
187738                  	assign GenLcl_Req_Lock = PipeOut_Lock;
187739                  	assign PipeOut_Opc = u_d4d9_11;
187740                  	assign GenLcl_Req_Opc = PipeOut_Opc;
187741                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
187742                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
187743                  	assign PipeOut_SeqUnique = u_d4d9_15;
187744                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
187745                  	assign PipeOut_User = u_d4d9_19;
187746                  	assign GenLcl_Req_User = PipeOut_User;
187747                  	assign Rsp0_Rdy = Rsp1_Rdy;
187748                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
187749                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
187750                  		.Clk( Sys_Clk )
187751                  	,	.Clk_ClkS( Sys_Clk_ClkS )
187752                  	,	.Clk_En( Sys_Clk_En )
187753                  	,	.Clk_EnS( Sys_Clk_EnS )
187754                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
187755                  	,	.Clk_RstN( Sys_Clk_RstN )
187756                  	,	.Clk_Tm( Sys_Clk_Tm )
187757                  	,	.En( GenLcl_Req_Vld )
187758                  	,	.O( u_43f9 )
187759                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
187760                  	,	.Set( NullBe &amp; PipeOutHead )
187761                  	);
187762                  	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
187763                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
187764                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
187765                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
187766                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
187767                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
187768                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
187769                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
187770                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
187771                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
187772                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
187773                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
187774                  	,	.GenLcl_Req_User( GenLcl_Req_User )
187775                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
187776                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
187777                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
187778                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
187779                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
187780                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
187781                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
187782                  	,	.GenPrt_Req_Addr( u_Req_Addr )
187783                  	,	.GenPrt_Req_Be( u_Req_Be )
187784                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
187785                  	,	.GenPrt_Req_Data( u_Req_Data )
187786                  	,	.GenPrt_Req_Last( u_Req_Last )
187787                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
187788                  	,	.GenPrt_Req_Lock( u_Req_Lock )
187789                  	,	.GenPrt_Req_Opc( u_Req_Opc )
187790                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
187791                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
187792                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
187793                  	,	.GenPrt_Req_User( u_Req_User )
187794                  	,	.GenPrt_Req_Vld( u_Req_Vld )
187795                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
187796                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
187797                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
187798                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
187799                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
187800                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
187801                  	);
187802                  	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
187803                  		.GenLcl_Req_Addr( u_Req_Addr )
187804                  	,	.GenLcl_Req_Be( u_Req_Be )
187805                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
187806                  	,	.GenLcl_Req_Data( u_Req_Data )
187807                  	,	.GenLcl_Req_Last( u_Req_Last )
187808                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
187809                  	,	.GenLcl_Req_Lock( u_Req_Lock )
187810                  	,	.GenLcl_Req_Opc( u_Req_Opc )
187811                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
187812                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
187813                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
187814                  	,	.GenLcl_Req_User( u_Req_User )
187815                  	,	.GenLcl_Req_Vld( u_Req_Vld )
187816                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
187817                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
187818                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
187819                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
187820                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
187821                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
187822                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
187823                  	,	.GenPrt_Req_Be( Gen_Req_Be )
187824                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
187825                  	,	.GenPrt_Req_Data( Gen_Req_Data )
187826                  	,	.GenPrt_Req_Last( Gen_Req_Last )
187827                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
187828                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
187829                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
187830                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
187831                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
187832                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
187833                  	,	.GenPrt_Req_User( Gen_Req_User )
187834                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
187835                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
187836                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
187837                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
187838                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
187839                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
187840                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
187841                  	,	.Sys_Clk( Sys_Clk )
187842                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
187843                  	,	.Sys_Clk_En( Sys_Clk_En )
187844                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
187845                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
187846                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
187847                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
187848                  	,	.Sys_Pwr_Idle( u_70_Idle )
187849                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
187850                  	);
187851                  	assign IdInfo_0_Id = Translation_0_Id;
187852                  	assign IdInfo_1_Id = Req1_KeyId;
187853                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
187854                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
187855                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187856     1/1          		if ( ! Sys_Clk_RstN )
187857     1/1          			Load &lt;= #1.0 ( 2'b0 );
187858     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
187859                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
187860                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
187861     1/1          		if ( ! Sys_Clk_RstN )
187862     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
187863     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
187864                  	assign RxInt_Rdy = RxIn_Rdy;
187865                  	assign Rx_Rdy = RxInt_Rdy;
187866                  	assign WakeUp_Rx = Rx_Vld;
187867                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
187868                  	assign u_5446 = RxIn_Data [110:94];
187869                  	assign Translation_0_Aperture = u_5446 [16:5];
187870                  	assign TxBypData = TxIn_Data [37:0];
187871                  	assign TxLcl_Data =
187872                  		{			{	TxIn_Data [111]
187873                  			,	TxIn_Data [110:94]
187874                  			,	TxIn_Data [93:90]
187875                  			,	TxIn_Data [89:88]
187876                  			,	TxIn_Data [87:81]
187877                  			,	TxIn_Data [80:49]
187878                  			,	TxIn_Data [48:41]
187879                  			,	TxIn_Data [40:38]
187880                  			}
187881                  		,
187882                  		TxBypData
187883                  		};
187884                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
187885                  	assign TxLcl_Head = TxIn_Head;
187886                  	assign Tx_Head = TxLcl_Head;
187887                  	assign TxLcl_Tail = TxIn_Tail;
187888                  	assign Tx_Tail = TxLcl_Tail;
187889                  	assign TxLcl_Vld = TxIn_Vld;
187890                  	assign Tx_Vld = TxLcl_Vld;
187891                  	assign WakeUp_Other = 1'b0;
187892                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
187893                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
187894                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
187895                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
187896                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
187897                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
187898                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
187899                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
187900                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
187901                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
187902                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
187903                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
187904                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
187905                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
187906                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
187907                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
187908                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
187909                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
187910                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
187911                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
187912                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
187913                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
187914                  	assign u_3ded_Data_Last = RxIn_Data [37];
187915                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
187916                  	assign u_3ded_Data_Err = RxIn_Data [36];
187917                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
187918                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
187919                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
187920                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
187921                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
187922                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
187923                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
187924                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
187925                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
187926                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
187927                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
187928                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
187929                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
187930                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
187931                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
187932                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
187933                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
187934                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
187935                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
187936                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
187937                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
187938                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
187939                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
187940                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
187941                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
187942                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
187943                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
187944                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
187945                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
187946                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
187947                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
187948                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
187949                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
187950                  	assign u_6807_Data_Last = TxIn_Data [37];
187951                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
187952                  	assign u_6807_Data_Err = TxIn_Data [36];
187953                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
187954                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
187955                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
187956                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
187957                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
187958                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
187959                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
187960                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
187961                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
187962                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
187963                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
187964                  	assign u_5ddf = CxtUsed;
187965                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
187966                  	// synopsys translate_off
187967                  	// synthesis translate_off
187968                  	always @( posedge Sys_Clk )
187969     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
187970     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
187971     <font color = "grey">unreachable  </font>				dontStop = 0;
187972     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
187973     <font color = "grey">unreachable  </font>				if (!dontStop) begin
187974     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
187975     <font color = "grey">unreachable  </font>					$stop;
187976                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
187977                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1744.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187416
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187421
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187435
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187440
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187457
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187463
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187620
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187853
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1744.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">26</td>
<td class="rt">48.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">457</td>
<td class="rt">44.28 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">240</td>
<td class="rt">46.51 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">217</td>
<td class="rt">42.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">26</td>
<td class="rt">48.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">457</td>
<td class="rt">44.28 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">240</td>
<td class="rt">46.51 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">217</td>
<td class="rt">42.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:83]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1744.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">36</td>
<td class="rt">62.07 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">187620</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">187853</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187413</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187418</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">187424</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187432</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187437</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187454</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">187460</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">187464</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">187489</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">187656</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">187667</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187856</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187861</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187620     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187853     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187413     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187414     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
187415     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187416     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187418     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187419     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
187420     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187421     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187424     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
187425     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
187426     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
187427     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
187428     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187432     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187433     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
187434     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187435     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187437     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187438     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
187439     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187440     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187454     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187455     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
187456     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187457     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187460     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187461     			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
187462     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
187463     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187464     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
187465     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
187466     			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187489     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
187490     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
187491     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
187492     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
187493     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
187494     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
187495     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187579     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
187580     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
187581     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187656     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
187657     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
187658     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
187659     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
187660     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
187661     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
187662     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187667     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
187668     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
187669     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
187670     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
187671     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
187672     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187856     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187857     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
187858     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187861     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
187862     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
187863     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_146604">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_e128d809">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
