device {
	name = "ATtiny861"
	prog_size = 0x2000
	eeprom_size = 0x0200
	ram_size = 0x0200
	ram_start = 0x0060
}

interrupts {
	RESET = 0x00            ; External Reset, Power-on Reset and Watchdog Reset
	INT0 = 0x01             ; External Interrupt 0
	PCINT = 0x02            ; Pin Change Interrupt
	TIMER1_COMPA = 0x03     ; Timer/Counter1 Compare Match 1A
	TIMER1_COMPB = 0x04     ; Timer/Counter1 Compare Match 1B
	TIMER1_OVF = 0x05       ; Timer/Counter1 Overflow
	TIMER0_OVF = 0x06       ; Timer/Counter0 Overflow
	USI_START = 0x07        ; USI Start
	USI_OVF = 0x08          ; USI Overflow
	EE_RDY = 0x09           ; EEPROM Ready
	ANA_COMP = 0x0a         ; Analog Comparator
	ADC = 0x0b              ; ADC Conversion Complete
	WDT = 0x0c              ; Watchdog Time-Out
	INT1 = 0x0d             ; External Interrupt 1
	TIMER0_COMPA = 0x0e     ; Timer/Counter0 Compare Match A
	TIMER0_COMPB = 0x0f     ; Timer/Counter0 Compare Match B
	TIMER0_CAPT = 0x10      ; ADC Conversion Complete
	TIMER1_COMPD = 0x11     ; Timer/Counter1 Compare Match D
	FAULT_PROTECTION = 0x12 ; Timer/Counter1 Fault Protection
}

registers {
	TCCR1E(0x00) {          ; Timer/Counter1 Control Register E
		OC1OE0 = 0              ; Ouput Compare Override Enable Bits bit 0
		OC1OE1 = 1              ; Ouput Compare Override Enable Bits bit 1
		OC1OE2 = 2              ; Ouput Compare Override Enable Bits bit 2
		OC1OE3 = 3              ; Ouput Compare Override Enable Bits bit 3
		OC1OE4 = 4              ; Ouput Compare Override Enable Bits bit 4
		OC1OE5 = 5              ; Ouput Compare Override Enable Bits bit 5
	}
	DIDR0(0x01) {           ; Digital Input Disable Register 0
		ADC0D = 0               ; ADC0 Digital input Disable
		ADC1D = 1               ; ADC1 Digital input Disable
		ADC2D = 2               ; ADC2 Digital input Disable
		AREFD = 3               ; AREF Digital Input Disable
		ADC3D = 4               ; ADC3 Digital input Disable
		ADC4D = 5               ; ADC4 Digital input Disable
		ADC5D = 6               ; ADC5 Digital input Disable
		ADC6D = 7               ; ADC6 Digital input Disable
	}
	DIDR1(0x02) {           ; Digital Input Disable Register 1
		ADC7D = 4               ; ADC7 Digital input Disable
		ADC8D = 5               ; ADC8 Digital input Disable
		ADC9D = 6               ; ADC9 Digital input Disable
		ADC10D = 7              ; ADC10 Digital input Disable
	}
	ADCSRB(0x03) {          ; ADC Control and Status Register B
		ADTS0 = 0               ; ADC Auto Trigger Sources bit 0
		ADTS1 = 1               ; ADC Auto Trigger Sources bit 1
		ADTS2 = 2               ; ADC Auto Trigger Sources bit 2
		MUX5 = 3                ; Analog Channel and Gain Selection Bit 5
		REFS2 = 4               ; Reference Selection Bit
		IPR = 5                 ; Input Polarity Mode
		GSEL = 6                ; Gain Select
		BIN = 7                 ; Bipolar Input Mode
	}
	ADC(0x04, 0x05)         ; ADC Data Register  Bytes
	ADCSRA(0x06) {          ; The ADC Control and Status register
		ADPS0 = 0               ; ADC Prescaler Select Bits bit 0
		ADPS1 = 1               ; ADC Prescaler Select Bits bit 1
		ADPS2 = 2               ; ADC Prescaler Select Bits bit 2
		ADIE = 3                ; ADC Interrupt Enable
		ADIF = 4                ; ADC Interrupt Flag
		ADATE = 5               ; ADC Auto Trigger Enable
		ADSC = 6                ; ADC Start Conversion
		ADEN = 7                ; ADC Enable
	}
	ADMUX(0x07) {           ; The ADC multiplexer Selection Register
		MUX0 = 0                ; Analog Channel and Gain Selection Bits bit 0
		MUX1 = 1                ; Analog Channel and Gain Selection Bits bit 1
		MUX2 = 2                ; Analog Channel and Gain Selection Bits bit 2
		MUX3 = 3                ; Analog Channel and Gain Selection Bits bit 3
		MUX4 = 4                ; Analog Channel and Gain Selection Bits bit 4
		ADLAR = 5               ; Left Adjust Result
		REFS0 = 6               ; Reference Selection Bits bit 0
		REFS1 = 7               ; Reference Selection Bits bit 1
	}
	ACSRA(0x08) {           ; Analog Comparator Control And Status Register A
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACME = 2                ; Analog Comparator Multiplexer Enable
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACBG = 6                ; Analog Comparator Bandgap Select
		ACD = 7                 ; Analog Comparator Disable
	}
	ACSRB(0x09) {           ; Analog Comparator Control And Status Register B
		ACM0 = 0                ; Analog Comparator Multiplexer bit 0
		ACM1 = 1                ; Analog Comparator Multiplexer bit 1
		ACM2 = 2                ; Analog Comparator Multiplexer bit 2
		HLEV = 6                ; Hysteresis Level
		HSEL = 7                ; Hysteresis Select
	}
	GPIOR0(0x0a)            ; General purpose register 0
	GPIOR1(0x0b)            ; General Purpose register 1
	GPIOR2(0x0c)            ; General Purpose IO register 2
	USICR(0x0d) {           ; USI Control Register
		USITC = 0               ; Toggle Clock Port Pin
		USICLK = 1              ; Clock Strobe
		USICS0 = 2              ; USI Clock Source Select Bits bit 0
		USICS1 = 3              ; USI Clock Source Select Bits bit 1
		USIWM0 = 4              ; USI Wire Mode Bits bit 0
		USIWM1 = 5              ; USI Wire Mode Bits bit 1
		USIOIE = 6              ; Counter Overflow Interrupt Enable
		USISIE = 7              ; Start Condition Interrupt Enable
	}
	USISR(0x0e) {           ; USI Status Register
		USICNT0 = 0             ; USI Counter Value Bits bit 0
		USICNT1 = 1             ; USI Counter Value Bits bit 1
		USICNT2 = 2             ; USI Counter Value Bits bit 2
		USICNT3 = 3             ; USI Counter Value Bits bit 3
		USIDC = 4               ; Data Output Collision
		USIPF = 5               ; Stop Condition Flag
		USIOIF = 6              ; Counter Overflow Interrupt Flag
		USISIF = 7              ; Start Condition Interrupt Flag
	}
	USIDR(0x0f)             ; USI Data Register
	USIBR(0x10)             ; USI Buffer Register
	USIPP(0x11)             ; USI Pin Position
	OCR0B(0x12)             ; Timer/Counter0 Output Compare Register
	OCR0A(0x13)             ; Timer/Counter0 Output Compare Register
	TCNT0H(0x14)            ; Timer/Counter0 High
	TCCR0A(0x15) {          ; Timer/Counter  Control Register A
		WGM00 = 0               ; Waveform Generation Mode
		ACIC0 = 3               ; Analog Comparator Input Capture Enable
		ICES0 = 4               ; Input Capture Edge Select
		ICNC0 = 5               ; Input Capture Noice Canceler
		ICEN0 = 6               ; Input Capture Mode Enable
		TCW0 = 7                ; Timer/Counter 0 Width
	}
	PINB(0x16)              ; Port B Input Pins
	DDRB(0x17)              ; Port B Data Direction Register
	PORTB(0x18)             ; Port B Data Register
	PINA(0x19)              ; Port A Input Pins
	DDRA(0x1a)              ; Port A Data Direction Register
	PORTA(0x1b)             ; Port A Data Register
	EECR(0x1c) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEPE = 1                ; EEPROM Write Enable
		EEMPE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEPROM Ready Interrupt Enable
		EEPM0 = 4               ; EEPROM Programming Mode Bits bit 0
		EEPM1 = 5               ; EEPROM Programming Mode Bits bit 1
	}
	EEDR(0x1d)              ; EEPROM Data Register
	EEAR(0x1e, 0x1f)        ; EEPROM Address Register  Bytes
	DWDR(0x20)              ; debugWire data register
	WDTCR(0x21) {           ; Watchdog Timer Control Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timeout Interrupt Enable
		WDIF = 7                ; Watchdog Timeout Interrupt Flag
	}
	PCMSK1(0x22)            ; Pin Change Enable Mask 1
	PCMSK0(0x23)            ; Pin Change Enable Mask 0
	DT1(0x24) {             ; Timer/Counter 1 Dead Time Value
		DT1L0 = 0               ; 
		DT1L1 = 1               ; 
		DT1L2 = 2               ; 
		DT1L3 = 3               ; 
		DT1H0 = 4               ; 
		DT1H1 = 5               ; 
		DT1H2 = 6               ; 
		DT1H3 = 7               ; 
	}
	TC1H(0x25)              ; Timer/Counter 1 Register High
	TCCR1D(0x26) {          ; Timer/Counter Control Register D
		WGM10 = 0               ; Waveform Generation Mode Bit bit 0
		WGM11 = 1               ; Waveform Generation Mode Bit bit 1
		FPF1 = 2                ; Fault Protection Interrupt Flag
		FPAC1 = 3               ; Fault Protection Analog Comparator Enable
		FPES1 = 4               ; Fault Protection Edge Select
		FPNC1 = 5               ; Fault Protection Noise Canceler
		FPEN1 = 6               ; Fault Protection Mode Enable
		FPIE1 = 7               ; Fault Protection Interrupt Enable
	}
	TCCR1C(0x27) {          ; Timer/Counter Control Register C
		PWM1D = 0               ; Pulse Width Modulator D Enable
		FOC1D = 1               ; Force Output Compare Match 1D
		COM1D0 = 2              ; Comparator D output mode bit 0
		COM1D1 = 3              ; Comparator D output mode bit 1
		COM1B0S = 4             ; COM1B0 Shadow Bit
		COM1B1S = 5             ; COM1B1 Shadow Bit
		COM1A0S = 6             ; COM1A0 Shadow Bit
		COM1A1S = 7             ; COM1A1 Shadow Bit
	}
	CLKPR(0x28) {           ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPS2 = 2              ; Clock Prescaler Select Bits bit 2
		CLKPS3 = 3              ; Clock Prescaler Select Bits bit 3
		CLKPCE = 7              ; Clock Prescaler Change Enable
	}
	PLLCSR(0x29) {          ; PLL Control and status register
		PLOCK = 0               ; PLL Lock detector
		PLLE = 1                ; PLL Enable
		PCKE = 2                ; PCK Enable
		LSM = 7                 ; Low speed mode
	}
	OCR1D(0x2a)             ; Output compare register
	OCR1C(0x2b)             ; Output compare register
	OCR1B(0x2c)             ; Output Compare Register
	OCR1A(0x2d)             ; Output Compare Register
	TCNT1(0x2e)             ; Timer/Counter Register
	TCCR1B(0x2f) {          ; Timer/Counter Control Register B
		CS10 = 0                ; Clock Select Bits bit 0
		CS11 = 1                ; Clock Select Bits bit 1
		CS12 = 2                ; Clock Select Bits bit 2
		CS13 = 3                ; Clock Select Bits bit 3
		DTPS10 = 4              ; Dead Time Prescaler bit 0
		DTPS11 = 5              ; Dead Time Prescaler bit 1
		PSR1 = 6                ; Timer/Counter 1 Prescaler reset
	}
	TCCR1A(0x30) {          ; Timer/Counter Control Register A
		PWM1B = 0               ; Pulse Width Modulator Enable
		PWM1A = 1               ; Pulse Width Modulator Enable
		FOC1B = 2               ; Force Output Compare Match 1B
		FOC1A = 3               ; Force Output Compare Match 1A
		COM1B0 = 4              ; Compare Output Mode, Bits bit 0
		COM1B1 = 5              ; Compare Output Mode, Bits bit 1
		COM1A0 = 6              ; Compare Output Mode, Bits bit 0
		COM1A1 = 7              ; Compare Output Mode, Bits bit 1
	}
	OSCCAL(0x31) {          ; Oscillator Calibration Register
		OSCCAL0 = 0             ; Oscillator Calibration  bit 0
		OSCCAL1 = 1             ; Oscillator Calibration  bit 1
		OSCCAL2 = 2             ; Oscillator Calibration  bit 2
		OSCCAL3 = 3             ; Oscillator Calibration  bit 3
		OSCCAL4 = 4             ; Oscillator Calibration  bit 4
		OSCCAL5 = 5             ; Oscillator Calibration  bit 5
		OSCCAL6 = 6             ; Oscillator Calibration  bit 6
		OSCCAL7 = 7             ; Oscillator Calibration  bit 7
	}
	TCNT0L(0x32)            ; Timer/Counter0 Low
	TCCR0B(0x33) {          ; Timer/Counter Control Register B
		CS00 = 0                ; Clock Select bit 0
		CS01 = 1                ; Clock Select bit 1
		CS02 = 2                ; Clock Select bit 2
		PSR0 = 3                ; Timer/Counter 0 Prescaler Reset
		TSM = 4                 ; Timer/Counter Synchronization Mode
	}
	MCUSR(0x34) {           ; MCU Status register
		PORF = 0                ; Power-On Reset Flag
		EXTRF = 1               ; External Reset Flag
		BORF = 2                ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		ISC00 = 0               ; Interrupt Sense Control 0 Bit 0
		ISC00 = 0               ; Interrupt Sense Control 0 bits bit 0
		ISC01 = 1               ; Interrupt Sense Control 0 Bit 1
		ISC01 = 1               ; Interrupt Sense Control 0 bits bit 1
		SM0 = 3                 ; Sleep Mode Select Bits bit 0
		SM1 = 4                 ; Sleep Mode Select Bits bit 1
		SE = 5                  ; Sleep Enable
		PUD = 6                 ; Pull-up Disable
	}
	PRR(0x36) {             ; Power Reduction Register
		PRADC = 0               ; Power Reduction ADC
		PRUSI = 1               ; Power Reduction USI
		PRTIM0 = 2              ; Power Reduction Timer/Counter0
		PRTIM1 = 3              ; Power Reduction Timer/Counter1
	}
	SPMCSR(0x37) {          ; Store Program Memory Control Register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		RFLB = 3                ; Read fuse and lock bits
		CTPB = 4                ; Clear temporary page buffer
	}
	TIFR(0x38) {            ; Timer/Counter0 Interrupt Flag register
		ICF0 = 0                ; Timer/Counter0 Input Capture Flag
		TOV0 = 1                ; Timer/Counter0 Overflow Flag
		TOV1 = 2                ; Timer/Counter1 Overflow Flag
		OCF0B = 3               ; Timer/Counter0 Output Compare Flag 0B
		OCF0A = 4               ; Timer/Counter0 Output Compare Flag 0A
		OCF1B = 5               ; Timer/Counter1 Output Compare Flag 1B
		OCF1A = 6               ; Timer/Counter1 Output Compare Flag 1A
		OCF1D = 7               ; Timer/Counter1 Output Compare Flag 1D
	}
	TIMSK(0x39) {           ; Timer/Counter Interrupt Mask Register
		TICIE0 = 0              ; Timer/Counter0 Input Capture Interrupt Enable
		TOIE0 = 1               ; Timer/Counter0 Overflow Interrupt Enable
		TOIE1 = 2               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE0B = 3              ; Timer/Counter0 Output Compare Match B Interrupt Enable
		OCIE0A = 4              ; Timer/Counter0 Output Compare Match A Interrupt Enable
		OCIE1B = 5              ; OCIE1A: Timer/Counter1 Output Compare B Interrupt Enable
		OCIE1A = 6              ; OCIE1A: Timer/Counter1 Output Compare Interrupt Enable
		OCIE1D = 7              ; OCIE1D: Timer/Counter1 Output Compare Interrupt Enable
	}
	GIFR(0x3a) {            ; General Interrupt Flag register
		PCIF = 5                ; Pin Change Interrupt Flag
		INTF0 = 6               ; External Interrupt Flags bit 0
		INTF1 = 7               ; External Interrupt Flags bit 1
	}
	GIMSK(0x3b) {           ; General Interrupt Mask Register
		PCIE0 = 4               ; Pin Change Interrupt Enables bit 0
		PCIE1 = 5               ; Pin Change Interrupt Enables bit 1
		INT0 = 6                ; External Interrupt Request 1 Enable bit 0
		INT1 = 7                ; External Interrupt Request 1 Enable bit 1
	}
	SP(0x3d, 0x3e)          ; Stack Pointer  Bytes
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
}

