<def f='dpdk_1805/drivers/net/ena/base/ena_com.h' l='312' ll='338'/>
<size>66048</size>
<doc f='dpdk_1805/drivers/net/ena/base/ena_com.h' l='311'>/* Each ena_dev is a PCI function. */</doc>
<mbr r='ena_com_dev::admin_queue' o='0' t='struct ena_com_admin_queue'/>
<mbr r='ena_com_dev::aenq' o='1152' t='struct ena_com_aenq'/>
<mbr r='ena_com_dev::io_cq_queues' o='1536' t='struct ena_com_io_cq [256]'/>
<mbr r='ena_com_dev::io_sq_queues' o='263680' t='struct ena_com_io_sq [256]'/>
<mbr r='ena_com_dev::reg_bar' o='525824' t='u8 *'/>
<mbr r='ena_com_dev::mem_bar' o='525888' t='void *'/>
<mbr r='ena_com_dev::dmadev' o='525952' t='void *'/>
<mbr r='ena_com_dev::bus' o='526016' t='void *'/>
<mbr r='ena_com_dev::tx_mem_queue_type' o='526080' t='enum ena_admin_placement_policy_type'/>
<mbr r='ena_com_dev::tx_max_header_size' o='526112' t='u32'/>
<mbr r='ena_com_dev::stats_func' o='526144' t='u16'/>
<mbr r='ena_com_dev::stats_queue' o='526160' t='u16'/>
<mbr r='ena_com_dev::mmio_read' o='526208' t='struct ena_com_mmio_read'/>
<mbr r='ena_com_dev::rss' o='526528' t='struct ena_rss'/>
<mbr r='ena_com_dev::supported_features' o='527296' t='u32'/>
<mbr r='ena_com_dev::dma_addr_bits' o='527328' t='u32'/>
<mbr r='ena_com_dev::host_attr' o='527360' t='struct ena_host_attribute'/>
<mbr r='ena_com_dev::adaptive_coalescing' o='527808' t='_Bool'/>
<mbr r='ena_com_dev::intr_delay_resolution' o='527824' t='u16'/>
<mbr r='ena_com_dev::intr_moder_tx_interval' o='527840' t='u32'/>
<mbr r='ena_com_dev::intr_moder_tbl' o='527872' t='struct ena_intr_moder_entry *'/>
