;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 10/2/2018 4:01:02 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xBFFC2000  	536920060
0x0004	0x13510000  	4945
0x0008	0x08890000  	2185
0x000C	0x08890000  	2185
0x0010	0x08890000  	2185
0x0014	0x08890000  	2185
0x0018	0x08890000  	2185
0x001C	0x08890000  	2185
0x0020	0x08890000  	2185
0x0024	0x08890000  	2185
0x0028	0x08890000  	2185
0x002C	0x08890000  	2185
0x0030	0x08890000  	2185
0x0034	0x08890000  	2185
0x0038	0x08890000  	2185
0x003C	0x08890000  	2185
0x0040	0x08890000  	2185
0x0044	0x08890000  	2185
0x0048	0x08890000  	2185
0x004C	0x08890000  	2185
0x0050	0x08890000  	2185
0x0054	0x08890000  	2185
0x0058	0x08890000  	2185
0x005C	0x08890000  	2185
0x0060	0x08890000  	2185
0x0064	0x08890000  	2185
0x0068	0x08890000  	2185
0x006C	0x08890000  	2185
0x0070	0x08890000  	2185
0x0074	0x08890000  	2185
0x0078	0x08890000  	2185
0x007C	0x08890000  	2185
0x0080	0x08890000  	2185
0x0084	0x08890000  	2185
0x0088	0x08890000  	2185
0x008C	0x08890000  	2185
0x0090	0x08890000  	2185
0x0094	0x08890000  	2185
0x0098	0x08890000  	2185
0x009C	0x08890000  	2185
0x00A0	0x08890000  	2185
0x00A4	0x090D0000  	2317
0x00A8	0x08890000  	2185
0x00AC	0x08890000  	2185
0x00B0	0x08890000  	2185
0x00B4	0x08890000  	2185
0x00B8	0x08890000  	2185
0x00BC	0x08890000  	2185
0x00C0	0x08890000  	2185
0x00C4	0x08890000  	2185
0x00C8	0x08890000  	2185
0x00CC	0x08890000  	2185
0x00D0	0x08890000  	2185
0x00D4	0x08890000  	2185
0x00D8	0x08890000  	2185
0x00DC	0x08890000  	2185
0x00E0	0x08890000  	2185
0x00E4	0x08890000  	2185
0x00E8	0x08890000  	2185
0x00EC	0x08890000  	2185
0x00F0	0x08890000  	2185
0x00F4	0x08890000  	2185
0x00F8	0x08890000  	2185
0x00FC	0x08890000  	2185
0x0100	0x08890000  	2185
0x0104	0x08890000  	2185
0x0108	0x08890000  	2185
0x010C	0x08890000  	2185
0x0110	0x08910000  	2193
0x0114	0x08890000  	2185
0x0118	0x08890000  	2185
0x011C	0x08890000  	2185
0x0120	0x08890000  	2185
0x0124	0x08890000  	2185
0x0128	0x08890000  	2185
0x012C	0x08890000  	2185
; end of ____SysVT
_main:
;botrungtam.c, 615 :: 		void main() {
0x1350	0xF7FFFF84  BL	4700
0x1354	0xF000FC20  BL	7064
0x1358	0xF000FB6A  BL	6704
0x135C	0xF000FBDC  BL	6936
;botrungtam.c, 616 :: 		gpio_init();
0x1360	0xF7FFF8F0  BL	_gpio_init+0
;botrungtam.c, 617 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_14);   // KICK MOSFET IRF9530 FOR RELAY 12V
0x1364	0xF2440100  MOVW	R1, #16384
0x1368	0x488A    LDR	R0, [PC, #552]
0x136A	0xF7FFF8DD  BL	_GPIO_Digital_Output+0
;botrungtam.c, 618 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_15);
0x136E	0xF2480100  MOVW	R1, #32768
0x1372	0x4888    LDR	R0, [PC, #544]
0x1374	0xF7FFF8D8  BL	_GPIO_Digital_Output+0
;botrungtam.c, 619 :: 		duphong8_C14=0;      // KICK MOSFET IRF9530 FOR RELAY 12V
0x1378	0x2100    MOVS	R1, #0
0x137A	0xB249    SXTB	R1, R1
0x137C	0x4886    LDR	R0, [PC, #536]
0x137E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 620 :: 		duphong9_C15=0;
0x1380	0x4886    LDR	R0, [PC, #536]
0x1382	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 621 :: 		out_relay=0;
0x1384	0x2100    MOVS	R1, #0
0x1386	0x4886    LDR	R0, [PC, #536]
0x1388	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 622 :: 		xuat_32bit(out_relay);
0x138A	0xF04F0000  MOV	R0, #0
0x138E	0xF7FFF9CB  BL	_xuat_32bit+0
;botrungtam.c, 623 :: 		delay_ms(1500);
0x1392	0xF64A077F  MOVW	R7, #43135
0x1396	0xF2C01712  MOVT	R7, #274
L_main166:
0x139A	0x1E7F    SUBS	R7, R7, #1
0x139C	0xD1FD    BNE	L_main166
0x139E	0xBF00    NOP
0x13A0	0xBF00    NOP
0x13A2	0xBF00    NOP
0x13A4	0xBF00    NOP
0x13A6	0xBF00    NOP
;botrungtam.c, 625 :: 		buf_rc_u4[0]=0;
0x13A8	0x2100    MOVS	R1, #0
0x13AA	0x487E    LDR	R0, [PC, #504]
0x13AC	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 626 :: 		buf_rc_u4[1]=0;
0x13AE	0x2100    MOVS	R1, #0
0x13B0	0x487D    LDR	R0, [PC, #500]
0x13B2	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 627 :: 		buf_rc_u4[2]=0;
0x13B4	0x2100    MOVS	R1, #0
0x13B6	0x487D    LDR	R0, [PC, #500]
0x13B8	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 628 :: 		buf_rc_u4[3]=0;
0x13BA	0x2100    MOVS	R1, #0
0x13BC	0x487C    LDR	R0, [PC, #496]
0x13BE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 629 :: 		buf_rc_u4[4]=0;
0x13C0	0x2100    MOVS	R1, #0
0x13C2	0x487C    LDR	R0, [PC, #496]
0x13C4	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 630 :: 		buf_rc_u4[5]=0;
0x13C6	0x2100    MOVS	R1, #0
0x13C8	0x487B    LDR	R0, [PC, #492]
0x13CA	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 631 :: 		buf_rc_u4[6]=0;
0x13CC	0x2100    MOVS	R1, #0
0x13CE	0x487B    LDR	R0, [PC, #492]
0x13D0	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 632 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_12);   // den bao mau xanh da troi Port A12
0x13D2	0xF2410100  MOVW	R1, #4096
0x13D6	0x487A    LDR	R0, [PC, #488]
0x13D8	0xF7FFF8A6  BL	_GPIO_Digital_Output+0
;botrungtam.c, 633 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_8);   //
0x13DC	0xF2401100  MOVW	R1, #256
0x13E0	0x4877    LDR	R0, [PC, #476]
0x13E2	0xF7FFF8A1  BL	_GPIO_Digital_Output+0
;botrungtam.c, 634 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_9);   // KICK MOSFET IRF9530 FOR RELAY 12V
0x13E6	0xF2402100  MOVW	R1, #512
0x13EA	0x486A    LDR	R0, [PC, #424]
0x13EC	0xF7FFF89C  BL	_GPIO_Digital_Output+0
;botrungtam.c, 637 :: 		GPIO_Digital_Input (&GPIOD_BASE, _GPIO_PINMASK_6 );  // button ACinput here!
0x13F0	0xF2400140  MOVW	R1, #64
0x13F4	0x4873    LDR	R0, [PC, #460]
0x13F6	0xF7FEFFDB  BL	_GPIO_Digital_Input+0
;botrungtam.c, 639 :: 		GPIO_Config(&GPIOD_BASE,_GPIO_PINMASK_6,_GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_UP);
0x13FA	0x2282    MOVS	R2, #130
0x13FC	0xF2400140  MOVW	R1, #64
0x1400	0x4870    LDR	R0, [PC, #448]
0x1402	0xF7FEFEDB  BL	_GPIO_Config+0
;botrungtam.c, 642 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_7);   //
0x1406	0xF2400180  MOVW	R1, #128
0x140A	0x486E    LDR	R0, [PC, #440]
0x140C	0xF7FFF88C  BL	_GPIO_Digital_Output+0
;botrungtam.c, 643 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_3);   //
0x1410	0xF2400108  MOVW	R1, #8
0x1414	0x486C    LDR	R0, [PC, #432]
0x1416	0xF7FFF887  BL	_GPIO_Digital_Output+0
;botrungtam.c, 644 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_4);   //
0x141A	0xF2400110  MOVW	R1, #16
0x141E	0x486A    LDR	R0, [PC, #424]
0x1420	0xF7FFF882  BL	_GPIO_Digital_Output+0
;botrungtam.c, 645 :: 		STAT=0;
0x1424	0x2100    MOVS	R1, #0
0x1426	0xB249    SXTB	R1, R1
0x1428	0x4868    LDR	R0, [PC, #416]
0x142A	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 646 :: 		duphong66_C9=1;
0x142C	0x2101    MOVS	R1, #1
0x142E	0xB249    SXTB	R1, R1
0x1430	0x4867    LDR	R0, [PC, #412]
0x1432	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 647 :: 		duphong67_A8=1;
0x1434	0x4867    LDR	R0, [PC, #412]
0x1436	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 648 :: 		duphong88_D7=1;
0x1438	0x4867    LDR	R0, [PC, #412]
0x143A	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 649 :: 		duphong89_B3=1;
0x143C	0x4867    LDR	R0, [PC, #412]
0x143E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 650 :: 		duphong90_B4=1;
0x1440	0x4867    LDR	R0, [PC, #412]
0x1442	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 652 :: 		usart2_init();
0x1444	0xF7FFF9F2  BL	_usart2_init+0
;botrungtam.c, 653 :: 		uart4__init();   //bauld=9600 rs485 uart 4
0x1448	0xF7FFF9B4  BL	_uart4__init+0
;botrungtam.c, 664 :: 		timer1_init();
0x144C	0xF7FEFFDC  BL	_timer1_init+0
;botrungtam.c, 665 :: 		memset(but_state,0,24);
0x1450	0x2218    MOVS	R2, #24
0x1452	0xB212    SXTH	R2, R2
0x1454	0x2100    MOVS	R1, #0
0x1456	0x4863    LDR	R0, [PC, #396]
0x1458	0xF7FEFFC6  BL	_memset+0
;botrungtam.c, 666 :: 		delay_ms(1000);
0x145C	0xF64127FF  MOVW	R7, #6911
0x1460	0xF2C007B7  MOVT	R7, #183
0x1464	0xBF00    NOP
0x1466	0xBF00    NOP
L_main168:
0x1468	0x1E7F    SUBS	R7, R7, #1
0x146A	0xD1FD    BNE	L_main168
0x146C	0xBF00    NOP
0x146E	0xBF00    NOP
0x1470	0xBF00    NOP
;botrungtam.c, 668 :: 		RCC_APB1ENR.B11 = 1;            // Enable clock gating for Watchdog Timer 0 module
0x1472	0x2101    MOVS	R1, #1
0x1474	0xB249    SXTB	R1, R1
0x1476	0x485C    LDR	R0, [PC, #368]
0x1478	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 669 :: 		WWDG_CFR = 1;                   // Write window value to be compared to the downcounter
0x147A	0x2101    MOVS	R1, #1
0x147C	0x485B    LDR	R0, [PC, #364]
0x147E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 670 :: 		while(1){
L_main170:
;botrungtam.c, 675 :: 		if(KEYCARD_INSERT){KEYCARD_COUNTER_CLOSE=0;}
0x1480	0x485B    LDR	R0, [PC, #364]
0x1482	0x7800    LDRB	R0, [R0, #0]
0x1484	0xB110    CBZ	R0, L_main172
0x1486	0x2100    MOVS	R1, #0
0x1488	0x485A    LDR	R0, [PC, #360]
0x148A	0x6001    STR	R1, [R0, #0]
L_main172:
;botrungtam.c, 677 :: 		if(!KEYCARD_INSERT){
0x148C	0x4858    LDR	R0, [PC, #352]
0x148E	0x7800    LDRB	R0, [R0, #0]
0x1490	0x2800    CMP	R0, #0
0x1492	0xF040805C  BNE	L_main173
;botrungtam.c, 678 :: 		KEYCARD_COUNTER_CLOSE++;
0x1496	0x4A57    LDR	R2, [PC, #348]
0x1498	0x6810    LDR	R0, [R2, #0]
0x149A	0x1C41    ADDS	R1, R0, #1
0x149C	0x6011    STR	R1, [R2, #0]
;botrungtam.c, 679 :: 		if(KEYCARD_COUNTER_CLOSE>=0x001fffff) {
0x149E	0x4856    LDR	R0, [PC, #344]
0x14A0	0x4281    CMP	R1, R0
0x14A2	0xF0C08054  BCC	L_main174
;botrungtam.c, 680 :: 		KEYCARD_COUNTER_CLOSE=0;
0x14A6	0x2100    MOVS	R1, #0
0x14A8	0x4852    LDR	R0, [PC, #328]
0x14AA	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 681 :: 		KEYCARD_ENABLE=0;
0x14AC	0x2100    MOVS	R1, #0
0x14AE	0x4853    LDR	R0, [PC, #332]
0x14B0	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 683 :: 		out_relay=0;
0x14B2	0x2100    MOVS	R1, #0
0x14B4	0x483A    LDR	R0, [PC, #232]
0x14B6	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 685 :: 		STAT=0;
0x14B8	0x2200    MOVS	R2, #0
0x14BA	0xB252    SXTB	R2, R2
0x14BC	0x4843    LDR	R0, [PC, #268]
0x14BE	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 686 :: 		MASTER_BEDROOM_STATUS=0;
0x14C0	0x2100    MOVS	R1, #0
0x14C2	0x484F    LDR	R0, [PC, #316]
0x14C4	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 687 :: 		AMBIENT_STATUS=0;
0x14C6	0x2100    MOVS	R1, #0
0x14C8	0x484E    LDR	R0, [PC, #312]
0x14CA	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 688 :: 		ACCENT_STATUS=0;
0x14CC	0x2100    MOVS	R1, #0
0x14CE	0x484E    LDR	R0, [PC, #312]
0x14D0	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 689 :: 		RS485_CONTROL_S9=0;
0x14D2	0x2100    MOVS	R1, #0
0x14D4	0x484D    LDR	R0, [PC, #308]
0x14D6	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 690 :: 		RS485_CONTROL_S10=0;
0x14D8	0x2100    MOVS	R1, #0
0x14DA	0x484D    LDR	R0, [PC, #308]
0x14DC	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 691 :: 		RS485_CONTROL_S9_S11=0;
0x14DE	0x2100    MOVS	R1, #0
0x14E0	0x484C    LDR	R0, [PC, #304]
0x14E2	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 692 :: 		RS485_STATUS_S9=0;
0x14E4	0x2100    MOVS	R1, #0
0x14E6	0x484C    LDR	R0, [PC, #304]
0x14E8	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 693 :: 		RS485_STATUS_S10=0;
0x14EA	0x2100    MOVS	R1, #0
0x14EC	0x484B    LDR	R0, [PC, #300]
0x14EE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 694 :: 		RS485_STATUS_S9_S11=0;
0x14F0	0x2100    MOVS	R1, #0
0x14F2	0x484B    LDR	R0, [PC, #300]
0x14F4	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 697 :: 		LED_11_0=0;
0x14F6	0x484B    LDR	R0, [PC, #300]
0x14F8	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 698 :: 		LED_11_1=0;
0x14FA	0x484B    LDR	R0, [PC, #300]
0x14FC	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 699 :: 		LED_9_0=0;
0x14FE	0x484B    LDR	R0, [PC, #300]
0x1500	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 700 :: 		LED_9_1=0;
0x1502	0x484B    LDR	R0, [PC, #300]
0x1504	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 701 :: 		LED_7_0=0;
0x1506	0x484B    LDR	R0, [PC, #300]
0x1508	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 703 :: 		LED_10_0=0;
0x150A	0x484B    LDR	R0, [PC, #300]
0x150C	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 704 :: 		LED_10_1=0;
0x150E	0x484B    LDR	R0, [PC, #300]
0x1510	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 706 :: 		LED_8_0=0;
0x1512	0x484B    LDR	R0, [PC, #300]
0x1514	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 707 :: 		LED_8_1=0;
0x1516	0x484B    LDR	R0, [PC, #300]
0x1518	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 709 :: 		LED_6_0=0;
0x151A	0x484B    LDR	R0, [PC, #300]
0x151C	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 711 :: 		LED_5_0=0;
0x151E	0x484B    LDR	R0, [PC, #300]
0x1520	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 712 :: 		LED_5_1=0;
0x1522	0x484B    LDR	R0, [PC, #300]
0x1524	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 714 :: 		LED_4_0=0;
0x1526	0x484B    LDR	R0, [PC, #300]
0x1528	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 715 :: 		LED_4_1=0;
0x152A	0x484B    LDR	R0, [PC, #300]
0x152C	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 717 :: 		LED_3_0=0;
0x152E	0x484B    LDR	R0, [PC, #300]
0x1530	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 719 :: 		LED_3_2=0;
0x1532	0x484B    LDR	R0, [PC, #300]
0x1534	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 721 :: 		LED_2_0=0;
0x1536	0x484B    LDR	R0, [PC, #300]
0x1538	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 722 :: 		LED_2_1=0;
0x153A	0x484B    LDR	R0, [PC, #300]
0x153C	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 723 :: 		LED_2_2=0;
0x153E	0x484B    LDR	R0, [PC, #300]
0x1540	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 725 :: 		LED_1_0=0;
0x1542	0x484B    LDR	R0, [PC, #300]
0x1544	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 726 :: 		LED_1_1=0;
0x1546	0x484B    LDR	R0, [PC, #300]
0x1548	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 727 :: 		LED_1_2=0;
0x154A	0x484B    LDR	R0, [PC, #300]
0x154C	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 728 :: 		}
L_main174:
;botrungtam.c, 729 :: 		}
L_main173:
;botrungtam.c, 731 :: 		if(PROCESSING_RS485){
0x154E	0x484B    LDR	R0, [PC, #300]
0x1550	0x7800    LDRB	R0, [R0, #0]
0x1552	0x2800    CMP	R0, #0
0x1554	0xF00080E2  BEQ	L_main175
;botrungtam.c, 740 :: 		PROCESSING_RS485=0;
0x1558	0x2100    MOVS	R1, #0
0x155A	0x4848    LDR	R0, [PC, #288]
0x155C	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 741 :: 		if(buf_rc_u4[4]==0x45){ // 0x4D= "E"
0x155E	0x4815    LDR	R0, [PC, #84]
0x1560	0x7800    LDRB	R0, [R0, #0]
0x1562	0x2845    CMP	R0, #69
0x1564	0xD10A    BNE	L_main176
;botrungtam.c, 742 :: 		KEYCARD_INSERT=1;
0x1566	0x2101    MOVS	R1, #1
0x1568	0x4821    LDR	R0, [PC, #132]
0x156A	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 743 :: 		buf_rc_u4[5]=0; // CLEAR DATA
0x156C	0x2100    MOVS	R1, #0
0x156E	0x4812    LDR	R0, [PC, #72]
0x1570	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 744 :: 		STAT = ~STAT;
0x1572	0x4916    LDR	R1, [PC, #88]
0x1574	0x6808    LDR	R0, [R1, #0]
0x1576	0xF0800001  EOR	R0, R0, #1
0x157A	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 745 :: 		}
L_main176:
;botrungtam.c, 747 :: 		if(buf_rc_u4[4]==0x48){ // 0x4D= "H"
0x157C	0x480D    LDR	R0, [PC, #52]
0x157E	0x7800    LDRB	R0, [R0, #0]
0x1580	0x2848    CMP	R0, #72
0x1582	0xF04080CB  BNE	L_main177
;botrungtam.c, 748 :: 		KEYCARD_INSERT=0;
0x1586	0x2100    MOVS	R1, #0
0x1588	0x4819    LDR	R0, [PC, #100]
0x158A	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 749 :: 		KEYCARD_ENABLE=0;
0x158C	0x2100    MOVS	R1, #0
0x158E	0x481B    LDR	R0, [PC, #108]
0x1590	0x7001    STRB	R1, [R0, #0]
0x1592	0xE075    B	#234
0x1594	0x10004001  	GPIOC_BASE+0
0x1598	0x01B84222  	GPIOC_ODR+0
0x159C	0x01BC4222  	GPIOC_ODR+0
0x15A0	0x00002000  	_out_relay+0
0x15A4	0x00172000  	_buf_rc_u4+0
0x15A8	0x00182000  	_buf_rc_u4+1
0x15AC	0x00192000  	_buf_rc_u4+2
0x15B0	0x001A2000  	_buf_rc_u4+3
0x15B4	0x001B2000  	_buf_rc_u4+4
0x15B8	0x001C2000  	_buf_rc_u4+5
0x15BC	0x001D2000  	_buf_rc_u4+6
0x15C0	0x08004001  	GPIOA_BASE+0
0x15C4	0x14004001  	GPIOD_BASE+0
0x15C8	0x0C004001  	GPIOB_BASE+0
0x15CC	0x01B04221  	GPIOA_ODR+0
0x15D0	0x01A44222  	GPIOC_ODR+0
0x15D4	0x01A04221  	GPIOA_ODR+0
0x15D8	0x819C4222  	GPIOD_ODR+0
0x15DC	0x818C4221  	GPIOB_ODR+0
0x15E0	0x81904221  	GPIOB_ODR+0
0x15E4	0x001D2000  	_but_state+0
0x15E8	0x03AC4242  	RCC_APB1ENR+0
0x15EC	0x2C044000  	WWDG_CFR+0
0x15F0	0x00042000  	_KEYCARD_INSERT+0
0x15F4	0x00082000  	_KEYCARD_COUNTER_CLOSE+0
0x15F8	0xFFFF001F  	#2097151
0x15FC	0x00052000  	_KEYCARD_ENABLE+0
0x1600	0x00062000  	_MASTER_BEDROOM_STATUS+0
0x1604	0x00072000  	_AMBIENT_STATUS+0
0x1608	0x000C2000  	_ACCENT_STATUS+0
0x160C	0x000D2000  	_RS485_CONTROL_S9+0
0x1610	0x000E2000  	_RS485_CONTROL_S10+0
0x1614	0x000F2000  	_RS485_CONTROL_S9_S11+0
0x1618	0x00102000  	_RS485_STATUS_S9+0
0x161C	0x00112000  	_RS485_STATUS_S10+0
0x1620	0x00122000  	_RS485_STATUS_S9_S11+0
0x1624	0x819C4221  	GPIOB_ODR+0
0x1628	0x81A44221  	GPIOB_ODR+0
0x162C	0x81B04222  	GPIOD_ODR+0
0x1630	0x81B84222  	GPIOD_ODR+0
0x1634	0x81B84221  	GPIOB_ODR+0
0x1638	0x01984222  	GPIOC_ODR+0
0x163C	0x01A04222  	GPIOC_ODR+0
0x1640	0x81A04222  	GPIOD_ODR+0
0x1644	0x81A84222  	GPIOD_ODR+0
0x1648	0x81B04221  	GPIOB_ODR+0
0x164C	0x01B84223  	GPIOE_ODR+0
0x1650	0x81A84221  	GPIOB_ODR+0
0x1654	0x01A04223  	GPIOE_ODR+0
0x1658	0x01A84223  	GPIOE_ODR+0
0x165C	0x81804221  	GPIOB_ODR+0
0x1660	0x81884221  	GPIOB_ODR+0
0x1664	0x01844222  	GPIOC_ODR+0
0x1668	0x018C4222  	GPIOC_ODR+0
0x166C	0x01844221  	GPIOA_ODR+0
0x1670	0x018C4223  	GPIOE_ODR+0
0x1674	0x01944223  	GPIOE_ODR+0
0x1678	0x01B44222  	GPIOC_ODR+0
0x167C	0x00362000  	_PROCESSING_RS485+0
;botrungtam.c, 751 :: 		out_relay=0;
0x1680	0x2100    MOVS	R1, #0
0x1682	0x4895    LDR	R0, [PC, #596]
0x1684	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 753 :: 		STAT=0;
0x1686	0x2200    MOVS	R2, #0
0x1688	0xB252    SXTB	R2, R2
0x168A	0x4894    LDR	R0, [PC, #592]
0x168C	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 754 :: 		MASTER_BEDROOM_STATUS=0;
0x168E	0x2100    MOVS	R1, #0
0x1690	0x4893    LDR	R0, [PC, #588]
0x1692	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 755 :: 		AMBIENT_STATUS=0;
0x1694	0x2100    MOVS	R1, #0
0x1696	0x4893    LDR	R0, [PC, #588]
0x1698	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 756 :: 		ACCENT_STATUS=0;
0x169A	0x2100    MOVS	R1, #0
0x169C	0x4892    LDR	R0, [PC, #584]
0x169E	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 757 :: 		RS485_CONTROL_S9=0;
0x16A0	0x2100    MOVS	R1, #0
0x16A2	0x4892    LDR	R0, [PC, #584]
0x16A4	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 758 :: 		RS485_CONTROL_S10=0;
0x16A6	0x2100    MOVS	R1, #0
0x16A8	0x4891    LDR	R0, [PC, #580]
0x16AA	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 759 :: 		RS485_CONTROL_S9_S11=0;
0x16AC	0x2100    MOVS	R1, #0
0x16AE	0x4891    LDR	R0, [PC, #580]
0x16B0	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 760 :: 		RS485_STATUS_S9=0;
0x16B2	0x2100    MOVS	R1, #0
0x16B4	0x4890    LDR	R0, [PC, #576]
0x16B6	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 761 :: 		RS485_STATUS_S10=0;
0x16B8	0x2100    MOVS	R1, #0
0x16BA	0x4890    LDR	R0, [PC, #576]
0x16BC	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 762 :: 		RS485_STATUS_S9_S11=0;
0x16BE	0x2100    MOVS	R1, #0
0x16C0	0x488F    LDR	R0, [PC, #572]
0x16C2	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 764 :: 		LED_11_0=0;
0x16C4	0x488F    LDR	R0, [PC, #572]
0x16C6	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 765 :: 		LED_11_1=0;
0x16C8	0x488F    LDR	R0, [PC, #572]
0x16CA	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 766 :: 		LED_9_0=0;
0x16CC	0x488F    LDR	R0, [PC, #572]
0x16CE	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 767 :: 		LED_9_1=0;
0x16D0	0x488F    LDR	R0, [PC, #572]
0x16D2	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 768 :: 		LED_7_0=0;
0x16D4	0x488F    LDR	R0, [PC, #572]
0x16D6	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 770 :: 		LED_10_0=0;
0x16D8	0x488F    LDR	R0, [PC, #572]
0x16DA	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 771 :: 		LED_10_1=0;
0x16DC	0x488F    LDR	R0, [PC, #572]
0x16DE	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 773 :: 		LED_8_0=0;
0x16E0	0x488F    LDR	R0, [PC, #572]
0x16E2	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 774 :: 		LED_8_1=0;
0x16E4	0x488F    LDR	R0, [PC, #572]
0x16E6	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 776 :: 		LED_6_0=0;
0x16E8	0x488F    LDR	R0, [PC, #572]
0x16EA	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 778 :: 		LED_5_0=0;
0x16EC	0x488F    LDR	R0, [PC, #572]
0x16EE	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 779 :: 		LED_5_1=0;
0x16F0	0x488F    LDR	R0, [PC, #572]
0x16F2	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 781 :: 		LED_4_0=0;
0x16F4	0x488F    LDR	R0, [PC, #572]
0x16F6	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 782 :: 		LED_4_1=0;
0x16F8	0x488F    LDR	R0, [PC, #572]
0x16FA	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 784 :: 		LED_3_0=0;
0x16FC	0x488F    LDR	R0, [PC, #572]
0x16FE	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 786 :: 		LED_3_2=0;
0x1700	0x488F    LDR	R0, [PC, #572]
0x1702	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 788 :: 		LED_2_0=0;
0x1704	0x488F    LDR	R0, [PC, #572]
0x1706	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 789 :: 		LED_2_1=0;
0x1708	0x488F    LDR	R0, [PC, #572]
0x170A	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 790 :: 		LED_2_2=0;
0x170C	0x488F    LDR	R0, [PC, #572]
0x170E	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 792 :: 		LED_1_0=0;
0x1710	0x488F    LDR	R0, [PC, #572]
0x1712	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 793 :: 		LED_1_1=0;
0x1714	0x488F    LDR	R0, [PC, #572]
0x1716	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 794 :: 		LED_1_2=0;
0x1718	0x488F    LDR	R0, [PC, #572]
0x171A	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 795 :: 		}
L_main177:
;botrungtam.c, 796 :: 		}
L_main175:
;botrungtam.c, 798 :: 		if(RS485_CONTROL_S9_S11){
0x171C	0x4875    LDR	R0, [PC, #468]
0x171E	0x7800    LDRB	R0, [R0, #0]
0x1720	0x2800    CMP	R0, #0
0x1722	0xF0008065  BEQ	L_main178
;botrungtam.c, 799 :: 		RS485_CONTROL_S9_S11=0;
0x1726	0x2100    MOVS	R1, #0
0x1728	0x4872    LDR	R0, [PC, #456]
0x172A	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 800 :: 		STAT=~STAT;
0x172C	0x496B    LDR	R1, [PC, #428]
0x172E	0x6808    LDR	R0, [R1, #0]
0x1730	0xF0800001  EOR	R0, R0, #1
0x1734	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 801 :: 		if(RS485_STATUS_S9_S11==1)
0x1736	0x4872    LDR	R0, [PC, #456]
0x1738	0x7800    LDRB	R0, [R0, #0]
0x173A	0x2801    CMP	R0, #1
0x173C	0xD129    BNE	L_main179
;botrungtam.c, 803 :: 		out_relay|=S8;        // S8=RELAY_8
0x173E	0x4966    LDR	R1, [PC, #408]
0x1740	0x6808    LDR	R0, [R1, #0]
0x1742	0xF0400080  ORR	R0, R0, #128
0x1746	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 804 :: 		LED_1_1=1;            // LED BUTTON2-PORT1 ON
0x1748	0x2101    MOVS	R1, #1
0x174A	0xB249    SXTB	R1, R1
0x174C	0x4881    LDR	R0, [PC, #516]
0x174E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 805 :: 		TRAN_4
0x1750	0x4882    LDR	R0, [PC, #520]
0x1752	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 807 :: 		uart4_chr(0x4B);    //"K"
0x1754	0x204B    MOVS	R0, #75
0x1756	0xF7FEFE37  BL	_uart4_chr+0
;botrungtam.c, 808 :: 		uart4_chr(0x30);    //0
0x175A	0x2030    MOVS	R0, #48
0x175C	0xF7FEFE34  BL	_uart4_chr+0
;botrungtam.c, 809 :: 		uart4_chr(0x30);    //0
0x1760	0x2030    MOVS	R0, #48
0x1762	0xF7FEFE31  BL	_uart4_chr+0
;botrungtam.c, 810 :: 		uart4_chr(0x30);    //0
0x1766	0x2030    MOVS	R0, #48
0x1768	0xF7FEFE2E  BL	_uart4_chr+0
;botrungtam.c, 811 :: 		uart4_chr(0x42);    //"B"
0x176C	0x2042    MOVS	R0, #66
0x176E	0xF7FEFE2B  BL	_uart4_chr+0
;botrungtam.c, 812 :: 		uart4_chr(0x33);    //"3"
0x1772	0x2033    MOVS	R0, #51
0x1774	0xF7FEFE28  BL	_uart4_chr+0
;botrungtam.c, 813 :: 		uart4_chr(0x4D);    //"M"
0x1778	0x204D    MOVS	R0, #77
0x177A	0xF7FEFE25  BL	_uart4_chr+0
;botrungtam.c, 814 :: 		uart4_chr(0x0D);
0x177E	0x200D    MOVS	R0, #13
0x1780	0xF7FEFE22  BL	_uart4_chr+0
;botrungtam.c, 815 :: 		uart4_chr(0x0A);
0x1784	0x200A    MOVS	R0, #10
0x1786	0xF7FEFE1F  BL	_uart4_chr+0
;botrungtam.c, 816 :: 		REC_4
0x178A	0x2100    MOVS	R1, #0
0x178C	0xB249    SXTB	R1, R1
0x178E	0x4873    LDR	R0, [PC, #460]
0x1790	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 817 :: 		}
L_main179:
;botrungtam.c, 818 :: 		if(RS485_STATUS_S9_S11==0)
0x1792	0x485B    LDR	R0, [PC, #364]
0x1794	0x7800    LDRB	R0, [R0, #0]
0x1796	0xBB58    CBNZ	R0, L_main180
;botrungtam.c, 820 :: 		out_relay&=~S8;   // s8=RELAY_8
0x1798	0x494F    LDR	R1, [PC, #316]
0x179A	0x6808    LDR	R0, [R1, #0]
0x179C	0xF000007F  AND	R0, R0, #127
0x17A0	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 821 :: 		LED_1_1=0;            // LED BUTTON2-PORT1 OFF
0x17A2	0x2100    MOVS	R1, #0
0x17A4	0xB249    SXTB	R1, R1
0x17A6	0x486B    LDR	R0, [PC, #428]
0x17A8	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 822 :: 		TRAN_4              // send : K000T3M
0x17AA	0x2101    MOVS	R1, #1
0x17AC	0xB249    SXTB	R1, R1
0x17AE	0x486B    LDR	R0, [PC, #428]
0x17B0	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 823 :: 		uart4_chr(0x4B);    //"K"
0x17B2	0x204B    MOVS	R0, #75
0x17B4	0xF7FEFE08  BL	_uart4_chr+0
;botrungtam.c, 824 :: 		uart4_chr(0x30);    //0
0x17B8	0x2030    MOVS	R0, #48
0x17BA	0xF7FEFE05  BL	_uart4_chr+0
;botrungtam.c, 825 :: 		uart4_chr(0x30);    //0
0x17BE	0x2030    MOVS	R0, #48
0x17C0	0xF7FEFE02  BL	_uart4_chr+0
;botrungtam.c, 826 :: 		uart4_chr(0x30);    //0
0x17C4	0x2030    MOVS	R0, #48
0x17C6	0xF7FEFDFF  BL	_uart4_chr+0
;botrungtam.c, 827 :: 		uart4_chr(0x54);    //"T"
0x17CA	0x2054    MOVS	R0, #84
0x17CC	0xF7FEFDFC  BL	_uart4_chr+0
;botrungtam.c, 828 :: 		uart4_chr(0x33);    //"3'
0x17D0	0x2033    MOVS	R0, #51
0x17D2	0xF7FEFDF9  BL	_uart4_chr+0
;botrungtam.c, 829 :: 		uart4_chr(0x4D);    //"M"
0x17D6	0x204D    MOVS	R0, #77
0x17D8	0xF7FEFDF6  BL	_uart4_chr+0
;botrungtam.c, 830 :: 		uart4_chr(0x0D);
0x17DC	0x200D    MOVS	R0, #13
0x17DE	0xF7FEFDF3  BL	_uart4_chr+0
;botrungtam.c, 831 :: 		uart4_chr(0x0A);
0x17E2	0x200A    MOVS	R0, #10
0x17E4	0xF7FEFDF0  BL	_uart4_chr+0
;botrungtam.c, 832 :: 		REC_4
0x17E8	0x2100    MOVS	R1, #0
0x17EA	0xB249    SXTB	R1, R1
0x17EC	0x485B    LDR	R0, [PC, #364]
0x17EE	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 833 :: 		}
L_main180:
;botrungtam.c, 834 :: 		}
L_main178:
;botrungtam.c, 836 :: 		if(RS485_CONTROL_S9==1){
0x17F0	0x483E    LDR	R0, [PC, #248]
0x17F2	0x7800    LDRB	R0, [R0, #0]
0x17F4	0x2801    CMP	R0, #1
0x17F6	0xF040806A  BNE	L_main181
;botrungtam.c, 837 :: 		RS485_CONTROL_S9=0;
0x17FA	0x2100    MOVS	R1, #0
0x17FC	0x483B    LDR	R0, [PC, #236]
0x17FE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 838 :: 		STAT=~STAT;
0x1800	0x4936    LDR	R1, [PC, #216]
0x1802	0x6808    LDR	R0, [R1, #0]
0x1804	0xF0800001  EOR	R0, R0, #1
0x1808	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 839 :: 		if(RS485_STATUS_S9)
0x180A	0x483B    LDR	R0, [PC, #236]
0x180C	0x7800    LDRB	R0, [R0, #0]
0x180E	0xB358    CBZ	R0, L_main182
;botrungtam.c, 841 :: 		LED_3_0=1;       // LED PORT3 ON
0x1810	0x2201    MOVS	R2, #1
0x1812	0xB252    SXTB	R2, R2
0x1814	0x4849    LDR	R0, [PC, #292]
0x1816	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 842 :: 		LED_5_0=1;       // LED PORT5 ON
0x1818	0x4844    LDR	R0, [PC, #272]
0x181A	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 843 :: 		out_relay|=S12;      // S12 - RELAY_7
0x181C	0x492E    LDR	R1, [PC, #184]
0x181E	0x6808    LDR	R0, [R1, #0]
0x1820	0xF0400040  ORR	R0, R0, #64
0x1824	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 844 :: 		TRAN_4   // send : K000B2M
0x1826	0x484D    LDR	R0, [PC, #308]
0x1828	0x6002    STR	R2, [R0, #0]
;botrungtam.c, 845 :: 		uart4_chr(0x4B);    //"K"
0x182A	0x204B    MOVS	R0, #75
0x182C	0xF7FEFDCC  BL	_uart4_chr+0
;botrungtam.c, 846 :: 		uart4_chr(0x30);    //0
0x1830	0x2030    MOVS	R0, #48
0x1832	0xF7FEFDC9  BL	_uart4_chr+0
;botrungtam.c, 847 :: 		uart4_chr(0x30);    //0
0x1836	0x2030    MOVS	R0, #48
0x1838	0xF7FEFDC6  BL	_uart4_chr+0
;botrungtam.c, 848 :: 		uart4_chr(0x30);    //0
0x183C	0x2030    MOVS	R0, #48
0x183E	0xF7FEFDC3  BL	_uart4_chr+0
;botrungtam.c, 849 :: 		uart4_chr(0x42);    //"B"
0x1842	0x2042    MOVS	R0, #66
0x1844	0xF7FEFDC0  BL	_uart4_chr+0
;botrungtam.c, 850 :: 		uart4_chr(0x32);    //"2"
0x1848	0x2032    MOVS	R0, #50
0x184A	0xF7FEFDBD  BL	_uart4_chr+0
;botrungtam.c, 851 :: 		uart4_chr(0x4D);    //"M"
0x184E	0x204D    MOVS	R0, #77
0x1850	0xF7FEFDBA  BL	_uart4_chr+0
;botrungtam.c, 852 :: 		uart4_chr(0x0D);
0x1854	0x200D    MOVS	R0, #13
0x1856	0xF7FEFDB7  BL	_uart4_chr+0
;botrungtam.c, 853 :: 		uart4_chr(0x0A);
0x185A	0x200A    MOVS	R0, #10
0x185C	0xF7FEFDB4  BL	_uart4_chr+0
;botrungtam.c, 854 :: 		REC_4
0x1860	0x2100    MOVS	R1, #0
0x1862	0xB249    SXTB	R1, R1
0x1864	0x483D    LDR	R0, [PC, #244]
0x1866	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 855 :: 		}
L_main182:
;botrungtam.c, 856 :: 		if(!RS485_STATUS_S9)
0x1868	0x4823    LDR	R0, [PC, #140]
0x186A	0x7800    LDRB	R0, [R0, #0]
0x186C	0xBB78    CBNZ	R0, L_main183
;botrungtam.c, 858 :: 		LED_3_0=0;            // LED PORT3 OFF
0x186E	0x2100    MOVS	R1, #0
0x1870	0xB249    SXTB	R1, R1
0x1872	0x4832    LDR	R0, [PC, #200]
0x1874	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 859 :: 		LED_5_0=0;           // LED PORT5 OFF
0x1876	0x482D    LDR	R0, [PC, #180]
0x1878	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 860 :: 		out_relay&=~S12;      // S12 - RELAY_7
0x187A	0x4A17    LDR	R2, [PC, #92]
0x187C	0x6811    LDR	R1, [R2, #0]
0x187E	0xF06F0040  MVN	R0, #64
0x1882	0xEA010000  AND	R0, R1, R0, LSL #0
0x1886	0x6010    STR	R0, [R2, #0]
;botrungtam.c, 861 :: 		TRAN_4               // send : K000T2M
0x1888	0x2101    MOVS	R1, #1
0x188A	0xB249    SXTB	R1, R1
0x188C	0x4833    LDR	R0, [PC, #204]
0x188E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 862 :: 		uart4_chr(0x4B);    //"K"
0x1890	0x204B    MOVS	R0, #75
0x1892	0xF7FEFD99  BL	_uart4_chr+0
;botrungtam.c, 863 :: 		uart4_chr(0x30);    //0
0x1896	0x2030    MOVS	R0, #48
0x1898	0xF7FEFD96  BL	_uart4_chr+0
;botrungtam.c, 864 :: 		uart4_chr(0x30);    //0
0x189C	0x2030    MOVS	R0, #48
0x189E	0xF7FEFD93  BL	_uart4_chr+0
;botrungtam.c, 865 :: 		uart4_chr(0x30);    //0
0x18A2	0x2030    MOVS	R0, #48
0x18A4	0xF7FEFD90  BL	_uart4_chr+0
;botrungtam.c, 866 :: 		uart4_chr(0x54);    //"T"
0x18A8	0x2054    MOVS	R0, #84
0x18AA	0xF7FEFD8D  BL	_uart4_chr+0
;botrungtam.c, 867 :: 		uart4_chr(0x32);    //"2"
0x18AE	0x2032    MOVS	R0, #50
0x18B0	0xF7FEFD8A  BL	_uart4_chr+0
;botrungtam.c, 868 :: 		uart4_chr(0x4D);    //"M"
0x18B4	0x204D    MOVS	R0, #77
0x18B6	0xF7FEFD87  BL	_uart4_chr+0
;botrungtam.c, 869 :: 		uart4_chr(0x0D);
0x18BA	0x200D    MOVS	R0, #13
0x18BC	0xF7FEFD84  BL	_uart4_chr+0
;botrungtam.c, 870 :: 		uart4_chr(0x0A);
0x18C0	0x200A    MOVS	R0, #10
0x18C2	0xF7FEFD81  BL	_uart4_chr+0
;botrungtam.c, 871 :: 		REC_4
0x18C6	0x2100    MOVS	R1, #0
0x18C8	0xB249    SXTB	R1, R1
0x18CA	0x4824    LDR	R0, [PC, #144]
0x18CC	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 872 :: 		}
L_main183:
;botrungtam.c, 873 :: 		}
L_main181:
;botrungtam.c, 874 :: 		if(RS485_CONTROL_S10==1){
0x18CE	0x4808    LDR	R0, [PC, #32]
0x18D0	0x7800    LDRB	R0, [R0, #0]
0x18D2	0x2801    CMP	R0, #1
0x18D4	0xF000B844  B	#136
0x18D8	0x00002000  	_out_relay+0
0x18DC	0x01B04221  	GPIOA_ODR+0
0x18E0	0x00062000  	_MASTER_BEDROOM_STATUS+0
0x18E4	0x00072000  	_AMBIENT_STATUS+0
0x18E8	0x000C2000  	_ACCENT_STATUS+0
0x18EC	0x000D2000  	_RS485_CONTROL_S9+0
0x18F0	0x000E2000  	_RS485_CONTROL_S10+0
0x18F4	0x000F2000  	_RS485_CONTROL_S9_S11+0
0x18F8	0x00102000  	_RS485_STATUS_S9+0
0x18FC	0x00112000  	_RS485_STATUS_S10+0
0x1900	0x00122000  	_RS485_STATUS_S9_S11+0
0x1904	0x819C4221  	GPIOB_ODR+0
0x1908	0x81A44221  	GPIOB_ODR+0
0x190C	0x81B04222  	GPIOD_ODR+0
0x1910	0x81B84222  	GPIOD_ODR+0
0x1914	0x81B84221  	GPIOB_ODR+0
0x1918	0x01984222  	GPIOC_ODR+0
0x191C	0x01A04222  	GPIOC_ODR+0
0x1920	0x81A04222  	GPIOD_ODR+0
0x1924	0x81A84222  	GPIOD_ODR+0
0x1928	0x81B04221  	GPIOB_ODR+0
0x192C	0x01B84223  	GPIOE_ODR+0
0x1930	0x81A84221  	GPIOB_ODR+0
0x1934	0x01A04223  	GPIOE_ODR+0
0x1938	0x01A84223  	GPIOE_ODR+0
0x193C	0x81804221  	GPIOB_ODR+0
0x1940	0x81884221  	GPIOB_ODR+0
0x1944	0x01844222  	GPIOC_ODR+0
0x1948	0x018C4222  	GPIOC_ODR+0
0x194C	0x01844221  	GPIOA_ODR+0
0x1950	0x018C4223  	GPIOE_ODR+0
0x1954	0x01944223  	GPIOE_ODR+0
0x1958	0x01B44222  	GPIOC_ODR+0
0x195C	0x01BC4221  	GPIOA_ODR+0
0x1960	0xD159    BNE	L_main184
;botrungtam.c, 875 :: 		RS485_CONTROL_S10=0;
0x1962	0x2100    MOVS	R1, #0
0x1964	0x482D    LDR	R0, [PC, #180]
0x1966	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 876 :: 		STAT=~STAT;
0x1968	0x492D    LDR	R1, [PC, #180]
0x196A	0x6808    LDR	R0, [R1, #0]
0x196C	0xF0800001  EOR	R0, R0, #1
0x1970	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 877 :: 		if(RS485_STATUS_S10)
0x1972	0x482C    LDR	R0, [PC, #176]
0x1974	0x7800    LDRB	R0, [R0, #0]
0x1976	0xB320    CBZ	R0, L_main185
;botrungtam.c, 878 :: 		{LED_1_2=1;     // LED PORT1 0N
0x1978	0x2101    MOVS	R1, #1
0x197A	0xB249    SXTB	R1, R1
0x197C	0x482A    LDR	R0, [PC, #168]
0x197E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 879 :: 		TRAN_4              // send : K000B1M
0x1980	0x482A    LDR	R0, [PC, #168]
0x1982	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 880 :: 		uart4_chr(0x4B);    //"K"
0x1984	0x204B    MOVS	R0, #75
0x1986	0xF7FEFD1F  BL	_uart4_chr+0
;botrungtam.c, 881 :: 		uart4_chr(0x30);    //0
0x198A	0x2030    MOVS	R0, #48
0x198C	0xF7FEFD1C  BL	_uart4_chr+0
;botrungtam.c, 882 :: 		uart4_chr(0x30);    //0
0x1990	0x2030    MOVS	R0, #48
0x1992	0xF7FEFD19  BL	_uart4_chr+0
;botrungtam.c, 883 :: 		uart4_chr(0x30);    //0
0x1996	0x2030    MOVS	R0, #48
0x1998	0xF7FEFD16  BL	_uart4_chr+0
;botrungtam.c, 884 :: 		uart4_chr(0x42);    //"B"
0x199C	0x2042    MOVS	R0, #66
0x199E	0xF7FEFD13  BL	_uart4_chr+0
;botrungtam.c, 885 :: 		uart4_chr(0x31);    //"1"
0x19A2	0x2031    MOVS	R0, #49
0x19A4	0xF7FEFD10  BL	_uart4_chr+0
;botrungtam.c, 886 :: 		uart4_chr(0x4D);    //"M"
0x19A8	0x204D    MOVS	R0, #77
0x19AA	0xF7FEFD0D  BL	_uart4_chr+0
;botrungtam.c, 887 :: 		uart4_chr(0x0D);
0x19AE	0x200D    MOVS	R0, #13
0x19B0	0xF7FEFD0A  BL	_uart4_chr+0
;botrungtam.c, 888 :: 		uart4_chr(0x0A);
0x19B4	0x200A    MOVS	R0, #10
0x19B6	0xF7FEFD07  BL	_uart4_chr+0
;botrungtam.c, 889 :: 		REC_4
0x19BA	0x2100    MOVS	R1, #0
0x19BC	0xB249    SXTB	R1, R1
0x19BE	0x481B    LDR	R0, [PC, #108]
0x19C0	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 890 :: 		}
L_main185:
;botrungtam.c, 891 :: 		if(!RS485_STATUS_S10)
0x19C2	0x4818    LDR	R0, [PC, #96]
0x19C4	0x7800    LDRB	R0, [R0, #0]
0x19C6	0xBB30    CBNZ	R0, L_main186
;botrungtam.c, 892 :: 		{LED_1_2=0;     // LED PORT1 0ff
0x19C8	0x2100    MOVS	R1, #0
0x19CA	0xB249    SXTB	R1, R1
0x19CC	0x4816    LDR	R0, [PC, #88]
0x19CE	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 893 :: 		TRAN_4              // send : K00001M
0x19D0	0x2101    MOVS	R1, #1
0x19D2	0xB249    SXTB	R1, R1
0x19D4	0x4815    LDR	R0, [PC, #84]
0x19D6	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 894 :: 		uart4_chr(0x4B);    //"K"
0x19D8	0x204B    MOVS	R0, #75
0x19DA	0xF7FEFCF5  BL	_uart4_chr+0
;botrungtam.c, 895 :: 		uart4_chr(0x30);    //0
0x19DE	0x2030    MOVS	R0, #48
0x19E0	0xF7FEFCF2  BL	_uart4_chr+0
;botrungtam.c, 896 :: 		uart4_chr(0x30);    //0
0x19E4	0x2030    MOVS	R0, #48
0x19E6	0xF7FEFCEF  BL	_uart4_chr+0
;botrungtam.c, 897 :: 		uart4_chr(0x30);    //0
0x19EA	0x2030    MOVS	R0, #48
0x19EC	0xF7FEFCEC  BL	_uart4_chr+0
;botrungtam.c, 898 :: 		uart4_chr(0x54);    //"T"
0x19F0	0x2054    MOVS	R0, #84
0x19F2	0xF7FEFCE9  BL	_uart4_chr+0
;botrungtam.c, 899 :: 		uart4_chr(0x31);    //"1"
0x19F6	0x2031    MOVS	R0, #49
0x19F8	0xF7FEFCE6  BL	_uart4_chr+0
;botrungtam.c, 900 :: 		uart4_chr(0x4D);    //"M"
0x19FC	0x204D    MOVS	R0, #77
0x19FE	0xF7FEFCE3  BL	_uart4_chr+0
;botrungtam.c, 901 :: 		uart4_chr(0x0D);
0x1A02	0x200D    MOVS	R0, #13
0x1A04	0xF7FEFCE0  BL	_uart4_chr+0
;botrungtam.c, 902 :: 		uart4_chr(0x0A);
0x1A08	0x200A    MOVS	R0, #10
0x1A0A	0xF7FEFCDD  BL	_uart4_chr+0
;botrungtam.c, 903 :: 		REC_4
0x1A0E	0x2100    MOVS	R1, #0
0x1A10	0xB249    SXTB	R1, R1
0x1A12	0x4806    LDR	R0, [PC, #24]
0x1A14	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 904 :: 		}
L_main186:
;botrungtam.c, 905 :: 		}
L_main184:
;botrungtam.c, 910 :: 		}
0x1A16	0xE533    B	L_main170
;botrungtam.c, 911 :: 		}
L_end_main:
L__main_end_loop:
0x1A18	0xE7FE    B	L__main_end_loop
0x1A1A	0xBF00    NOP
0x1A1C	0x000E2000  	_RS485_CONTROL_S10+0
0x1A20	0x01B04221  	GPIOA_ODR+0
0x1A24	0x00112000  	_RS485_STATUS_S10+0
0x1A28	0x01B44222  	GPIOC_ODR+0
0x1A2C	0x01BC4221  	GPIOA_ODR+0
; end of _main
_gpio_init:
;init.c, 135 :: 		void gpio_init(){
0x0544	0xB081    SUB	SP, SP, #4
0x0546	0xF8CDE000  STR	LR, [SP, #0]
;init.c, 136 :: 		RCC_APB2ENR=(1<<AFIOEN)|(1<<IOPAEN)|(1<<IOPBEN)|(1<<IOPCEN)|(1<<IOPDEN)|(1<<IOPEEN)|(1<<TIM1EN)|(1<<SPI1EN)|(1<<USART1EN);
0x054A	0xF645017D  MOVW	R1, #22653
0x054E	0x4859    LDR	R0, [PC, #356]
0x0550	0x6001    STR	R1, [R0, #0]
;init.c, 137 :: 		RCC_APB1ENR=(1<<UART4EN)|(1<<USART2EN);
0x0552	0xF44F2120  MOV	R1, #655360
0x0556	0x4858    LDR	R0, [PC, #352]
0x0558	0x6001    STR	R1, [R0, #0]
;init.c, 139 :: 		AFIO_MAPR|=0x02000000;
0x055A	0x4858    LDR	R0, [PC, #352]
0x055C	0x6800    LDR	R0, [R0, #0]
0x055E	0xF0407100  ORR	R1, R0, #33554432
0x0562	0x4856    LDR	R0, [PC, #344]
0x0564	0x6001    STR	R1, [R0, #0]
;init.c, 141 :: 		GPIOA_CRL&=0xffff0000;
0x0566	0x4856    LDR	R0, [PC, #344]
0x0568	0x6801    LDR	R1, [R0, #0]
0x056A	0x4856    LDR	R0, [PC, #344]
0x056C	0x4001    ANDS	R1, R0
0x056E	0x4854    LDR	R0, [PC, #336]
0x0570	0x6001    STR	R1, [R0, #0]
;init.c, 142 :: 		GPIOA_CRL|=0x00004938;
0x0572	0x4853    LDR	R0, [PC, #332]
0x0574	0x6801    LDR	R1, [R0, #0]
0x0576	0xF6441038  MOVW	R0, #18744
0x057A	0x4301    ORRS	R1, R0
0x057C	0x4850    LDR	R0, [PC, #320]
0x057E	0x6001    STR	R1, [R0, #0]
;init.c, 143 :: 		GPIOA_CRH&=0x0ff00000;
0x0580	0x4851    LDR	R0, [PC, #324]
0x0582	0x6800    LDR	R0, [R0, #0]
0x0584	0xF000617F  AND	R1, R0, #267386880
0x0588	0x484F    LDR	R0, [PC, #316]
0x058A	0x6001    STR	R1, [R0, #0]
;init.c, 144 :: 		GPIOA_CRH|=0x30003490;
0x058C	0x484E    LDR	R0, [PC, #312]
0x058E	0x6801    LDR	R1, [R0, #0]
0x0590	0x484E    LDR	R0, [PC, #312]
0x0592	0x4301    ORRS	R1, R0
0x0594	0x484C    LDR	R0, [PC, #304]
0x0596	0x6001    STR	R1, [R0, #0]
;init.c, 145 :: 		GPIOA_ODR=0;
0x0598	0x2100    MOVS	R1, #0
0x059A	0x484D    LDR	R0, [PC, #308]
0x059C	0x6001    STR	R1, [R0, #0]
;init.c, 146 :: 		GPIOA_ODR|=0B0000000000000001;
0x059E	0x484C    LDR	R0, [PC, #304]
0x05A0	0x6800    LDR	R0, [R0, #0]
0x05A2	0xF0400101  ORR	R1, R0, #1
0x05A6	0x484A    LDR	R0, [PC, #296]
0x05A8	0x6001    STR	R1, [R0, #0]
;init.c, 148 :: 		GPIOB_CRL&=0x00fff000;
0x05AA	0x484A    LDR	R0, [PC, #296]
0x05AC	0x6801    LDR	R1, [R0, #0]
0x05AE	0x484A    LDR	R0, [PC, #296]
0x05B0	0x4001    ANDS	R1, R0
0x05B2	0x4848    LDR	R0, [PC, #288]
0x05B4	0x6001    STR	R1, [R0, #0]
;init.c, 149 :: 		GPIOB_CRL|=0x38000383;
0x05B6	0x4847    LDR	R0, [PC, #284]
0x05B8	0x6801    LDR	R1, [R0, #0]
0x05BA	0x4848    LDR	R0, [PC, #288]
0x05BC	0x4301    ORRS	R1, R0
0x05BE	0x4845    LDR	R0, [PC, #276]
0x05C0	0x6001    STR	R1, [R0, #0]
;init.c, 150 :: 		GPIOB_CRH=0;
0x05C2	0x2100    MOVS	R1, #0
0x05C4	0x4846    LDR	R0, [PC, #280]
0x05C6	0x6001    STR	R1, [R0, #0]
;init.c, 151 :: 		GPIOB_CRH|=0x83838338;
0x05C8	0x4845    LDR	R0, [PC, #276]
0x05CA	0x6801    LDR	R1, [R0, #0]
0x05CC	0x4845    LDR	R0, [PC, #276]
0x05CE	0x4301    ORRS	R1, R0
0x05D0	0x4843    LDR	R0, [PC, #268]
0x05D2	0x6001    STR	R1, [R0, #0]
;init.c, 152 :: 		GPIOB_ODR=0;
0x05D4	0x2100    MOVS	R1, #0
0x05D6	0x4844    LDR	R0, [PC, #272]
0x05D8	0x6001    STR	R1, [R0, #0]
;init.c, 153 :: 		GPIOB_ODR|=0B1010100101000010;
0x05DA	0x4843    LDR	R0, [PC, #268]
0x05DC	0x6801    LDR	R1, [R0, #0]
0x05DE	0xF64A1042  MOVW	R0, #43330
0x05E2	0x4301    ORRS	R1, R0
0x05E4	0x4840    LDR	R0, [PC, #256]
0x05E6	0x6001    STR	R1, [R0, #0]
;init.c, 155 :: 		GPIOC_CRL&=0x000f0000;
0x05E8	0x4840    LDR	R0, [PC, #256]
0x05EA	0x6800    LDR	R0, [R0, #0]
0x05EC	0xF4002170  AND	R1, R0, #983040
0x05F0	0x483E    LDR	R0, [PC, #248]
0x05F2	0x6001    STR	R1, [R0, #0]
;init.c, 156 :: 		GPIOC_CRL|=0x83803838;
0x05F4	0x483D    LDR	R0, [PC, #244]
0x05F6	0x6801    LDR	R1, [R0, #0]
0x05F8	0x483D    LDR	R0, [PC, #244]
0x05FA	0x4301    ORRS	R1, R0
0x05FC	0x483B    LDR	R0, [PC, #236]
0x05FE	0x6001    STR	R1, [R0, #0]
;init.c, 157 :: 		GPIOC_CRH&=0xff0000f0;
0x0600	0x483C    LDR	R0, [PC, #240]
0x0602	0x6801    LDR	R1, [R0, #0]
0x0604	0x483C    LDR	R0, [PC, #240]
0x0606	0x4001    ANDS	R1, R0
0x0608	0x483A    LDR	R0, [PC, #232]
0x060A	0x6001    STR	R1, [R0, #0]
;init.c, 158 :: 		GPIOC_CRH|=0x00234903;
0x060C	0x4839    LDR	R0, [PC, #228]
0x060E	0x6801    LDR	R1, [R0, #0]
0x0610	0x483A    LDR	R0, [PC, #232]
0x0612	0x4301    ORRS	R1, R0
0x0614	0x4837    LDR	R0, [PC, #220]
0x0616	0x6001    STR	R1, [R0, #0]
;init.c, 159 :: 		GPIOC_ODR=0;
0x0618	0x2100    MOVS	R1, #0
0x061A	0x4839    LDR	R0, [PC, #228]
0x061C	0x6001    STR	R1, [R0, #0]
;init.c, 160 :: 		GPIOC_ODR|=0B0000000010100101;
0x061E	0x4838    LDR	R0, [PC, #224]
0x0620	0x6800    LDR	R0, [R0, #0]
0x0622	0xF04001A5  ORR	R1, R0, #165
0x0626	0x4836    LDR	R0, [PC, #216]
0x0628	0x6001    STR	R1, [R0, #0]
;init.c, 162 :: 		GPIOD_CRL&=0xff000000;
0x062A	0x4836    LDR	R0, [PC, #216]
0x062C	0x6800    LDR	R0, [R0, #0]
0x062E	0xF000417F  AND	R1, R0, #-16777216
0x0632	0x4834    LDR	R0, [PC, #208]
0x0634	0x6001    STR	R1, [R0, #0]
;init.c, 163 :: 		GPIOD_CRL|=0x00833333;
0x0636	0x4833    LDR	R0, [PC, #204]
0x0638	0x6801    LDR	R1, [R0, #0]
0x063A	0x4833    LDR	R0, [PC, #204]
0x063C	0x4301    ORRS	R1, R0
0x063E	0x4831    LDR	R0, [PC, #196]
0x0640	0x6001    STR	R1, [R0, #0]
;init.c, 164 :: 		GPIOD_CRH=0;
0x0642	0x2100    MOVS	R1, #0
0x0644	0x4831    LDR	R0, [PC, #196]
0x0646	0x6001    STR	R1, [R0, #0]
;init.c, 165 :: 		GPIOD_CRH|=0x83838383;
0x0648	0x4830    LDR	R0, [PC, #192]
0x064A	0x6800    LDR	R0, [R0, #0]
0x064C	0xF0403183  ORR	R1, R0, #-2088533117
0x0650	0x482E    LDR	R0, [PC, #184]
0x0652	0x6001    STR	R1, [R0, #0]
;init.c, 166 :: 		GPIOD_ODR=0;
0x0654	0x2100    MOVS	R1, #0
0x0656	0x482E    LDR	R0, [PC, #184]
0x0658	0x6001    STR	R1, [R0, #0]
;init.c, 167 :: 		GPIOD_ODR|=0B1010101000100000;
0x065A	0x482D    LDR	R0, [PC, #180]
0x065C	0x6801    LDR	R1, [R0, #0]
0x065E	0xF64A2020  MOVW	R0, #43552
0x0662	0x4301    ORRS	R1, R0
0x0664	0x482A    LDR	R0, [PC, #168]
0x0666	0x6001    STR	R1, [R0, #0]
;init.c, 169 :: 		GPIOE_CRL=0;
0x0668	0x2100    MOVS	R1, #0
0x066A	0x482A    LDR	R0, [PC, #168]
0x066C	0x6001    STR	R1, [R0, #0]
;init.c, 170 :: 		GPIOE_CRL|=0x88383838;
0x066E	0x4829    LDR	R0, [PC, #164]
0x0670	0x6801    LDR	R1, [R0, #0]
0x0672	0x4829    LDR	R0, [PC, #164]
0x0674	0x4301    ORRS	R1, R0
0x0676	0x4827    LDR	R0, [PC, #156]
0x0678	0x6001    STR	R1, [R0, #0]
;init.c, 171 :: 		GPIOE_CRH=0;
0x067A	0x2100    MOVS	R1, #0
0x067C	0x4827    LDR	R0, [PC, #156]
0x067E	0x6001    STR	R1, [R0, #0]
;init.c, 172 :: 		GPIOE_CRH|=0x83838383;
0x0680	0x4826    LDR	R0, [PC, #152]
0x0682	0x6800    LDR	R0, [R0, #0]
0x0684	0xF0403183  ORR	R1, R0, #-2088533117
0x0688	0x4824    LDR	R0, [PC, #144]
0x068A	0x6001    STR	R1, [R0, #0]
;init.c, 173 :: 		GPIOE_ODR=0;
0x068C	0x2100    MOVS	R1, #0
0x068E	0x4824    LDR	R0, [PC, #144]
0x0690	0x6001    STR	R1, [R0, #0]
;init.c, 174 :: 		GPIOE_ODR|=0B1010101011010101;
0x0692	0x4823    LDR	R0, [PC, #140]
0x0694	0x6801    LDR	R1, [R0, #0]
0x0696	0xF64A20D5  MOVW	R0, #43733
0x069A	0x4301    ORRS	R1, R0
0x069C	0x4820    LDR	R0, [PC, #128]
0x069E	0x6001    STR	R1, [R0, #0]
;init.c, 175 :: 		GPIO_Digital_Input(&GPIOD_IDR, _GPIO_PINMASK_7);
0x06A0	0xF2400180  MOVW	R1, #128
0x06A4	0x481F    LDR	R0, [PC, #124]
0x06A6	0xF7FFFE83  BL	_GPIO_Digital_Input+0
;init.c, 176 :: 		}
L_end_gpio_init:
0x06AA	0xF8DDE000  LDR	LR, [SP, #0]
0x06AE	0xB001    ADD	SP, SP, #4
0x06B0	0x4770    BX	LR
0x06B2	0xBF00    NOP
0x06B4	0x10184002  	RCC_APB2ENR+0
0x06B8	0x101C4002  	RCC_APB1ENR+0
0x06BC	0x00044001  	AFIO_MAPR+0
0x06C0	0x08004001  	GPIOA_CRL+0
0x06C4	0x0000FFFF  	#-65536
0x06C8	0x08044001  	GPIOA_CRH+0
0x06CC	0x34903000  	#805319824
0x06D0	0x080C4001  	GPIOA_ODR+0
0x06D4	0x0C004001  	GPIOB_CRL+0
0x06D8	0xF00000FF  	#16773120
0x06DC	0x03833800  	#939524995
0x06E0	0x0C044001  	GPIOB_CRH+0
0x06E4	0x83388383  	#-2088533192
0x06E8	0x0C0C4001  	GPIOB_ODR+0
0x06EC	0x10004001  	GPIOC_CRL+0
0x06F0	0x38388380  	#-2088749000
0x06F4	0x10044001  	GPIOC_CRH+0
0x06F8	0x00F0FF00  	#-16776976
0x06FC	0x49030023  	#2312451
0x0700	0x100C4001  	GPIOC_ODR+0
0x0704	0x14004001  	GPIOD_CRL+0
0x0708	0x33330083  	#8598323
0x070C	0x14044001  	GPIOD_CRH+0
0x0710	0x140C4001  	GPIOD_ODR+0
0x0714	0x18004001  	GPIOE_CRL+0
0x0718	0x38388838  	#-2009581512
0x071C	0x18044001  	GPIOE_CRH+0
0x0720	0x180C4001  	GPIOE_ODR+0
0x0724	0x14084001  	GPIOD_IDR+0
; end of _gpio_init
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x03B0	0xB081    SUB	SP, SP, #4
0x03B2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x03B6	0xF04F0242  MOV	R2, #66
0x03BA	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x03BC	0xF7FFFEFE  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x03C0	0xF8DDE000  LDR	LR, [SP, #0]
0x03C4	0xB001    ADD	SP, SP, #4
0x03C6	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0xB28C    UXTH	R4, R1
0x01C4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01C6	0x4B77    LDR	R3, [PC, #476]
0x01C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01CC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01D4	0xF1B40FFF  CMP	R4, #255
0x01D8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01DA	0x4B73    LDR	R3, [PC, #460]
0x01DC	0x429D    CMP	R5, R3
0x01DE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01E0	0xF04F3333  MOV	R3, #858993459
0x01E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01E6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01E8	0x2D42    CMP	R5, #66
0x01EA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01EC	0xF04F3344  MOV	R3, #1145324612
0x01F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x01F2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x01F4	0xF64F73FF  MOVW	R3, #65535
0x01F8	0x429C    CMP	R4, R3
0x01FA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x01FC	0x4B6A    LDR	R3, [PC, #424]
0x01FE	0x429D    CMP	R5, R3
0x0200	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0202	0xF04F3333  MOV	R3, #858993459
0x0206	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0208	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020A	0xF04F3333  MOV	R3, #858993459
0x020E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0210	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0212	0x2D42    CMP	R5, #66
0x0214	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0216	0xF04F3344  MOV	R3, #1145324612
0x021A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x021C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021E	0xF04F3344  MOV	R3, #1145324612
0x0222	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0224	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0226	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0228	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x022A	0xF0050301  AND	R3, R5, #1
0x022E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0230	0x2100    MOVS	R1, #0
0x0232	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0234	0xF0050302  AND	R3, R5, #2
0x0238	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x023A	0xF40573C0  AND	R3, R5, #384
0x023E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0240	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0242	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0246	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0248	0xF0050304  AND	R3, R5, #4
0x024C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x024E	0xF0050320  AND	R3, R5, #32
0x0252	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0256	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x025A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x025C	0xF0050308  AND	R3, R5, #8
0x0260	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0262	0xF0050320  AND	R3, R5, #32
0x0266	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x026E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x4B4E    LDR	R3, [PC, #312]
0x0272	0xEA050303  AND	R3, R5, R3, LSL #0
0x0276	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0278	0x2003    MOVS	R0, #3
0x027A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x027C	0xF4057300  AND	R3, R5, #512
0x0280	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0282	0x2002    MOVS	R0, #2
0x0284	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0286	0xF4056380  AND	R3, R5, #1024
0x028A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x028C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x028E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0290	0xF005030C  AND	R3, R5, #12
0x0294	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0296	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0298	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xF00403FF  AND	R3, R4, #255
0x029E	0xB29B    UXTH	R3, R3
0x02A0	0x2B00    CMP	R3, #0
0x02A2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02A4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02A8	0xFA1FF884  UXTH	R8, R4
0x02AC	0x4632    MOV	R2, R6
0x02AE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B0	0x2808    CMP	R0, #8
0x02B2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02B4	0xF04F0301  MOV	R3, #1
0x02B8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02BC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02C0	0x42A3    CMP	R3, R4
0x02C2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02C4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02C6	0xF04F030F  MOV	R3, #15
0x02CA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02CC	0x43DB    MVN	R3, R3
0x02CE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02D2	0xFA01F305  LSL	R3, R1, R5
0x02D6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02DC	0xF4067381  AND	R3, R6, #258
0x02E0	0xF5B37F81  CMP	R3, #258
0x02E4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02E6	0xF2020414  ADDW	R4, R2, #20
0x02EA	0xF04F0301  MOV	R3, #1
0x02EE	0x4083    LSLS	R3, R0
0x02F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x02F2	0xF0060382  AND	R3, R6, #130
0x02F6	0x2B82    CMP	R3, #130
0x02F8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x02FA	0xF2020410  ADDW	R4, R2, #16
0x02FE	0xF04F0301  MOV	R3, #1
0x0302	0x4083    LSLS	R3, R0
0x0304	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0306	0x462F    MOV	R7, R5
0x0308	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x030A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x030C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x030E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0310	0xFA1FF088  UXTH	R0, R8
0x0314	0x460F    MOV	R7, R1
0x0316	0x4631    MOV	R1, R6
0x0318	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x031A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x031C	0x460F    MOV	R7, R1
0x031E	0x4629    MOV	R1, R5
0x0320	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0322	0xF1B00FFF  CMP	R0, #255
0x0326	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0328	0x1D33    ADDS	R3, R6, #4
0x032A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0330	0x2A08    CMP	R2, #8
0x0332	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0334	0xF2020408  ADDW	R4, R2, #8
0x0338	0xF04F0301  MOV	R3, #1
0x033C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0340	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0344	0x42A3    CMP	R3, R4
0x0346	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0348	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x034A	0xF04F030F  MOV	R3, #15
0x034E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0350	0x43DB    MVN	R3, R3
0x0352	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0356	0xFA07F305  LSL	R3, R7, R5
0x035A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x035E	0xF4017381  AND	R3, R1, #258
0x0362	0xF5B37F81  CMP	R3, #258
0x0366	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0368	0xF2060514  ADDW	R5, R6, #20
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0x40A3    LSLS	R3, R4
0x0376	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0378	0xF0010382  AND	R3, R1, #130
0x037C	0x2B82    CMP	R3, #130
0x037E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0380	0xF2060510  ADDW	R5, R6, #16
0x0384	0xF2020408  ADDW	R4, R2, #8
0x0388	0xF04F0301  MOV	R3, #1
0x038C	0x40A3    LSLS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0390	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0392	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0394	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0396	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0398	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xFC00FFFF  	#-1024
0x03A8	0x00140008  	#524308
0x03AC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0528	0xB081    SUB	SP, SP, #4
0x052A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x052E	0x4A04    LDR	R2, [PC, #16]
0x0530	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0532	0xF7FFFE43  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0536	0xF8DDE000  LDR	LR, [SP, #0]
0x053A	0xB001    ADD	SP, SP, #4
0x053C	0x4770    BX	LR
0x053E	0xBF00    NOP
0x0540	0x00140008  	#524308
; end of _GPIO_Digital_Output
_xuat_32bit:
;init.c, 2 :: 		void xuat_32bit(unsigned long data_dich){
0x0728	0x4601    MOV	R1, R0
; data_dich start address is: 4 (R1)
;init.c, 3 :: 		unsigned char vt_dich=32;
0x072A	0x2020    MOVS	R0, #32
;init.c, 4 :: 		unsigned long shift_data=data_dich;
; shift_data start address is: 12 (R3)
0x072C	0x460B    MOV	R3, R1
; data_dich end address is: 4 (R1)
;init.c, 5 :: 		OE=1;
0x072E	0x2201    MOVS	R2, #1
0x0730	0xB252    SXTB	R2, R2
0x0732	0x491C    LDR	R1, [PC, #112]
0x0734	0x600A    STR	R2, [R1, #0]
; shift_data end address is: 12 (R3)
0x0736	0xB2C2    UXTB	R2, R0
0x0738	0x4618    MOV	R0, R3
;init.c, 6 :: 		do{
0x073A	0xE000    B	L_xuat_32bit0
L__xuat_32bit187:
;init.c, 11 :: 		}while(vt_dich>0);
0x073C	0xB2DA    UXTB	R2, R3
;init.c, 6 :: 		do{
L_xuat_32bit0:
;init.c, 7 :: 		vt_dich--;
; vt_dich start address is: 8 (R2)
0x073E	0x1E51    SUBS	R1, R2, #1
0x0740	0xB2C9    UXTB	R1, R1
; vt_dich end address is: 8 (R2)
; vt_dich start address is: 12 (R3)
0x0742	0xB2CB    UXTB	R3, R1
;init.c, 8 :: 		DS=(shift_data>>vt_dich);
0x0744	0xFA20F201  LSR	R2, R0, R1
0x0748	0x4917    LDR	R1, [PC, #92]
0x074A	0x600A    STR	R2, [R1, #0]
;init.c, 9 :: 		xung_dich
0x074C	0x2200    MOVS	R2, #0
0x074E	0xB252    SXTB	R2, R2
0x0750	0x4916    LDR	R1, [PC, #88]
0x0752	0x600A    STR	R2, [R1, #0]
0x0754	0x2201    MOVS	R2, #1
0x0756	0xB252    SXTB	R2, R2
0x0758	0x4914    LDR	R1, [PC, #80]
0x075A	0x600A    STR	R2, [R1, #0]
;init.c, 10 :: 		Delay_us(10);
0x075C	0xF2400777  MOVW	R7, #119
0x0760	0xF2C00700  MOVT	R7, #0
0x0764	0xBF00    NOP
0x0766	0xBF00    NOP
L_xuat_32bit3:
0x0768	0x1E7F    SUBS	R7, R7, #1
0x076A	0xD1FD    BNE	L_xuat_32bit3
0x076C	0xBF00    NOP
0x076E	0xBF00    NOP
0x0770	0xBF00    NOP
;init.c, 11 :: 		}while(vt_dich>0);
0x0772	0x2B00    CMP	R3, #0
0x0774	0xD8E2    BHI	L__xuat_32bit187
; vt_dich end address is: 12 (R3)
;init.c, 12 :: 		OE=0;
0x0776	0x2200    MOVS	R2, #0
0x0778	0xB252    SXTB	R2, R2
0x077A	0x490A    LDR	R1, [PC, #40]
0x077C	0x600A    STR	R2, [R1, #0]
;init.c, 13 :: 		xung_xuat
0x077E	0x490C    LDR	R1, [PC, #48]
0x0780	0x600A    STR	R2, [R1, #0]
0x0782	0x2201    MOVS	R2, #1
0x0784	0xB252    SXTB	R2, R2
0x0786	0x490A    LDR	R1, [PC, #40]
0x0788	0x600A    STR	R2, [R1, #0]
;init.c, 14 :: 		Delay_us(10);
0x078A	0xF2400777  MOVW	R7, #119
0x078E	0xF2C00700  MOVT	R7, #0
L_xuat_32bit5:
0x0792	0x1E7F    SUBS	R7, R7, #1
0x0794	0xD1FD    BNE	L_xuat_32bit5
0x0796	0xBF00    NOP
0x0798	0xBF00    NOP
0x079A	0xBF00    NOP
0x079C	0xBF00    NOP
0x079E	0xBF00    NOP
;init.c, 15 :: 		}
L_end_xuat_32bit:
0x07A0	0x4770    BX	LR
0x07A2	0xBF00    NOP
0x07A4	0x81844222  	GPIOD_ODR+0
0x07A8	0x81884222  	GPIOD_ODR+0
0x07AC	0x01B04222  	GPIOC_ODR+0
0x07B0	0x81804222  	GPIOD_ODR+0
; end of _xuat_32bit
_usart2_init:
;init.c, 101 :: 		void usart2_init(){
;init.c, 102 :: 		USART2_CR1bits.UE=1; // enable uart1
0x082C	0x2201    MOVS	R2, #1
0x082E	0xB252    SXTB	R2, R2
0x0830	0x480C    LDR	R0, [PC, #48]
0x0832	0x6002    STR	R2, [R0, #0]
;init.c, 103 :: 		USART2_BRR=0X1D4C;    // bauld=9600;
0x0834	0xF641514C  MOVW	R1, #7500
0x0838	0x480B    LDR	R0, [PC, #44]
0x083A	0x6001    STR	R1, [R0, #0]
;init.c, 104 :: 		USART2_CR1bits.M=0;  // 8bit data
0x083C	0x2100    MOVS	R1, #0
0x083E	0xB249    SXTB	R1, R1
0x0840	0x480A    LDR	R0, [PC, #40]
0x0842	0x6001    STR	R1, [R0, #0]
;init.c, 105 :: 		USART2_CR1bits.PCE=0; // no parity
0x0844	0x480A    LDR	R0, [PC, #40]
0x0846	0x6001    STR	R1, [R0, #0]
;init.c, 106 :: 		USART2_CR1bits.RXNEIE=1;// enable interrupt receiver
0x0848	0x480A    LDR	R0, [PC, #40]
0x084A	0x6002    STR	R2, [R0, #0]
;init.c, 107 :: 		USART2_CR1bits.RE=1; // enable receiver
0x084C	0x480A    LDR	R0, [PC, #40]
0x084E	0x6002    STR	R2, [R0, #0]
;init.c, 108 :: 		USART2_CR1bits.TE=1;  //enable transmitter
0x0850	0x480A    LDR	R0, [PC, #40]
0x0852	0x6002    STR	R2, [R0, #0]
;init.c, 109 :: 		USART2_CR2=0;   // 1 stop bit
0x0854	0x2100    MOVS	R1, #0
0x0856	0x480A    LDR	R0, [PC, #40]
0x0858	0x6001    STR	R1, [R0, #0]
;init.c, 110 :: 		USART2_CR3=0;
0x085A	0x2100    MOVS	R1, #0
0x085C	0x4809    LDR	R0, [PC, #36]
0x085E	0x6001    STR	R1, [R0, #0]
;init.c, 114 :: 		}
L_end_usart2_init:
0x0860	0x4770    BX	LR
0x0862	0xBF00    NOP
0x0864	0x81B44208  	USART2_CR1bits+0
0x0868	0x44084000  	USART2_BRR+0
0x086C	0x81B04208  	USART2_CR1bits+0
0x0870	0x81A84208  	USART2_CR1bits+0
0x0874	0x81944208  	USART2_CR1bits+0
0x0878	0x81884208  	USART2_CR1bits+0
0x087C	0x818C4208  	USART2_CR1bits+0
0x0880	0x44104000  	USART2_CR2+0
0x0884	0x44144000  	USART2_CR3+0
; end of _usart2_init
_uart4__init:
;init.c, 58 :: 		void uart4__init(){
;init.c, 60 :: 		UART4_CR1bits.UE=1; // enable uart1
0x07B4	0x2201    MOVS	R2, #1
0x07B6	0xB252    SXTB	R2, R2
0x07B8	0x4811    LDR	R0, [PC, #68]
0x07BA	0x6002    STR	R2, [R0, #0]
;init.c, 61 :: 		UART4_CR1bits.M=0;  // 8bit data
0x07BC	0x2100    MOVS	R1, #0
0x07BE	0xB249    SXTB	R1, R1
0x07C0	0x4810    LDR	R0, [PC, #64]
0x07C2	0x6001    STR	R1, [R0, #0]
;init.c, 62 :: 		UART4_CR1bits.PCE=0; // no parity
0x07C4	0x4810    LDR	R0, [PC, #64]
0x07C6	0x6001    STR	R1, [R0, #0]
;init.c, 63 :: 		UART4_CR1bits.RXNEIE=1;// enable interrupt receiver
0x07C8	0x4810    LDR	R0, [PC, #64]
0x07CA	0x6002    STR	R2, [R0, #0]
;init.c, 64 :: 		UART4_CR1bits.RE=1; // enable receiver
0x07CC	0x4810    LDR	R0, [PC, #64]
0x07CE	0x6002    STR	R2, [R0, #0]
;init.c, 65 :: 		UART4_CR1bits.TE=1;  //enable transmitter
0x07D0	0x4810    LDR	R0, [PC, #64]
0x07D2	0x6002    STR	R2, [R0, #0]
;init.c, 66 :: 		UART4_BRR=0X1D4C;   // bauld=9600;
0x07D4	0xF641514C  MOVW	R1, #7500
0x07D8	0x480F    LDR	R0, [PC, #60]
0x07DA	0x6001    STR	R1, [R0, #0]
;init.c, 69 :: 		UART4_CR2=0;   // 1 stop bit
0x07DC	0x2100    MOVS	R1, #0
0x07DE	0x480F    LDR	R0, [PC, #60]
0x07E0	0x6001    STR	R1, [R0, #0]
;init.c, 70 :: 		UART4_CR3=0;
0x07E2	0x2100    MOVS	R1, #0
0x07E4	0x480E    LDR	R0, [PC, #56]
0x07E6	0x6001    STR	R1, [R0, #0]
;init.c, 72 :: 		NVIC_SETENA1bits.SETENA52=1; //enable interrupt usart
0x07E8	0x490E    LDR	R1, [PC, #56]
0x07EA	0x6808    LDR	R0, [R1, #0]
0x07EC	0xF3625014  BFI	R0, R2, #20, #1
0x07F0	0x6008    STR	R0, [R1, #0]
;init.c, 73 :: 		NVIC_IP14bits.PRI_59=0x00; // priority
0x07F2	0x2200    MOVS	R2, #0
0x07F4	0x490C    LDR	R1, [PC, #48]
0x07F6	0x6808    LDR	R0, [R1, #0]
0x07F8	0xF362601F  BFI	R0, R2, #24, #8
0x07FC	0x6008    STR	R0, [R1, #0]
;init.c, 74 :: 		}
L_end_uart4__init:
0x07FE	0x4770    BX	LR
0x0800	0x81B44209  	UART4_CR1bits+0
0x0804	0x81B04209  	UART4_CR1bits+0
0x0808	0x81A84209  	UART4_CR1bits+0
0x080C	0x81944209  	UART4_CR1bits+0
0x0810	0x81884209  	UART4_CR1bits+0
0x0814	0x818C4209  	UART4_CR1bits+0
0x0818	0x4C084000  	UART4_BRR+0
0x081C	0x4C104000  	UART4_CR2+0
0x0820	0x4C144000  	UART4_CR3+0
0x0824	0xE104E000  	NVIC_SETENA1bits+0
0x0828	0xE438E000  	NVIC_IP14bits+0
; end of _uart4__init
_timer1_init:
;init.c, 17 :: 		void timer1_init(){ //20 ms
;init.c, 18 :: 		TIM1_CR1bits.DIR_=0;  // directon 0:upcounter, 1: down
0x0408	0x2100    MOVS	R1, #0
0x040A	0xB249    SXTB	R1, R1
0x040C	0x4813    LDR	R0, [PC, #76]
0x040E	0x6001    STR	R1, [R0, #0]
;init.c, 19 :: 		TIM1_CR1bits.ARPE=0; // auto-reload Preload Enable
0x0410	0x4813    LDR	R0, [PC, #76]
0x0412	0x6001    STR	R1, [R0, #0]
;init.c, 20 :: 		TIM1_CR1bits.OPM=0;     // one pulse mode / 0: counter non-stop; 1: stop when CEN bit clear
0x0414	0x4813    LDR	R0, [PC, #76]
0x0416	0x6001    STR	R1, [R0, #0]
;init.c, 21 :: 		TIM1_PSC=10000;  // PRESCALE VALUE(16bit)  frequency = Fclk/(PSC+1)
0x0418	0xF2427110  MOVW	R1, #10000
0x041C	0x4812    LDR	R0, [PC, #72]
0x041E	0x6001    STR	R1, [R0, #0]
;init.c, 22 :: 		TIM1_ARR=144;    // AUTO-RELOAD VALUE
0x0420	0x2190    MOVS	R1, #144
0x0422	0x4812    LDR	R0, [PC, #72]
0x0424	0x6001    STR	R1, [R0, #0]
;init.c, 25 :: 		TIM1_CNT=0;      // counter value
0x0426	0x2100    MOVS	R1, #0
0x0428	0x4811    LDR	R0, [PC, #68]
0x042A	0x6001    STR	R1, [R0, #0]
;init.c, 26 :: 		TIM1_DIERbits.UIE=1;  // DMA interrup enable Register  - UIE: update interrup enable
0x042C	0x2301    MOVS	R3, #1
0x042E	0xB25B    SXTB	R3, R3
0x0430	0x4810    LDR	R0, [PC, #64]
0x0432	0x6003    STR	R3, [R0, #0]
;init.c, 27 :: 		NVIC_SETENA0bits.SETENA25=1;
0x0434	0x4910    LDR	R1, [PC, #64]
0x0436	0x6808    LDR	R0, [R1, #0]
0x0438	0xF3636059  BFI	R0, R3, #25, #1
0x043C	0x6008    STR	R0, [R1, #0]
;init.c, 28 :: 		NVIC_IP6bits.PRI_25=0x00;
0x043E	0x2200    MOVS	R2, #0
0x0440	0x490E    LDR	R1, [PC, #56]
0x0442	0x8808    LDRH	R0, [R1, #0]
0x0444	0xF362200F  BFI	R0, R2, #8, #8
0x0448	0x8008    STRH	R0, [R1, #0]
;init.c, 29 :: 		TIM1_CR1bits.CEN=1;    //1 enable counter
0x044A	0x480D    LDR	R0, [PC, #52]
0x044C	0x6003    STR	R3, [R0, #0]
;init.c, 30 :: 		NVIC_IP8bits.PRI_32=0xf0; // priority
0x044E	0x22F0    MOVS	R2, #240
0x0450	0x490C    LDR	R1, [PC, #48]
0x0452	0x7808    LDRB	R0, [R1, #0]
0x0454	0xF3620007  BFI	R0, R2, #0, #8
0x0458	0x7008    STRB	R0, [R1, #0]
;init.c, 31 :: 		}
L_end_timer1_init:
0x045A	0x4770    BX	LR
0x045C	0x80104225  	TIM1_CR1bits+0
0x0460	0x801C4225  	TIM1_CR1bits+0
0x0464	0x800C4225  	TIM1_CR1bits+0
0x0468	0x2C284001  	TIM1_PSC+0
0x046C	0x2C2C4001  	TIM1_ARR+0
0x0470	0x2C244001  	TIM1_CNT+0
0x0474	0x81804225  	TIM1_DIERbits+0
0x0478	0xE100E000  	NVIC_SETENA0bits+0
0x047C	0xE418E000  	NVIC_IP6bits+0
0x0480	0x80004225  	TIM1_CR1bits+0
0x0484	0xE420E000  	NVIC_IP8bits+0
; end of _timer1_init
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x03E8	0xB081    SUB	SP, SP, #4
0x03EA	0xB213    SXTH	R3, R2
0x03EC	0x4602    MOV	R2, R0
0x03EE	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x03F0	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x03F2	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x03F4	0xB22C    SXTH	R4, R5
0x03F6	0x1E6B    SUBS	R3, R5, #1
0x03F8	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x03FA	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x03FC	0x7008    STRB	R0, [R1, #0]
0x03FE	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x0400	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x0402	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x0404	0xB001    ADD	SP, SP, #4
0x0406	0x4770    BX	LR
; end of _memset
_uart4_chr:
;init.c, 76 :: 		void uart4_chr(unsigned char data_usart4_tx){
;init.c, 77 :: 		while(UART4_SRbits.TC==0);
L_uart4_chr11:
0x03C8	0x4A05    LDR	R2, [PC, #20]
0x03CA	0x6811    LDR	R1, [R2, #0]
0x03CC	0xB901    CBNZ	R1, L_uart4_chr12
0x03CE	0xE7FB    B	L_uart4_chr11
L_uart4_chr12:
;init.c, 78 :: 		UART4_DRbits.DR=data_usart4_tx;
0x03D0	0xB2C3    UXTB	R3, R0
0x03D2	0x4A04    LDR	R2, [PC, #16]
0x03D4	0x8811    LDRH	R1, [R2, #0]
0x03D6	0xF3630108  BFI	R1, R3, #0, #9
0x03DA	0x8011    STRH	R1, [R2, #0]
;init.c, 79 :: 		}
L_end_uart4_chr:
0x03DC	0x4770    BX	LR
0x03DE	0xBF00    NOP
0x03E0	0x80184209  	UART4_SRbits+0
0x03E4	0x4C044000  	UART4_DRbits+0
; end of _uart4_chr
___CC2DW:
;__Lib_System_101_102_103.c, 21 :: 		
0x0514	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 23 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 24 :: 		
0x0516	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 25 :: 		
0x051A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 26 :: 		
0x051E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 27 :: 		
0x0522	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 29 :: 		
L_end___CC2DW:
0x0524	0xB001    ADD	SP, SP, #4
0x0526	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 63 :: 		
0x0488	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 65 :: 		
0x048A	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 66 :: 		
0x048E	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 67 :: 		
0x0492	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 68 :: 		
0x0496	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 69 :: 		
0x0498	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 70 :: 		
0x049C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 71 :: 		
0x049E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 72 :: 		
0x04A0	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 73 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 74 :: 		
0x04A2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 75 :: 		
0x04A6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x04AA	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x04AC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 78 :: 		
0x04B0	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 79 :: 		
0x04B2	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 80 :: 		
0x04B4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 81 :: 		
0x04B8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 82 :: 		
0x04BC	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
L_norep:
;__Lib_System_101_102_103.c, 85 :: 		
L_end___FillZeros:
0x04BE	0xB001    ADD	SP, SP, #4
0x04C0	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 333 :: 		
0x125C	0xB082    SUB	SP, SP, #8
0x125E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 336 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1262	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 337 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1264	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 338 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1266	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 345 :: 		
0x1268	0xF64B3080  MOVW	R0, #48000
0x126C	0x4281    CMP	R1, R0
0x126E	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC228
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 346 :: 		
0x1270	0x4832    LDR	R0, [PC, #200]
0x1272	0x6800    LDR	R0, [R0, #0]
0x1274	0xF0400102  ORR	R1, R0, #2
0x1278	0x4830    LDR	R0, [PC, #192]
0x127A	0x6001    STR	R1, [R0, #0]
0x127C	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC229
L___Lib_System_101_102_103_InitialSetUpRCCRCC228:
;__Lib_System_101_102_103.c, 347 :: 		
; Fosc_kHz start address is: 4 (R1)
0x127E	0xF64550C0  MOVW	R0, #24000
0x1282	0x4281    CMP	R1, R0
0x1284	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 348 :: 		
0x1286	0x482D    LDR	R0, [PC, #180]
0x1288	0x6800    LDR	R0, [R0, #0]
0x128A	0xF0400101  ORR	R1, R0, #1
0x128E	0x482B    LDR	R0, [PC, #172]
0x1290	0x6001    STR	R1, [R0, #0]
0x1292	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
L___Lib_System_101_102_103_InitialSetUpRCCRCC230:
;__Lib_System_101_102_103.c, 350 :: 		
0x1294	0x4829    LDR	R0, [PC, #164]
0x1296	0x6801    LDR	R1, [R0, #0]
0x1298	0xF06F0007  MVN	R0, #7
0x129C	0x4001    ANDS	R1, R0
0x129E	0x4827    LDR	R0, [PC, #156]
0x12A0	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
L___Lib_System_101_102_103_InitialSetUpRCCRCC229:
;__Lib_System_101_102_103.c, 352 :: 		
0x12A2	0xF7FFF90F  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 354 :: 		
0x12A6	0x4826    LDR	R0, [PC, #152]
0x12A8	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 355 :: 		
0x12AA	0x4826    LDR	R0, [PC, #152]
0x12AC	0xEA020100  AND	R1, R2, R0, LSL #0
0x12B0	0x4825    LDR	R0, [PC, #148]
0x12B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x12B4	0xF0020001  AND	R0, R2, #1
0x12B8	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x12BA	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 358 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x12BC	0x4822    LDR	R0, [PC, #136]
0x12BE	0x6800    LDR	R0, [R0, #0]
0x12C0	0xF0000002  AND	R0, R0, #2
0x12C4	0x2800    CMP	R0, #0
0x12C6	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
;__Lib_System_101_102_103.c, 359 :: 		
0x12C8	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 360 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x12CA	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 357 :: 		
0x12CC	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 360 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 362 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x12CE	0xF4023080  AND	R0, R2, #65536
0x12D2	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 363 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x12D4	0x481C    LDR	R0, [PC, #112]
0x12D6	0x6800    LDR	R0, [R0, #0]
0x12D8	0xF4003000  AND	R0, R0, #131072
0x12DC	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 364 :: 		
0x12DE	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 365 :: 		
0x12E0	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x12E2	0x460A    MOV	R2, R1
0x12E4	0x9901    LDR	R1, [SP, #4]
0x12E6	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 362 :: 		
0x12E8	0x9101    STR	R1, [SP, #4]
0x12EA	0x4611    MOV	R1, R2
0x12EC	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 365 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 367 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x12EE	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x12F2	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 368 :: 		
0x12F4	0x4814    LDR	R0, [PC, #80]
0x12F6	0x6800    LDR	R0, [R0, #0]
0x12F8	0xF0407180  ORR	R1, R0, #16777216
0x12FC	0x4812    LDR	R0, [PC, #72]
0x12FE	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1300	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 369 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
0x1302	0x4811    LDR	R0, [PC, #68]
0x1304	0x6800    LDR	R0, [R0, #0]
0x1306	0xF0007000  AND	R0, R0, #33554432
0x130A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 370 :: 		
0x130C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 371 :: 		
0x130E	0x460A    MOV	R2, R1
0x1310	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 367 :: 		
;__Lib_System_101_102_103.c, 371 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 374 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
; ulRCC_CFGR start address is: 8 (R2)
0x1312	0x480B    LDR	R0, [PC, #44]
0x1314	0x6800    LDR	R0, [R0, #0]
0x1316	0xF000010C  AND	R1, R0, #12
0x131A	0x0090    LSLS	R0, R2, #2
0x131C	0xF000000C  AND	R0, R0, #12
0x1320	0x4281    CMP	R1, R0
0x1322	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
;__Lib_System_101_102_103.c, 375 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1324	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 377 :: 		
L_end_InitialSetUpRCCRCC2:
0x1326	0xF8DDE000  LDR	LR, [SP, #0]
0x132A	0xB002    ADD	SP, SP, #8
0x132C	0x4770    BX	LR
0x132E	0xBF00    NOP
0x1330	0x00810101  	#16842881
0x1334	0x0002001D  	#1900546
0x1338	0x19400001  	#72000
0x133C	0x20004002  	FLASH_ACR+0
0x1340	0x10044002  	RCC_CFGR+0
0x1344	0xFFFF000F  	#1048575
0x1348	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 312 :: 		
0x04C4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 315 :: 		
0x04C6	0x480F    LDR	R0, [PC, #60]
0x04C8	0x6800    LDR	R0, [R0, #0]
0x04CA	0xF0400101  ORR	R1, R0, #1
0x04CE	0x480D    LDR	R0, [PC, #52]
0x04D0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 318 :: 		
0x04D2	0x490D    LDR	R1, [PC, #52]
0x04D4	0x480D    LDR	R0, [PC, #52]
0x04D6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 321 :: 		
0x04D8	0x480A    LDR	R0, [PC, #40]
0x04DA	0x6801    LDR	R1, [R0, #0]
0x04DC	0x480C    LDR	R0, [PC, #48]
0x04DE	0x4001    ANDS	R1, R0
0x04E0	0x4808    LDR	R0, [PC, #32]
0x04E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 324 :: 		
0x04E4	0x4807    LDR	R0, [PC, #28]
0x04E6	0x6801    LDR	R1, [R0, #0]
0x04E8	0xF46F2080  MVN	R0, #262144
0x04EC	0x4001    ANDS	R1, R0
0x04EE	0x4805    LDR	R0, [PC, #20]
0x04F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 327 :: 		
0x04F2	0x4806    LDR	R0, [PC, #24]
0x04F4	0x6801    LDR	R1, [R0, #0]
0x04F6	0xF46F00FE  MVN	R0, #8323072
0x04FA	0x4001    ANDS	R1, R0
0x04FC	0x4803    LDR	R0, [PC, #12]
0x04FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 331 :: 		
L_end_SystemClockSetDefault:
0x0500	0xB001    ADD	SP, SP, #4
0x0502	0x4770    BX	LR
0x0504	0x10004002  	RCC_CR+0
0x0508	0x0000F8FF  	#-117506048
0x050C	0x10044002  	RCC_CFGR+0
0x0510	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 379 :: 		
0x1A30	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 380 :: 		
0x1A32	0x4902    LDR	R1, [PC, #8]
0x1A34	0x4802    LDR	R0, [PC, #8]
0x1A36	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 381 :: 		
L_end_InitialSetUpFosc:
0x1A38	0xB001    ADD	SP, SP, #4
0x1A3A	0x4770    BX	LR
0x1A3C	0x19400001  	#72000
0x1A40	0x00382000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 262 :: 		
0x0888	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 263 :: 		
L___GenExcept24:
0x088A	0xE7FE    B	L___GenExcept24
;__Lib_System_101_102_103.c, 264 :: 		
L_end___GenExcept:
0x088C	0xB001    ADD	SP, SP, #4
0x088E	0x4770    BX	LR
; end of ___GenExcept
0x1B18	0xB500    PUSH	(R14)
0x1B1A	0xF8DFB014  LDR	R11, [PC, #20]
0x1B1E	0xF8DFA014  LDR	R10, [PC, #20]
0x1B22	0xF8DFC014  LDR	R12, [PC, #20]
0x1B26	0xF7FEFCF5  BL	1300
0x1B2A	0xBD00    POP	(R15)
0x1B2C	0x4770    BX	LR
0x1B2E	0xBF00    NOP
0x1B30	0x00002000  	#536870912
0x1B34	0x00172000  	#536870935
0x1B38	0x1AB00000  	#6832
0x1B98	0xB500    PUSH	(R14)
0x1B9A	0xF8DFB010  LDR	R11, [PC, #16]
0x1B9E	0xF8DFA010  LDR	R10, [PC, #16]
0x1BA2	0xF7FEFC71  BL	1160
0x1BA6	0xBD00    POP	(R15)
0x1BA8	0x4770    BX	LR
0x1BAA	0xBF00    NOP
0x1BAC	0x00002000  	#536870912
0x1BB0	0x00A02000  	#536871072
_uart4_rx:
;botrungtam.c, 582 :: 		void uart4_rx() iv IVT_INT_UART4 ics ICS_AUTO {
;botrungtam.c, 585 :: 		if(UART4_SRbits.RXNE){   // RXNE: Read data register not empty
0x0890	0x4918    LDR	R1, [PC, #96]
0x0892	0x6808    LDR	R0, [R1, #0]
0x0894	0x2800    CMP	R0, #0
0x0896	0xD02B    BEQ	L_uart4_rx160
;botrungtam.c, 586 :: 		UART4_SRbits.RXNE=0;
0x0898	0x2100    MOVS	R1, #0
0x089A	0xB249    SXTB	R1, R1
0x089C	0x4815    LDR	R0, [PC, #84]
0x089E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 587 :: 		data_rc=UART4_DRbits.DR;
0x08A0	0x4815    LDR	R0, [PC, #84]
0x08A2	0x8800    LDRH	R0, [R0, #0]
0x08A4	0xF3C00008  UBFX	R0, R0, #0, #9
; data_rc start address is: 12 (R3)
0x08A8	0xB2C3    UXTB	R3, R0
;botrungtam.c, 591 :: 		if(DATA_TRUE){
0x08AA	0x4814    LDR	R0, [PC, #80]
0x08AC	0x7800    LDRB	R0, [R0, #0]
0x08AE	0xB140    CBZ	R0, L_uart4_rx161
;botrungtam.c, 592 :: 		buf_rc_u4[count_buf_rc_4++]=data_rc;
0x08B0	0x4A13    LDR	R2, [PC, #76]
0x08B2	0x7811    LDRB	R1, [R2, #0]
0x08B4	0x4813    LDR	R0, [PC, #76]
0x08B6	0x1840    ADDS	R0, R0, R1
0x08B8	0x7003    STRB	R3, [R0, #0]
0x08BA	0x4610    MOV	R0, R2
0x08BC	0x7800    LDRB	R0, [R0, #0]
0x08BE	0x1C40    ADDS	R0, R0, #1
0x08C0	0x7010    STRB	R0, [R2, #0]
;botrungtam.c, 593 :: 		}
L_uart4_rx161:
;botrungtam.c, 594 :: 		if(count_buf_rc_4==0){    // received header
0x08C2	0x480F    LDR	R0, [PC, #60]
0x08C4	0x7800    LDRB	R0, [R0, #0]
0x08C6	0xB920    CBNZ	R0, L_uart4_rx162
;botrungtam.c, 595 :: 		if(data_rc==0x4B){    // header is "K"
0x08C8	0x2B4B    CMP	R3, #75
0x08CA	0xD102    BNE	L_uart4_rx163
;botrungtam.c, 597 :: 		DATA_TRUE=1;
0x08CC	0x2101    MOVS	R1, #1
0x08CE	0x480B    LDR	R0, [PC, #44]
0x08D0	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 599 :: 		}
L_uart4_rx163:
;botrungtam.c, 600 :: 		}
L_uart4_rx162:
;botrungtam.c, 602 :: 		if(count_buf_rc_4>=6){
0x08D2	0x480B    LDR	R0, [PC, #44]
0x08D4	0x7800    LDRB	R0, [R0, #0]
0x08D6	0x2806    CMP	R0, #6
0x08D8	0xD30A    BCC	L_uart4_rx164
;botrungtam.c, 604 :: 		DATA_TRUE=0;
0x08DA	0x2100    MOVS	R1, #0
0x08DC	0x4807    LDR	R0, [PC, #28]
0x08DE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 605 :: 		if(data_rc==0x4D){    // "M"
0x08E0	0x2B4D    CMP	R3, #77
0x08E2	0xD105    BNE	L_uart4_rx165
; data_rc end address is: 12 (R3)
;botrungtam.c, 606 :: 		PROCESSING_RS485=1;
0x08E4	0x2101    MOVS	R1, #1
0x08E6	0x4808    LDR	R0, [PC, #32]
0x08E8	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 607 :: 		count_buf_rc_4=0;
0x08EA	0x2100    MOVS	R1, #0
0x08EC	0x4804    LDR	R0, [PC, #16]
0x08EE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 609 :: 		}
L_uart4_rx165:
;botrungtam.c, 610 :: 		}
L_uart4_rx164:
;botrungtam.c, 612 :: 		}
L_uart4_rx160:
;botrungtam.c, 613 :: 		}
L_end_uart4_rx:
0x08F0	0x4770    BX	LR
0x08F2	0xBF00    NOP
0x08F4	0x80144209  	UART4_SRbits+0
0x08F8	0x4C044000  	UART4_DRbits+0
0x08FC	0x00372000  	_DATA_TRUE+0
0x0900	0x00132000  	_count_buf_rc_4+0
0x0904	0x00172000  	_buf_rc_u4+0
0x0908	0x00362000  	_PROCESSING_RS485+0
; end of _uart4_rx
_timer1_isr:
;botrungtam.c, 135 :: 		void timer1_isr() iv IVT_INT_TIM1_UP ics ICS_AUTO { //20 ms
0x090C	0xB490    PUSH	(R4, R7)
0x090E	0xB081    SUB	SP, SP, #4
0x0910	0xF8CDE000  STR	LR, [SP, #0]
;botrungtam.c, 136 :: 		unsigned char i_isr=0,but_isr=0;
;botrungtam.c, 139 :: 		unsigned long shift=1;
;botrungtam.c, 141 :: 		if(TIM1_SRbits.UIF==1)
0x0914	0x497F    LDR	R1, [PC, #508]
0x0916	0x6808    LDR	R0, [R1, #0]
0x0918	0x2800    CMP	R0, #0
0x091A	0xF000847C  BEQ	L_timer1_isr40
;botrungtam.c, 143 :: 		TIM1_SRbits.UIF=0;
0x091E	0x2100    MOVS	R1, #0
0x0920	0xB249    SXTB	R1, R1
0x0922	0x487C    LDR	R0, [PC, #496]
0x0924	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 146 :: 		but_sample[0][SAMPLE-1]=!BUT1_0;
0x0926	0x497C    LDR	R1, [PC, #496]
0x0928	0x6808    LDR	R0, [R1, #0]
0x092A	0xF0800101  EOR	R1, R0, #1
0x092E	0x487B    LDR	R0, [PC, #492]
0x0930	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 147 :: 		but_sample[1][SAMPLE-1]=!BUT1_1;
0x0932	0x497B    LDR	R1, [PC, #492]
0x0934	0x6808    LDR	R0, [R1, #0]
0x0936	0xF0800101  EOR	R1, R0, #1
0x093A	0x487A    LDR	R0, [PC, #488]
0x093C	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 148 :: 		but_sample[2][SAMPLE-1]=!BUT1_2;
0x093E	0x497A    LDR	R1, [PC, #488]
0x0940	0x6808    LDR	R0, [R1, #0]
0x0942	0xF0800101  EOR	R1, R0, #1
0x0946	0x4879    LDR	R0, [PC, #484]
0x0948	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 150 :: 		but_sample[3][SAMPLE-1]=!BUT2_0;
0x094A	0x4979    LDR	R1, [PC, #484]
0x094C	0x6808    LDR	R0, [R1, #0]
0x094E	0xF0800101  EOR	R1, R0, #1
0x0952	0x4878    LDR	R0, [PC, #480]
0x0954	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 151 :: 		but_sample[4][SAMPLE-1]=!BUT2_1;
0x0956	0x4978    LDR	R1, [PC, #480]
0x0958	0x6808    LDR	R0, [R1, #0]
0x095A	0xF0800101  EOR	R1, R0, #1
0x095E	0x4877    LDR	R0, [PC, #476]
0x0960	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 152 :: 		but_sample[5][SAMPLE-1]=!BUT2_2;
0x0962	0x4977    LDR	R1, [PC, #476]
0x0964	0x6808    LDR	R0, [R1, #0]
0x0966	0xF0800101  EOR	R1, R0, #1
0x096A	0x4876    LDR	R0, [PC, #472]
0x096C	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 154 :: 		but_sample[6][SAMPLE-1]=!BUT3_0;
0x096E	0x4976    LDR	R1, [PC, #472]
0x0970	0x6808    LDR	R0, [R1, #0]
0x0972	0xF0800101  EOR	R1, R0, #1
0x0976	0x4875    LDR	R0, [PC, #468]
0x0978	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 155 :: 		but_sample[7][SAMPLE-1]=!BUT3_1;
0x097A	0x4975    LDR	R1, [PC, #468]
0x097C	0x6808    LDR	R0, [R1, #0]
0x097E	0xF0800101  EOR	R1, R0, #1
0x0982	0x4874    LDR	R0, [PC, #464]
0x0984	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 156 :: 		but_sample[8][SAMPLE-1]=!BUT3_2;
0x0986	0x4974    LDR	R1, [PC, #464]
0x0988	0x6808    LDR	R0, [R1, #0]
0x098A	0xF0800101  EOR	R1, R0, #1
0x098E	0x4873    LDR	R0, [PC, #460]
0x0990	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 158 :: 		but_sample[9][SAMPLE-1]=!BUT4_0;
0x0992	0x4973    LDR	R1, [PC, #460]
0x0994	0x6808    LDR	R0, [R1, #0]
0x0996	0xF0800101  EOR	R1, R0, #1
0x099A	0x4872    LDR	R0, [PC, #456]
0x099C	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 159 :: 		but_sample[10][SAMPLE-1]=!BUT4_1;
0x099E	0x4972    LDR	R1, [PC, #456]
0x09A0	0x6808    LDR	R0, [R1, #0]
0x09A2	0xF0800101  EOR	R1, R0, #1
0x09A6	0x4871    LDR	R0, [PC, #452]
0x09A8	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 161 :: 		but_sample[11][SAMPLE-1]=!BUT5_0;
0x09AA	0x4971    LDR	R1, [PC, #452]
0x09AC	0x6808    LDR	R0, [R1, #0]
0x09AE	0xF0800101  EOR	R1, R0, #1
0x09B2	0x4870    LDR	R0, [PC, #448]
0x09B4	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 162 :: 		but_sample[12][SAMPLE-1]=!BUT5_1;
0x09B6	0x4970    LDR	R1, [PC, #448]
0x09B8	0x6808    LDR	R0, [R1, #0]
0x09BA	0xF0800101  EOR	R1, R0, #1
0x09BE	0x486F    LDR	R0, [PC, #444]
0x09C0	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 164 :: 		but_sample[13][SAMPLE-1]=!BUT6_0;
0x09C2	0x496F    LDR	R1, [PC, #444]
0x09C4	0x6808    LDR	R0, [R1, #0]
0x09C6	0xF0800101  EOR	R1, R0, #1
0x09CA	0x486E    LDR	R0, [PC, #440]
0x09CC	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 166 :: 		but_sample[14][SAMPLE-1]=!BUT7_0;
0x09CE	0x496E    LDR	R1, [PC, #440]
0x09D0	0x6808    LDR	R0, [R1, #0]
0x09D2	0xF0800101  EOR	R1, R0, #1
0x09D6	0x486D    LDR	R0, [PC, #436]
0x09D8	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 168 :: 		but_sample[15][SAMPLE-1]=!BUT8_0;
0x09DA	0x496D    LDR	R1, [PC, #436]
0x09DC	0x6808    LDR	R0, [R1, #0]
0x09DE	0xF0800101  EOR	R1, R0, #1
0x09E2	0x486C    LDR	R0, [PC, #432]
0x09E4	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 169 :: 		but_sample[16][SAMPLE-1]=!BUT8_1;
0x09E6	0x496C    LDR	R1, [PC, #432]
0x09E8	0x6808    LDR	R0, [R1, #0]
0x09EA	0xF0800101  EOR	R1, R0, #1
0x09EE	0x486B    LDR	R0, [PC, #428]
0x09F0	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 171 :: 		but_sample[17][SAMPLE-1]=!BUT9_0;
0x09F2	0x496B    LDR	R1, [PC, #428]
0x09F4	0x6808    LDR	R0, [R1, #0]
0x09F6	0xF0800101  EOR	R1, R0, #1
0x09FA	0x486A    LDR	R0, [PC, #424]
0x09FC	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 172 :: 		but_sample[18][SAMPLE-1]=!BUT9_1;
0x09FE	0x496A    LDR	R1, [PC, #424]
0x0A00	0x6808    LDR	R0, [R1, #0]
0x0A02	0xF0800101  EOR	R1, R0, #1
0x0A06	0x4869    LDR	R0, [PC, #420]
0x0A08	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 174 :: 		but_sample[19][SAMPLE-1]=!BUT10_0;
0x0A0A	0x4969    LDR	R1, [PC, #420]
0x0A0C	0x6808    LDR	R0, [R1, #0]
0x0A0E	0xF0800101  EOR	R1, R0, #1
0x0A12	0x4868    LDR	R0, [PC, #416]
0x0A14	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 175 :: 		but_sample[20][SAMPLE-1]=!BUT10_1;
0x0A16	0x4968    LDR	R1, [PC, #416]
0x0A18	0x6808    LDR	R0, [R1, #0]
0x0A1A	0xF0800101  EOR	R1, R0, #1
0x0A1E	0x4867    LDR	R0, [PC, #412]
0x0A20	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 177 :: 		but_sample[21][SAMPLE-1]=!BUT11_0;
0x0A22	0x4967    LDR	R1, [PC, #412]
0x0A24	0x6808    LDR	R0, [R1, #0]
0x0A26	0xF0800101  EOR	R1, R0, #1
0x0A2A	0x4866    LDR	R0, [PC, #408]
0x0A2C	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 178 :: 		but_sample[22][SAMPLE-1]=!BUT11_1;
0x0A2E	0x4966    LDR	R1, [PC, #408]
0x0A30	0x6808    LDR	R0, [R1, #0]
0x0A32	0xF0800101  EOR	R1, R0, #1
0x0A36	0x4865    LDR	R0, [PC, #404]
0x0A38	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 180 :: 		but_sample[23][SAMPLE-1]=!BUT12_0;
0x0A3A	0x4965    LDR	R1, [PC, #404]
0x0A3C	0x6808    LDR	R0, [R1, #0]
0x0A3E	0xF0800101  EOR	R1, R0, #1
0x0A42	0x4864    LDR	R0, [PC, #400]
0x0A44	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 182 :: 		but_sample[24][SAMPLE-1]=!BUT13_0;
0x0A46	0x4964    LDR	R1, [PC, #400]
0x0A48	0x6808    LDR	R0, [R1, #0]
0x0A4A	0xF0800101  EOR	R1, R0, #1
0x0A4E	0x4863    LDR	R0, [PC, #396]
0x0A50	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 184 :: 		for(but_isr=0;but_isr<SUM_BUT;but_isr++){
; but_isr start address is: 12 (R3)
0x0A52	0x2300    MOVS	R3, #0
; but_isr end address is: 12 (R3)
L_timer1_isr41:
; but_isr start address is: 12 (R3)
0x0A54	0x2B19    CMP	R3, #25
0x0A56	0xF08080F1  BCS	L_timer1_isr42
;botrungtam.c, 185 :: 		for(i_isr=0;i_isr<SAMPLE-1;i_isr++){
; i_isr start address is: 16 (R4)
0x0A5A	0x2400    MOVS	R4, #0
; i_isr end address is: 16 (R4)
; but_isr end address is: 12 (R3)
L_timer1_isr44:
; i_isr start address is: 16 (R4)
; but_isr start address is: 12 (R3)
0x0A5C	0x2C01    CMP	R4, #1
0x0A5E	0xD20B    BCS	L_timer1_isr45
;botrungtam.c, 186 :: 		but_sample[but_isr][i_isr]=but_sample[but_isr][i_isr+1];
0x0A60	0x0059    LSLS	R1, R3, #1
0x0A62	0x485F    LDR	R0, [PC, #380]
0x0A64	0x1842    ADDS	R2, R0, R1
0x0A66	0x1911    ADDS	R1, R2, R4
0x0A68	0x1C60    ADDS	R0, R4, #1
0x0A6A	0xB200    SXTH	R0, R0
0x0A6C	0x1810    ADDS	R0, R2, R0
0x0A6E	0x7800    LDRB	R0, [R0, #0]
0x0A70	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 185 :: 		for(i_isr=0;i_isr<SAMPLE-1;i_isr++){
0x0A72	0x1C64    ADDS	R4, R4, #1
0x0A74	0xB2E4    UXTB	R4, R4
;botrungtam.c, 187 :: 		}
; i_isr end address is: 16 (R4)
0x0A76	0xE7F1    B	L_timer1_isr44
L_timer1_isr45:
;botrungtam.c, 188 :: 		but_sum_sample[but_isr]=0;
0x0A78	0x485A    LDR	R0, [PC, #360]
0x0A7A	0x18C1    ADDS	R1, R0, R3
0x0A7C	0x2000    MOVS	R0, #0
0x0A7E	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 189 :: 		for(i_isr=0;i_isr<SAMPLE;i_isr++){
; i_isr start address is: 16 (R4)
0x0A80	0x2400    MOVS	R4, #0
; i_isr end address is: 16 (R4)
; but_isr end address is: 12 (R3)
L_timer1_isr47:
; i_isr start address is: 16 (R4)
; but_isr start address is: 12 (R3)
0x0A82	0x2C02    CMP	R4, #2
0x0A84	0xD20C    BCS	L_timer1_isr48
;botrungtam.c, 190 :: 		but_sum_sample[but_isr]+=but_sample[but_isr][i_isr];
0x0A86	0x4857    LDR	R0, [PC, #348]
0x0A88	0x18C2    ADDS	R2, R0, R3
0x0A8A	0x0059    LSLS	R1, R3, #1
0x0A8C	0x4854    LDR	R0, [PC, #336]
0x0A8E	0x1840    ADDS	R0, R0, R1
0x0A90	0x1900    ADDS	R0, R0, R4
0x0A92	0x7801    LDRB	R1, [R0, #0]
0x0A94	0x7810    LDRB	R0, [R2, #0]
0x0A96	0x1840    ADDS	R0, R0, R1
0x0A98	0x7010    STRB	R0, [R2, #0]
;botrungtam.c, 189 :: 		for(i_isr=0;i_isr<SAMPLE;i_isr++){
0x0A9A	0x1C64    ADDS	R4, R4, #1
0x0A9C	0xB2E4    UXTB	R4, R4
;botrungtam.c, 191 :: 		}
; i_isr end address is: 16 (R4)
0x0A9E	0xE7F0    B	L_timer1_isr47
L_timer1_isr48:
;botrungtam.c, 192 :: 		if(but_sum_sample[but_isr]>=PRESS){
0x0AA0	0x4850    LDR	R0, [PC, #320]
0x0AA2	0x18C0    ADDS	R0, R0, R3
0x0AA4	0x7800    LDRB	R0, [R0, #0]
0x0AA6	0x2802    CMP	R0, #2
0x0AA8	0xD304    BCC	L_timer1_isr50
;botrungtam.c, 193 :: 		but_state[but_isr]=PRESS;
0x0AAA	0x484F    LDR	R0, [PC, #316]
0x0AAC	0x18C1    ADDS	R1, R0, R3
0x0AAE	0x2002    MOVS	R0, #2
0x0AB0	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 194 :: 		}
0x0AB2	0xE007    B	L_timer1_isr51
L_timer1_isr50:
;botrungtam.c, 195 :: 		else if(but_sum_sample[but_isr]==UNPRESS){
0x0AB4	0x484B    LDR	R0, [PC, #300]
0x0AB6	0x18C0    ADDS	R0, R0, R3
0x0AB8	0x7800    LDRB	R0, [R0, #0]
0x0ABA	0xB918    CBNZ	R0, L_timer1_isr52
;botrungtam.c, 196 :: 		but_state[but_isr]=UNPRESS;
0x0ABC	0x484A    LDR	R0, [PC, #296]
0x0ABE	0x18C1    ADDS	R1, R0, R3
0x0AC0	0x2000    MOVS	R0, #0
0x0AC2	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 197 :: 		}
L_timer1_isr52:
L_timer1_isr51:
;botrungtam.c, 198 :: 		if(but_state[but_isr]==PRESS){
0x0AC4	0x4848    LDR	R0, [PC, #288]
0x0AC6	0x18C0    ADDS	R0, R0, R3
0x0AC8	0x7800    LDRB	R0, [R0, #0]
0x0ACA	0x2802    CMP	R0, #2
0x0ACC	0xD11C    BNE	L_timer1_isr53
;botrungtam.c, 199 :: 		if(but_status[but_isr]==UNPRESS){
0x0ACE	0x4847    LDR	R0, [PC, #284]
0x0AD0	0x18C0    ADDS	R0, R0, R3
0x0AD2	0x7800    LDRB	R0, [R0, #0]
0x0AD4	0xB920    CBNZ	R0, L_timer1_isr54
;botrungtam.c, 200 :: 		but_status[but_isr]=PRES_DOW;
0x0AD6	0x4845    LDR	R0, [PC, #276]
0x0AD8	0x18C1    ADDS	R1, R0, R3
0x0ADA	0x2005    MOVS	R0, #5
0x0ADC	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 201 :: 		}
0x0ADE	0xE012    B	L_timer1_isr55
L_timer1_isr54:
;botrungtam.c, 202 :: 		else if(but_status[but_isr]==PRES_DOW){
0x0AE0	0x4842    LDR	R0, [PC, #264]
0x0AE2	0x18C0    ADDS	R0, R0, R3
0x0AE4	0x7800    LDRB	R0, [R0, #0]
0x0AE6	0x2805    CMP	R0, #5
0x0AE8	0xD104    BNE	L_timer1_isr56
;botrungtam.c, 203 :: 		but_status[but_isr]=PRESSING;
0x0AEA	0x4840    LDR	R0, [PC, #256]
0x0AEC	0x18C1    ADDS	R1, R0, R3
0x0AEE	0x2006    MOVS	R0, #6
0x0AF0	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 204 :: 		}
0x0AF2	0xE008    B	L_timer1_isr57
L_timer1_isr56:
;botrungtam.c, 205 :: 		else if(but_status[but_isr]==PRESSING){
0x0AF4	0x483D    LDR	R0, [PC, #244]
0x0AF6	0x18C0    ADDS	R0, R0, R3
0x0AF8	0x7800    LDRB	R0, [R0, #0]
0x0AFA	0x2806    CMP	R0, #6
0x0AFC	0xD103    BNE	L_timer1_isr58
;botrungtam.c, 206 :: 		but_status[but_isr]=PRESSING;
0x0AFE	0x483B    LDR	R0, [PC, #236]
0x0B00	0x18C1    ADDS	R1, R0, R3
0x0B02	0x2006    MOVS	R0, #6
0x0B04	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 207 :: 		}
L_timer1_isr58:
L_timer1_isr57:
L_timer1_isr55:
;botrungtam.c, 208 :: 		}
0x0B06	0xE096    B	L_timer1_isr59
L_timer1_isr53:
;botrungtam.c, 209 :: 		else if(but_state[but_isr]==UNPRESS){
0x0B08	0x4837    LDR	R0, [PC, #220]
0x0B0A	0x18C0    ADDS	R0, R0, R3
0x0B0C	0x7800    LDRB	R0, [R0, #0]
0x0B0E	0x2800    CMP	R0, #0
0x0B10	0xF000B86E  B	#220
0x0B14	0x82004225  	TIM1_SRbits+0
0x0B18	0x01084223  	GPIOE_IDR+0
0x0B1C	0x003D2000  	_but_sample+1
0x0B20	0x01104223  	GPIOE_IDR+0
0x0B24	0x003F2000  	_but_sample+3
0x0B28	0x01184223  	GPIOE_IDR+0
0x0B2C	0x00412000  	_but_sample+5
0x0B30	0x01004222  	GPIOC_IDR+0
0x0B34	0x00432000  	_but_sample+7
0x0B38	0x01084222  	GPIOC_IDR+0
0x0B3C	0x00452000  	_but_sample+9
0x0B40	0x01004221  	GPIOA_IDR+0
0x0B44	0x00472000  	_but_sample+11
0x0B48	0x01144222  	GPIOC_IDR+0
0x0B4C	0x00492000  	_but_sample+13
0x0B50	0x81044221  	GPIOB_IDR+0
0x0B54	0x004B2000  	_but_sample+15
0x0B58	0x011C4223  	GPIOE_IDR+0
0x0B5C	0x004D2000  	_but_sample+17
0x0B60	0x01244223  	GPIOE_IDR+0
0x0B64	0x004F2000  	_but_sample+19
0x0B68	0x012C4223  	GPIOE_IDR+0
0x0B6C	0x00512000  	_but_sample+21
0x0B70	0x01344223  	GPIOE_IDR+0
0x0B74	0x00532000  	_but_sample+23
0x0B78	0x013C4223  	GPIOE_IDR+0
0x0B7C	0x00552000  	_but_sample+25
0x0B80	0x812C4221  	GPIOB_IDR+0
0x0B84	0x00572000  	_but_sample+27
0x0B88	0x81344221  	GPIOB_IDR+0
0x0B8C	0x00592000  	_but_sample+29
0x0B90	0x813C4221  	GPIOB_IDR+0
0x0B94	0x005B2000  	_but_sample+31
0x0B98	0x81244222  	GPIOD_IDR+0
0x0B9C	0x005D2000  	_but_sample+33
0x0BA0	0x812C4222  	GPIOD_IDR+0
0x0BA4	0x005F2000  	_but_sample+35
0x0BA8	0x81344222  	GPIOD_IDR+0
0x0BAC	0x00612000  	_but_sample+37
0x0BB0	0x813C4222  	GPIOD_IDR+0
0x0BB4	0x00632000  	_but_sample+39
0x0BB8	0x011C4222  	GPIOC_IDR+0
0x0BBC	0x00652000  	_but_sample+41
0x0BC0	0x81184221  	GPIOB_IDR+0
0x0BC4	0x00672000  	_but_sample+43
0x0BC8	0x81204221  	GPIOB_IDR+0
0x0BCC	0x00692000  	_but_sample+45
0x0BD0	0x01004223  	GPIOE_IDR+0
0x0BD4	0x006B2000  	_but_sample+47
0x0BD8	0x81184222  	GPIOD_IDR+0
0x0BDC	0x006D2000  	_but_sample+49
0x0BE0	0x003C2000  	_but_sample+0
0x0BE4	0x006E2000  	_but_sum_sample+0
0x0BE8	0x001D2000  	_but_state+0
0x0BEC	0x00872000  	_but_status+0
0x0BF0	0xD121    BNE	L_timer1_isr60
;botrungtam.c, 210 :: 		if ((but_status[but_isr]==PRESSING)||(but_status[but_isr]==PRES_DOW)){
0x0BF2	0x489A    LDR	R0, [PC, #616]
0x0BF4	0x18C0    ADDS	R0, R0, R3
0x0BF6	0x7800    LDRB	R0, [R0, #0]
0x0BF8	0x2806    CMP	R0, #6
0x0BFA	0xD005    BEQ	L__timer1_isr193
0x0BFC	0x4897    LDR	R0, [PC, #604]
0x0BFE	0x18C0    ADDS	R0, R0, R3
0x0C00	0x7800    LDRB	R0, [R0, #0]
0x0C02	0x2805    CMP	R0, #5
0x0C04	0xD000    BEQ	L__timer1_isr192
0x0C06	0xE004    B	L_timer1_isr63
L__timer1_isr193:
L__timer1_isr192:
;botrungtam.c, 211 :: 		but_status[but_isr]=PRES_UP;
0x0C08	0x4894    LDR	R0, [PC, #592]
0x0C0A	0x18C1    ADDS	R1, R0, R3
0x0C0C	0x2004    MOVS	R0, #4
0x0C0E	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 212 :: 		}
0x0C10	0xE011    B	L_timer1_isr64
L_timer1_isr63:
;botrungtam.c, 213 :: 		else if(but_status[but_isr]==PRES_UP){
0x0C12	0x4892    LDR	R0, [PC, #584]
0x0C14	0x18C0    ADDS	R0, R0, R3
0x0C16	0x7800    LDRB	R0, [R0, #0]
0x0C18	0x2804    CMP	R0, #4
0x0C1A	0xD104    BNE	L_timer1_isr65
;botrungtam.c, 214 :: 		but_status[but_isr]=UNPRESS;
0x0C1C	0x488F    LDR	R0, [PC, #572]
0x0C1E	0x18C1    ADDS	R1, R0, R3
0x0C20	0x2000    MOVS	R0, #0
0x0C22	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 215 :: 		}
0x0C24	0xE007    B	L_timer1_isr66
L_timer1_isr65:
;botrungtam.c, 216 :: 		else if(but_status[but_isr]==UNPRESS){
0x0C26	0x488D    LDR	R0, [PC, #564]
0x0C28	0x18C0    ADDS	R0, R0, R3
0x0C2A	0x7800    LDRB	R0, [R0, #0]
0x0C2C	0xB918    CBNZ	R0, L_timer1_isr67
;botrungtam.c, 217 :: 		but_status[but_isr]=UNPRESS;
0x0C2E	0x488B    LDR	R0, [PC, #556]
0x0C30	0x18C1    ADDS	R1, R0, R3
0x0C32	0x2000    MOVS	R0, #0
0x0C34	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 218 :: 		}
L_timer1_isr67:
L_timer1_isr66:
L_timer1_isr64:
;botrungtam.c, 219 :: 		}
L_timer1_isr60:
L_timer1_isr59:
;botrungtam.c, 184 :: 		for(but_isr=0;but_isr<SUM_BUT;but_isr++){
0x0C36	0x1C5B    ADDS	R3, R3, #1
0x0C38	0xB2DB    UXTB	R3, R3
;botrungtam.c, 220 :: 		}
; but_isr end address is: 12 (R3)
0x0C3A	0xE70B    B	L_timer1_isr41
L_timer1_isr42:
;botrungtam.c, 250 :: 		duphong67_A8=~duphong67_A8;             // LED INDICAROR QUET BAN PHIM
0x0C3C	0x4988    LDR	R1, [PC, #544]
0x0C3E	0x6808    LDR	R0, [R1, #0]
0x0C40	0xF0800001  EOR	R0, R0, #1
0x0C44	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 254 :: 		if(but_status[0]==PRES_DOW){
0x0C46	0x4885    LDR	R0, [PC, #532]
0x0C48	0x7800    LDRB	R0, [R0, #0]
0x0C4A	0x2805    CMP	R0, #5
0x0C4C	0xD100    BNE	L_timer1_isr68
;botrungtam.c, 256 :: 		}
0x0C4E	0xE003    B	L_timer1_isr69
L_timer1_isr68:
;botrungtam.c, 257 :: 		else if(but_status[0]==PRES_UP){
0x0C50	0x4882    LDR	R0, [PC, #520]
0x0C52	0x7800    LDRB	R0, [R0, #0]
0x0C54	0x2804    CMP	R0, #4
0x0C56	0xD1FF    BNE	L_timer1_isr70
;botrungtam.c, 259 :: 		}
L_timer1_isr70:
L_timer1_isr69:
;botrungtam.c, 261 :: 		if(but_status[1]==PRES_DOW){
0x0C58	0x4882    LDR	R0, [PC, #520]
0x0C5A	0x7800    LDRB	R0, [R0, #0]
0x0C5C	0x2805    CMP	R0, #5
0x0C5E	0xD108    BNE	L_timer1_isr71
;botrungtam.c, 264 :: 		RS485_CONTROL_S9_S11=1;
0x0C60	0x2101    MOVS	R1, #1
0x0C62	0x4881    LDR	R0, [PC, #516]
0x0C64	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 265 :: 		RS485_STATUS_S9_S11^=1;
0x0C66	0x4981    LDR	R1, [PC, #516]
0x0C68	0x7808    LDRB	R0, [R1, #0]
0x0C6A	0xF0800001  EOR	R0, R0, #1
0x0C6E	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 266 :: 		}
0x0C70	0xE003    B	L_timer1_isr72
L_timer1_isr71:
;botrungtam.c, 267 :: 		else if(but_status[1]==PRES_UP){
0x0C72	0x487C    LDR	R0, [PC, #496]
0x0C74	0x7800    LDRB	R0, [R0, #0]
0x0C76	0x2804    CMP	R0, #4
0x0C78	0xD1FF    BNE	L_timer1_isr73
;botrungtam.c, 269 :: 		}
L_timer1_isr73:
L_timer1_isr72:
;botrungtam.c, 271 :: 		if(but_status[2]==PRES_DOW){
0x0C7A	0x487D    LDR	R0, [PC, #500]
0x0C7C	0x7800    LDRB	R0, [R0, #0]
0x0C7E	0x2805    CMP	R0, #5
0x0C80	0xD108    BNE	L_timer1_isr74
;botrungtam.c, 273 :: 		RS485_CONTROL_S10=1;
0x0C82	0x2101    MOVS	R1, #1
0x0C84	0x487B    LDR	R0, [PC, #492]
0x0C86	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 274 :: 		RS485_STATUS_S10^=1;
0x0C88	0x497B    LDR	R1, [PC, #492]
0x0C8A	0x7808    LDRB	R0, [R1, #0]
0x0C8C	0xF0800001  EOR	R0, R0, #1
0x0C90	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 275 :: 		}
0x0C92	0xE003    B	L_timer1_isr75
L_timer1_isr74:
;botrungtam.c, 276 :: 		else if(but_status[2]==PRES_UP){
0x0C94	0x4876    LDR	R0, [PC, #472]
0x0C96	0x7800    LDRB	R0, [R0, #0]
0x0C98	0x2804    CMP	R0, #4
0x0C9A	0xD1FF    BNE	L_timer1_isr76
;botrungtam.c, 278 :: 		}
L_timer1_isr76:
L_timer1_isr75:
;botrungtam.c, 281 :: 		if(but_status[3]==PRES_DOW){
0x0C9C	0x4877    LDR	R0, [PC, #476]
0x0C9E	0x7800    LDRB	R0, [R0, #0]
0x0CA0	0x2805    CMP	R0, #5
0x0CA2	0xD100    BNE	L_timer1_isr77
;botrungtam.c, 283 :: 		}
0x0CA4	0xE003    B	L_timer1_isr78
L_timer1_isr77:
;botrungtam.c, 284 :: 		else if(but_status[3]==PRES_UP){
0x0CA6	0x4875    LDR	R0, [PC, #468]
0x0CA8	0x7800    LDRB	R0, [R0, #0]
0x0CAA	0x2804    CMP	R0, #4
0x0CAC	0xD1FF    BNE	L_timer1_isr79
;botrungtam.c, 286 :: 		}
L_timer1_isr79:
L_timer1_isr78:
;botrungtam.c, 288 :: 		if(but_status[4]==PRES_DOW){
0x0CAE	0x4874    LDR	R0, [PC, #464]
0x0CB0	0x7800    LDRB	R0, [R0, #0]
0x0CB2	0x2805    CMP	R0, #5
0x0CB4	0xD108    BNE	L_timer1_isr80
;botrungtam.c, 292 :: 		AMBIENT_BEDROOM=1;
0x0CB6	0x2101    MOVS	R1, #1
0x0CB8	0x4872    LDR	R0, [PC, #456]
0x0CBA	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 293 :: 		AMBIENT_STATUS^=1;
0x0CBC	0x4972    LDR	R1, [PC, #456]
0x0CBE	0x7808    LDRB	R0, [R1, #0]
0x0CC0	0xF0800001  EOR	R0, R0, #1
0x0CC4	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 294 :: 		}
0x0CC6	0xE003    B	L_timer1_isr81
L_timer1_isr80:
;botrungtam.c, 295 :: 		else if(but_status[4]==PRES_UP){
0x0CC8	0x486D    LDR	R0, [PC, #436]
0x0CCA	0x7800    LDRB	R0, [R0, #0]
0x0CCC	0x2804    CMP	R0, #4
0x0CCE	0xD1FF    BNE	L_timer1_isr82
;botrungtam.c, 297 :: 		}
L_timer1_isr82:
L_timer1_isr81:
;botrungtam.c, 299 :: 		if(but_status[5]==PRES_DOW){
0x0CD0	0x486E    LDR	R0, [PC, #440]
0x0CD2	0x7800    LDRB	R0, [R0, #0]
0x0CD4	0x2805    CMP	R0, #5
0x0CD6	0xD108    BNE	L_timer1_isr83
;botrungtam.c, 301 :: 		ACCENT_BEDROOM=1;
0x0CD8	0x2101    MOVS	R1, #1
0x0CDA	0x486D    LDR	R0, [PC, #436]
0x0CDC	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 302 :: 		ACCENT_STATUS^=1;
0x0CDE	0x496D    LDR	R1, [PC, #436]
0x0CE0	0x7808    LDRB	R0, [R1, #0]
0x0CE2	0xF0800001  EOR	R0, R0, #1
0x0CE6	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 303 :: 		}
0x0CE8	0xE003    B	L_timer1_isr84
L_timer1_isr83:
;botrungtam.c, 304 :: 		else if(but_status[5]==PRES_UP){
0x0CEA	0x4868    LDR	R0, [PC, #416]
0x0CEC	0x7800    LDRB	R0, [R0, #0]
0x0CEE	0x2804    CMP	R0, #4
0x0CF0	0xD1FF    BNE	L_timer1_isr85
;botrungtam.c, 306 :: 		}
L_timer1_isr85:
L_timer1_isr84:
;botrungtam.c, 310 :: 		if(but_status[6]==PRES_DOW){
0x0CF2	0x4869    LDR	R0, [PC, #420]
0x0CF4	0x7800    LDRB	R0, [R0, #0]
0x0CF6	0x2805    CMP	R0, #5
0x0CF8	0xD100    BNE	L_timer1_isr86
;botrungtam.c, 312 :: 		}
0x0CFA	0xE003    B	L_timer1_isr87
L_timer1_isr86:
;botrungtam.c, 313 :: 		else if(but_status[6]==PRES_UP){
0x0CFC	0x4866    LDR	R0, [PC, #408]
0x0CFE	0x7800    LDRB	R0, [R0, #0]
0x0D00	0x2804    CMP	R0, #4
0x0D02	0xD1FF    BNE	L_timer1_isr88
;botrungtam.c, 315 :: 		}
L_timer1_isr88:
L_timer1_isr87:
;botrungtam.c, 317 :: 		if(but_status[7]==PRES_DOW){
0x0D04	0x4865    LDR	R0, [PC, #404]
0x0D06	0x7800    LDRB	R0, [R0, #0]
0x0D08	0x2805    CMP	R0, #5
0x0D0A	0xD108    BNE	L_timer1_isr89
;botrungtam.c, 320 :: 		RS485_CONTROL_S9=1;
0x0D0C	0x2101    MOVS	R1, #1
0x0D0E	0x4864    LDR	R0, [PC, #400]
0x0D10	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 321 :: 		RS485_STATUS_S9^=1;
0x0D12	0x4964    LDR	R1, [PC, #400]
0x0D14	0x7808    LDRB	R0, [R1, #0]
0x0D16	0xF0800001  EOR	R0, R0, #1
0x0D1A	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 323 :: 		}
0x0D1C	0xE003    B	L_timer1_isr90
L_timer1_isr89:
;botrungtam.c, 324 :: 		else if(but_status[7]==PRES_UP){
0x0D1E	0x485F    LDR	R0, [PC, #380]
0x0D20	0x7800    LDRB	R0, [R0, #0]
0x0D22	0x2804    CMP	R0, #4
0x0D24	0xD1FF    BNE	L_timer1_isr91
;botrungtam.c, 327 :: 		}
L_timer1_isr91:
L_timer1_isr90:
;botrungtam.c, 329 :: 		if(but_status[8]==PRES_DOW){
0x0D26	0x4860    LDR	R0, [PC, #384]
0x0D28	0x7800    LDRB	R0, [R0, #0]
0x0D2A	0x2805    CMP	R0, #5
0x0D2C	0xD109    BNE	L_timer1_isr92
;botrungtam.c, 330 :: 		LED_3_2=1;
0x0D2E	0x2101    MOVS	R1, #1
0x0D30	0xB249    SXTB	R1, R1
0x0D32	0x485E    LDR	R0, [PC, #376]
0x0D34	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 331 :: 		out_relay^=RELAY_2;
0x0D36	0x495E    LDR	R1, [PC, #376]
0x0D38	0x6808    LDR	R0, [R1, #0]
0x0D3A	0xF0800002  EOR	R0, R0, #2
0x0D3E	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 332 :: 		}
0x0D40	0xE00F    B	L_timer1_isr93
L_timer1_isr92:
;botrungtam.c, 333 :: 		else if(but_status[8]==PRES_UP){
0x0D42	0x4859    LDR	R0, [PC, #356]
0x0D44	0x7800    LDRB	R0, [R0, #0]
0x0D46	0x2804    CMP	R0, #4
0x0D48	0xD10B    BNE	L_timer1_isr94
;botrungtam.c, 334 :: 		LED_3_2=(out_relay&RELAY_2)?1:0;
0x0D4A	0x4859    LDR	R0, [PC, #356]
0x0D4C	0x6800    LDR	R0, [R0, #0]
0x0D4E	0xF0000002  AND	R0, R0, #2
0x0D52	0xB110    CBZ	R0, L_timer1_isr95
; ?FLOC___timer1_isr?T441 start address is: 4 (R1)
0x0D54	0x2101    MOVS	R1, #1
0x0D56	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T441 end address is: 4 (R1)
0x0D58	0xE001    B	L_timer1_isr96
L_timer1_isr95:
; ?FLOC___timer1_isr?T441 start address is: 4 (R1)
0x0D5A	0x2100    MOVS	R1, #0
0x0D5C	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T441 end address is: 4 (R1)
L_timer1_isr96:
; ?FLOC___timer1_isr?T441 start address is: 4 (R1)
0x0D5E	0x4853    LDR	R0, [PC, #332]
0x0D60	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T441 end address is: 4 (R1)
;botrungtam.c, 335 :: 		}
L_timer1_isr94:
L_timer1_isr93:
;botrungtam.c, 338 :: 		if(but_status[9]==PRES_DOW){
0x0D62	0x4854    LDR	R0, [PC, #336]
0x0D64	0x7800    LDRB	R0, [R0, #0]
0x0D66	0x2805    CMP	R0, #5
0x0D68	0xD108    BNE	L_timer1_isr97
;botrungtam.c, 340 :: 		AMBIENT_BEDROOM=1;
0x0D6A	0x2101    MOVS	R1, #1
0x0D6C	0x4845    LDR	R0, [PC, #276]
0x0D6E	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 341 :: 		AMBIENT_STATUS^=1;
0x0D70	0x4945    LDR	R1, [PC, #276]
0x0D72	0x7808    LDRB	R0, [R1, #0]
0x0D74	0xF0800001  EOR	R0, R0, #1
0x0D78	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 342 :: 		}
0x0D7A	0xE003    B	L_timer1_isr98
L_timer1_isr97:
;botrungtam.c, 343 :: 		else if(but_status[9]==PRES_UP){
0x0D7C	0x484D    LDR	R0, [PC, #308]
0x0D7E	0x7800    LDRB	R0, [R0, #0]
0x0D80	0x2804    CMP	R0, #4
0x0D82	0xD1FF    BNE	L_timer1_isr99
;botrungtam.c, 347 :: 		}
L_timer1_isr99:
L_timer1_isr98:
;botrungtam.c, 349 :: 		if(but_status[10]==PRES_DOW){
0x0D84	0x484C    LDR	R0, [PC, #304]
0x0D86	0x7800    LDRB	R0, [R0, #0]
0x0D88	0x2805    CMP	R0, #5
0x0D8A	0xD108    BNE	L_timer1_isr100
;botrungtam.c, 352 :: 		ACCENT_BEDROOM=1;
0x0D8C	0x2101    MOVS	R1, #1
0x0D8E	0x4840    LDR	R0, [PC, #256]
0x0D90	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 353 :: 		ACCENT_STATUS^=1;
0x0D92	0x4940    LDR	R1, [PC, #256]
0x0D94	0x7808    LDRB	R0, [R1, #0]
0x0D96	0xF0800001  EOR	R0, R0, #1
0x0D9A	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 354 :: 		}
0x0D9C	0xE003    B	L_timer1_isr101
L_timer1_isr100:
;botrungtam.c, 355 :: 		else if(but_status[10]==PRES_UP){
0x0D9E	0x4846    LDR	R0, [PC, #280]
0x0DA0	0x7800    LDRB	R0, [R0, #0]
0x0DA2	0x2804    CMP	R0, #4
0x0DA4	0xD1FF    BNE	L_timer1_isr102
;botrungtam.c, 358 :: 		}
L_timer1_isr102:
L_timer1_isr101:
;botrungtam.c, 363 :: 		if(but_status[11]==PRES_DOW){
0x0DA6	0x4845    LDR	R0, [PC, #276]
0x0DA8	0x7800    LDRB	R0, [R0, #0]
0x0DAA	0x2805    CMP	R0, #5
0x0DAC	0xD10C    BNE	L_timer1_isr103
;botrungtam.c, 364 :: 		LED_5_0=1;
0x0DAE	0x2101    MOVS	R1, #1
0x0DB0	0xB249    SXTB	R1, R1
0x0DB2	0x4843    LDR	R0, [PC, #268]
0x0DB4	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 366 :: 		RS485_CONTROL_S9=1;
0x0DB6	0x2101    MOVS	R1, #1
0x0DB8	0x4839    LDR	R0, [PC, #228]
0x0DBA	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 367 :: 		RS485_STATUS_S9^=1;
0x0DBC	0x4939    LDR	R1, [PC, #228]
0x0DBE	0x7808    LDRB	R0, [R1, #0]
0x0DC0	0xF0800001  EOR	R0, R0, #1
0x0DC4	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 368 :: 		}
0x0DC6	0xE003    B	L_timer1_isr104
L_timer1_isr103:
;botrungtam.c, 369 :: 		else if(but_status[11]==PRES_UP){
0x0DC8	0x483C    LDR	R0, [PC, #240]
0x0DCA	0x7800    LDRB	R0, [R0, #0]
0x0DCC	0x2804    CMP	R0, #4
0x0DCE	0xD1FF    BNE	L_timer1_isr105
;botrungtam.c, 372 :: 		}
L_timer1_isr105:
L_timer1_isr104:
;botrungtam.c, 374 :: 		if(but_status[12]==PRES_DOW){
0x0DD0	0x483C    LDR	R0, [PC, #240]
0x0DD2	0x7800    LDRB	R0, [R0, #0]
0x0DD4	0x2805    CMP	R0, #5
0x0DD6	0xD109    BNE	L_timer1_isr106
;botrungtam.c, 375 :: 		LED_5_1=1;
0x0DD8	0x2101    MOVS	R1, #1
0x0DDA	0xB249    SXTB	R1, R1
0x0DDC	0x483A    LDR	R0, [PC, #232]
0x0DDE	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 376 :: 		out_relay^=RELAY_1;
0x0DE0	0x4933    LDR	R1, [PC, #204]
0x0DE2	0x6808    LDR	R0, [R1, #0]
0x0DE4	0xF0800001  EOR	R0, R0, #1
0x0DE8	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 377 :: 		}
0x0DEA	0xE00F    B	L_timer1_isr107
L_timer1_isr106:
;botrungtam.c, 378 :: 		else if(but_status[12]==PRES_UP){
0x0DEC	0x4835    LDR	R0, [PC, #212]
0x0DEE	0x7800    LDRB	R0, [R0, #0]
0x0DF0	0x2804    CMP	R0, #4
0x0DF2	0xD10B    BNE	L_timer1_isr108
;botrungtam.c, 379 :: 		LED_5_1=(out_relay&RELAY_1)?1:0;
0x0DF4	0x482E    LDR	R0, [PC, #184]
0x0DF6	0x6800    LDR	R0, [R0, #0]
0x0DF8	0xF0000001  AND	R0, R0, #1
0x0DFC	0xB110    CBZ	R0, L_timer1_isr109
; ?FLOC___timer1_isr?T469 start address is: 4 (R1)
0x0DFE	0x2101    MOVS	R1, #1
0x0E00	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T469 end address is: 4 (R1)
0x0E02	0xE001    B	L_timer1_isr110
L_timer1_isr109:
; ?FLOC___timer1_isr?T469 start address is: 4 (R1)
0x0E04	0x2100    MOVS	R1, #0
0x0E06	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T469 end address is: 4 (R1)
L_timer1_isr110:
; ?FLOC___timer1_isr?T469 start address is: 4 (R1)
0x0E08	0x482F    LDR	R0, [PC, #188]
0x0E0A	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T469 end address is: 4 (R1)
;botrungtam.c, 380 :: 		}
L_timer1_isr108:
L_timer1_isr107:
;botrungtam.c, 384 :: 		if(but_status[13]==PRES_DOW){
0x0E0C	0x482F    LDR	R0, [PC, #188]
0x0E0E	0x7800    LDRB	R0, [R0, #0]
0x0E10	0x2805    CMP	R0, #5
0x0E12	0xD109    BNE	L_timer1_isr111
;botrungtam.c, 385 :: 		LED_6_0=1;
0x0E14	0x2101    MOVS	R1, #1
0x0E16	0xB249    SXTB	R1, R1
0x0E18	0x482D    LDR	R0, [PC, #180]
0x0E1A	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 386 :: 		out_relay^=RELAY_16;
0x0E1C	0x4924    LDR	R1, [PC, #144]
0x0E1E	0x6808    LDR	R0, [R1, #0]
0x0E20	0xF4804000  EOR	R0, R0, #32768
0x0E24	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 387 :: 		}
0x0E26	0xE00F    B	L_timer1_isr112
L_timer1_isr111:
;botrungtam.c, 388 :: 		else if(but_status[13]==PRES_UP){
0x0E28	0x4828    LDR	R0, [PC, #160]
0x0E2A	0x7800    LDRB	R0, [R0, #0]
0x0E2C	0x2804    CMP	R0, #4
0x0E2E	0xD10B    BNE	L_timer1_isr113
;botrungtam.c, 389 :: 		LED_6_0=(out_relay&RELAY_16)?1:0;
0x0E30	0x481F    LDR	R0, [PC, #124]
0x0E32	0x6800    LDR	R0, [R0, #0]
0x0E34	0xF4004000  AND	R0, R0, #32768
0x0E38	0xB110    CBZ	R0, L_timer1_isr114
; ?FLOC___timer1_isr?T480 start address is: 4 (R1)
0x0E3A	0x2101    MOVS	R1, #1
0x0E3C	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T480 end address is: 4 (R1)
0x0E3E	0xE001    B	L_timer1_isr115
L_timer1_isr114:
; ?FLOC___timer1_isr?T480 start address is: 4 (R1)
0x0E40	0x2100    MOVS	R1, #0
0x0E42	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T480 end address is: 4 (R1)
L_timer1_isr115:
; ?FLOC___timer1_isr?T480 start address is: 4 (R1)
0x0E44	0x4822    LDR	R0, [PC, #136]
0x0E46	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T480 end address is: 4 (R1)
;botrungtam.c, 390 :: 		}
L_timer1_isr113:
L_timer1_isr112:
;botrungtam.c, 393 :: 		if(but_status[14]==PRES_DOW){
0x0E48	0x4822    LDR	R0, [PC, #136]
0x0E4A	0x7800    LDRB	R0, [R0, #0]
0x0E4C	0x2805    CMP	R0, #5
0x0E4E	0xD14C    BNE	L_timer1_isr116
;botrungtam.c, 395 :: 		MASTER_BEDROOM=1;
0x0E50	0x2101    MOVS	R1, #1
0x0E52	0x4821    LDR	R0, [PC, #132]
0x0E54	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 396 :: 		MASTER_BEDROOM_STATUS^=1;
0x0E56	0x4921    LDR	R1, [PC, #132]
0x0E58	0xF000B842  B	#132
0x0E5C	0x00872000  	_but_status+0
0x0E60	0x01A04221  	GPIOA_ODR+0
0x0E64	0x00882000  	_but_status+1
0x0E68	0x000F2000  	_RS485_CONTROL_S9_S11+0
0x0E6C	0x00122000  	_RS485_STATUS_S9_S11+0
0x0E70	0x00892000  	_but_status+2
0x0E74	0x000E2000  	_RS485_CONTROL_S10+0
0x0E78	0x00112000  	_RS485_STATUS_S10+0
0x0E7C	0x008A2000  	_but_status+3
0x0E80	0x008B2000  	_but_status+4
0x0E84	0x00142000  	_AMBIENT_BEDROOM+0
0x0E88	0x00072000  	_AMBIENT_STATUS+0
0x0E8C	0x008C2000  	_but_status+5
0x0E90	0x00152000  	_ACCENT_BEDROOM+0
0x0E94	0x000C2000  	_ACCENT_STATUS+0
0x0E98	0x008D2000  	_but_status+6
0x0E9C	0x008E2000  	_but_status+7
0x0EA0	0x000D2000  	_RS485_CONTROL_S9+0
0x0EA4	0x00102000  	_RS485_STATUS_S9+0
0x0EA8	0x008F2000  	_but_status+8
0x0EAC	0x81884221  	GPIOB_ODR+0
0x0EB0	0x00002000  	_out_relay+0
0x0EB4	0x00902000  	_but_status+9
0x0EB8	0x00912000  	_but_status+10
0x0EBC	0x00922000  	_but_status+11
0x0EC0	0x01B84223  	GPIOE_ODR+0
0x0EC4	0x00932000  	_but_status+12
0x0EC8	0x81A84221  	GPIOB_ODR+0
0x0ECC	0x00942000  	_but_status+13
0x0ED0	0x81B04221  	GPIOB_ODR+0
0x0ED4	0x00952000  	_but_status+14
0x0ED8	0x00162000  	_MASTER_BEDROOM+0
0x0EDC	0x00062000  	_MASTER_BEDROOM_STATUS+0
0x0EE0	0x7808    LDRB	R0, [R1, #0]
0x0EE2	0xF0800001  EOR	R0, R0, #1
0x0EE6	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 398 :: 		}
0x0EE8	0xE003    B	L_timer1_isr117
L_timer1_isr116:
;botrungtam.c, 399 :: 		else if(but_status[14]==PRES_UP){
0x0EEA	0x4886    LDR	R0, [PC, #536]
0x0EEC	0x7800    LDRB	R0, [R0, #0]
0x0EEE	0x2804    CMP	R0, #4
0x0EF0	0xD1FF    BNE	L_timer1_isr118
;botrungtam.c, 401 :: 		}
L_timer1_isr118:
L_timer1_isr117:
;botrungtam.c, 404 :: 		if(but_status[15]==PRES_DOW){
0x0EF2	0x4885    LDR	R0, [PC, #532]
0x0EF4	0x7800    LDRB	R0, [R0, #0]
0x0EF6	0x2805    CMP	R0, #5
0x0EF8	0xD108    BNE	L_timer1_isr119
;botrungtam.c, 406 :: 		AMBIENT_BEDROOM=1;
0x0EFA	0x2101    MOVS	R1, #1
0x0EFC	0x4883    LDR	R0, [PC, #524]
0x0EFE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 407 :: 		AMBIENT_STATUS^=1;
0x0F00	0x4983    LDR	R1, [PC, #524]
0x0F02	0x7808    LDRB	R0, [R1, #0]
0x0F04	0xF0800001  EOR	R0, R0, #1
0x0F08	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 408 :: 		}
0x0F0A	0xE003    B	L_timer1_isr120
L_timer1_isr119:
;botrungtam.c, 409 :: 		else if(but_status[15]==PRES_UP){
0x0F0C	0x487E    LDR	R0, [PC, #504]
0x0F0E	0x7800    LDRB	R0, [R0, #0]
0x0F10	0x2804    CMP	R0, #4
0x0F12	0xD1FF    BNE	L_timer1_isr121
;botrungtam.c, 411 :: 		}
L_timer1_isr121:
L_timer1_isr120:
;botrungtam.c, 414 :: 		if(but_status[16]==PRES_DOW){
0x0F14	0x487F    LDR	R0, [PC, #508]
0x0F16	0x7800    LDRB	R0, [R0, #0]
0x0F18	0x2805    CMP	R0, #5
0x0F1A	0xD108    BNE	L_timer1_isr122
;botrungtam.c, 416 :: 		ACCENT_BEDROOM=1;
0x0F1C	0x2101    MOVS	R1, #1
0x0F1E	0x487E    LDR	R0, [PC, #504]
0x0F20	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 417 :: 		ACCENT_STATUS^=1;
0x0F22	0x497E    LDR	R1, [PC, #504]
0x0F24	0x7808    LDRB	R0, [R1, #0]
0x0F26	0xF0800001  EOR	R0, R0, #1
0x0F2A	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 418 :: 		}
0x0F2C	0xE003    B	L_timer1_isr123
L_timer1_isr122:
;botrungtam.c, 419 :: 		else if(but_status[16]==PRES_UP){
0x0F2E	0x4879    LDR	R0, [PC, #484]
0x0F30	0x7800    LDRB	R0, [R0, #0]
0x0F32	0x2804    CMP	R0, #4
0x0F34	0xD1FF    BNE	L_timer1_isr124
;botrungtam.c, 422 :: 		}
L_timer1_isr124:
L_timer1_isr123:
;botrungtam.c, 425 :: 		if(but_status[17]==PRES_DOW){
0x0F36	0x487A    LDR	R0, [PC, #488]
0x0F38	0x7800    LDRB	R0, [R0, #0]
0x0F3A	0x2805    CMP	R0, #5
0x0F3C	0xD100    BNE	L_timer1_isr125
;botrungtam.c, 427 :: 		}
0x0F3E	0xE003    B	L_timer1_isr126
L_timer1_isr125:
;botrungtam.c, 428 :: 		else if(but_status[17]==PRES_UP){
0x0F40	0x4877    LDR	R0, [PC, #476]
0x0F42	0x7800    LDRB	R0, [R0, #0]
0x0F44	0x2804    CMP	R0, #4
0x0F46	0xD1FF    BNE	L_timer1_isr127
;botrungtam.c, 430 :: 		}
L_timer1_isr127:
L_timer1_isr126:
;botrungtam.c, 433 :: 		if(but_status[18]==PRES_DOW){
0x0F48	0x4876    LDR	R0, [PC, #472]
0x0F4A	0x7800    LDRB	R0, [R0, #0]
0x0F4C	0x2805    CMP	R0, #5
0x0F4E	0xD100    BNE	L_timer1_isr128
;botrungtam.c, 435 :: 		}
0x0F50	0xE003    B	L_timer1_isr129
L_timer1_isr128:
;botrungtam.c, 436 :: 		else if(but_status[18]==PRES_UP){
0x0F52	0x4874    LDR	R0, [PC, #464]
0x0F54	0x7800    LDRB	R0, [R0, #0]
0x0F56	0x2804    CMP	R0, #4
0x0F58	0xD1FF    BNE	L_timer1_isr130
;botrungtam.c, 438 :: 		}
L_timer1_isr130:
L_timer1_isr129:
;botrungtam.c, 441 :: 		if(but_status[19]==PRES_DOW){
0x0F5A	0x4873    LDR	R0, [PC, #460]
0x0F5C	0x7800    LDRB	R0, [R0, #0]
0x0F5E	0x2805    CMP	R0, #5
0x0F60	0xD100    BNE	L_timer1_isr131
;botrungtam.c, 443 :: 		}
0x0F62	0xE003    B	L_timer1_isr132
L_timer1_isr131:
;botrungtam.c, 444 :: 		else if(but_status[19]==PRES_UP){
0x0F64	0x4870    LDR	R0, [PC, #448]
0x0F66	0x7800    LDRB	R0, [R0, #0]
0x0F68	0x2804    CMP	R0, #4
0x0F6A	0xD1FF    BNE	L_timer1_isr133
;botrungtam.c, 446 :: 		}
L_timer1_isr133:
L_timer1_isr132:
;botrungtam.c, 448 :: 		if(but_status[20]==PRES_DOW){
0x0F6C	0x486F    LDR	R0, [PC, #444]
0x0F6E	0x7800    LDRB	R0, [R0, #0]
0x0F70	0x2805    CMP	R0, #5
0x0F72	0xD100    BNE	L_timer1_isr134
;botrungtam.c, 450 :: 		}
0x0F74	0xE003    B	L_timer1_isr135
L_timer1_isr134:
;botrungtam.c, 451 :: 		else if(but_status[20]==PRES_UP){
0x0F76	0x486D    LDR	R0, [PC, #436]
0x0F78	0x7800    LDRB	R0, [R0, #0]
0x0F7A	0x2804    CMP	R0, #4
0x0F7C	0xD1FF    BNE	L_timer1_isr136
;botrungtam.c, 453 :: 		}
L_timer1_isr136:
L_timer1_isr135:
;botrungtam.c, 456 :: 		if(but_status[21]==PRES_DOW){
0x0F7E	0x486C    LDR	R0, [PC, #432]
0x0F80	0x7800    LDRB	R0, [R0, #0]
0x0F82	0x2805    CMP	R0, #5
0x0F84	0xD100    BNE	L_timer1_isr137
;botrungtam.c, 458 :: 		}
0x0F86	0xE003    B	L_timer1_isr138
L_timer1_isr137:
;botrungtam.c, 459 :: 		else if(but_status[21]==PRES_UP){
0x0F88	0x4869    LDR	R0, [PC, #420]
0x0F8A	0x7800    LDRB	R0, [R0, #0]
0x0F8C	0x2804    CMP	R0, #4
0x0F8E	0xD1FF    BNE	L_timer1_isr139
;botrungtam.c, 461 :: 		}
L_timer1_isr139:
L_timer1_isr138:
;botrungtam.c, 463 :: 		if(but_status[22]==PRES_DOW){
0x0F90	0x4868    LDR	R0, [PC, #416]
0x0F92	0x7800    LDRB	R0, [R0, #0]
0x0F94	0x2805    CMP	R0, #5
0x0F96	0xD100    BNE	L_timer1_isr140
;botrungtam.c, 465 :: 		}
0x0F98	0xE003    B	L_timer1_isr141
L_timer1_isr140:
;botrungtam.c, 466 :: 		else if(but_status[22]==PRES_UP){
0x0F9A	0x4866    LDR	R0, [PC, #408]
0x0F9C	0x7800    LDRB	R0, [R0, #0]
0x0F9E	0x2804    CMP	R0, #4
0x0FA0	0xD1FF    BNE	L_timer1_isr142
;botrungtam.c, 468 :: 		}
L_timer1_isr142:
L_timer1_isr141:
;botrungtam.c, 471 :: 		if(but_status[23]==PRES_DOW){
0x0FA2	0x4865    LDR	R0, [PC, #404]
0x0FA4	0x7800    LDRB	R0, [R0, #0]
0x0FA6	0x2805    CMP	R0, #5
0x0FA8	0xD108    BNE	L_timer1_isr143
;botrungtam.c, 473 :: 		MASTER_BEDROOM=1;
0x0FAA	0x2101    MOVS	R1, #1
0x0FAC	0x4863    LDR	R0, [PC, #396]
0x0FAE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 474 :: 		MASTER_BEDROOM_STATUS^=1;
0x0FB0	0x4963    LDR	R1, [PC, #396]
0x0FB2	0x7808    LDRB	R0, [R1, #0]
0x0FB4	0xF0800001  EOR	R0, R0, #1
0x0FB8	0x7008    STRB	R0, [R1, #0]
;botrungtam.c, 475 :: 		}
0x0FBA	0xE003    B	L_timer1_isr144
L_timer1_isr143:
;botrungtam.c, 476 :: 		else if(but_status[23]==PRES_UP){
0x0FBC	0x485E    LDR	R0, [PC, #376]
0x0FBE	0x7800    LDRB	R0, [R0, #0]
0x0FC0	0x2804    CMP	R0, #4
0x0FC2	0xD1FF    BNE	L_timer1_isr145
;botrungtam.c, 479 :: 		}
L_timer1_isr145:
L_timer1_isr144:
;botrungtam.c, 482 :: 		if(but_status[24]==PRES_DOW){
0x0FC4	0x485F    LDR	R0, [PC, #380]
0x0FC6	0x7800    LDRB	R0, [R0, #0]
0x0FC8	0x2805    CMP	R0, #5
0x0FCA	0xD10A    BNE	L_timer1_isr146
;botrungtam.c, 483 :: 		STAT = 1;
0x0FCC	0x2101    MOVS	R1, #1
0x0FCE	0xB249    SXTB	R1, R1
0x0FD0	0x485D    LDR	R0, [PC, #372]
0x0FD2	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 484 :: 		KEYCARD_INSERT=1;
0x0FD4	0x2101    MOVS	R1, #1
0x0FD6	0x485D    LDR	R0, [PC, #372]
0x0FD8	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 485 :: 		KEYCARD_ENABLE=1;       // enable xuat_32bit(out_relay)
0x0FDA	0x2101    MOVS	R1, #1
0x0FDC	0x485C    LDR	R0, [PC, #368]
0x0FDE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 486 :: 		}
0x0FE0	0xE00A    B	L_timer1_isr147
L_timer1_isr146:
;botrungtam.c, 487 :: 		else if(but_status[24]==PRES_UP){
0x0FE2	0x4858    LDR	R0, [PC, #352]
0x0FE4	0x7800    LDRB	R0, [R0, #0]
0x0FE6	0x2804    CMP	R0, #4
0x0FE8	0xD106    BNE	L_timer1_isr148
;botrungtam.c, 488 :: 		STAT = 0;
0x0FEA	0x2100    MOVS	R1, #0
0x0FEC	0xB249    SXTB	R1, R1
0x0FEE	0x4856    LDR	R0, [PC, #344]
0x0FF0	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 489 :: 		KEYCARD_INSERT=0;
0x0FF2	0x2100    MOVS	R1, #0
0x0FF4	0x4855    LDR	R0, [PC, #340]
0x0FF6	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 490 :: 		}
L_timer1_isr148:
L_timer1_isr147:
;botrungtam.c, 492 :: 		if(KEYCARD_ENABLE==1){
0x0FF8	0x4855    LDR	R0, [PC, #340]
0x0FFA	0x7800    LDRB	R0, [R0, #0]
0x0FFC	0x2801    CMP	R0, #1
0x0FFE	0xF04080E5  BNE	L_timer1_isr149
;botrungtam.c, 494 :: 		if(MASTER_BEDROOM==1){
0x1002	0x484E    LDR	R0, [PC, #312]
0x1004	0x7800    LDRB	R0, [R0, #0]
0x1006	0x2801    CMP	R0, #1
0x1008	0xF0408047  BNE	L_timer1_isr150
;botrungtam.c, 495 :: 		if( MASTER_BEDROOM_STATUS!=0){
0x100C	0x484C    LDR	R0, [PC, #304]
0x100E	0x7800    LDRB	R0, [R0, #0]
0x1010	0xB1E0    CBZ	R0, L_timer1_isr151
;botrungtam.c, 497 :: 		out_relay|=S12;       // S12=RELAY_7;
0x1012	0x4950    LDR	R1, [PC, #320]
0x1014	0x6808    LDR	R0, [R1, #0]
0x1016	0xF0400040  ORR	R0, R0, #64
0x101A	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 498 :: 		out_relay|=S13A;      //S13A=RELAY_6;
0x101C	0xF0400020  ORR	R0, R0, #32
0x1020	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 499 :: 		out_relay|=S17;       // S17=RELAY_3;
0x1022	0xF0400004  ORR	R0, R0, #4
0x1026	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 500 :: 		LED_12_0=1;    // MASTER_BD BUTTON1-PORT12
0x1028	0x2101    MOVS	R1, #1
0x102A	0xB249    SXTB	R1, R1
0x102C	0x484A    LDR	R0, [PC, #296]
0x102E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 501 :: 		LED_7_0=1;     // MASTER_BD BUTTON1-PORT7
0x1030	0x484A    LDR	R0, [PC, #296]
0x1032	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 502 :: 		LED_2_1=1;        // AMBIENT(S12+S13A) BUTTON2-PORT2
0x1034	0x484A    LDR	R0, [PC, #296]
0x1036	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 503 :: 		LED_4_0=1;        // AMBIENT(S12+S13A) BUTTON2-PORT4
0x1038	0x484A    LDR	R0, [PC, #296]
0x103A	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 504 :: 		LED_8_0=1;        // AMBIENT(S12+S13A) BUTTON2-PORT8
0x103C	0x484A    LDR	R0, [PC, #296]
0x103E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 505 :: 		LED_2_2=1;     // ACCENT(S17) BUTTON1-PORT2
0x1040	0x484A    LDR	R0, [PC, #296]
0x1042	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 506 :: 		LED_4_1=1;     // ACCENT(S17) BUTTON1-PORT4
0x1044	0x484A    LDR	R0, [PC, #296]
0x1046	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 507 :: 		LED_8_1=1;     // ACCENT(S17) BUTTON1-PORT8
0x1048	0x484A    LDR	R0, [PC, #296]
0x104A	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 508 :: 		}
L_timer1_isr151:
;botrungtam.c, 509 :: 		if( MASTER_BEDROOM_STATUS==0){
0x104C	0x483C    LDR	R0, [PC, #240]
0x104E	0x7800    LDRB	R0, [R0, #0]
0x1050	0xBB00    CBNZ	R0, L_timer1_isr152
;botrungtam.c, 511 :: 		out_relay&=~S12;       // S12=RELAY_7;
0x1052	0x4A40    LDR	R2, [PC, #256]
0x1054	0x6811    LDR	R1, [R2, #0]
0x1056	0xF06F0040  MVN	R0, #64
0x105A	0x4001    ANDS	R1, R0
0x105C	0x6011    STR	R1, [R2, #0]
;botrungtam.c, 512 :: 		out_relay&=~S13A;      //S13A=RELAY_6;
0x105E	0xF06F0020  MVN	R0, #32
0x1062	0x4001    ANDS	R1, R0
0x1064	0x6011    STR	R1, [R2, #0]
;botrungtam.c, 513 :: 		out_relay&=~S17;       // S17=RELAY_3;
0x1066	0xF06F0004  MVN	R0, #4
0x106A	0xEA010000  AND	R0, R1, R0, LSL #0
0x106E	0x6010    STR	R0, [R2, #0]
;botrungtam.c, 514 :: 		LED_12_0=0;    // MASTER_BD BUTTON1-PORT12
0x1070	0x2100    MOVS	R1, #0
0x1072	0xB249    SXTB	R1, R1
0x1074	0x4838    LDR	R0, [PC, #224]
0x1076	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 515 :: 		LED_7_0=0;     // MASTER_BD BUTTON1-PORT7
0x1078	0x4838    LDR	R0, [PC, #224]
0x107A	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 516 :: 		LED_2_1=0;        // AMBIENT(S12+S13A) BUTTON2-PORT2
0x107C	0x4838    LDR	R0, [PC, #224]
0x107E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 517 :: 		LED_4_0=0;        // AMBIENT(S12+S13A) BUTTON2-PORT4
0x1080	0x4838    LDR	R0, [PC, #224]
0x1082	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 518 :: 		LED_8_0=0;        // AMBIENT(S12+S13A) BUTTON2-PORT8
0x1084	0x4838    LDR	R0, [PC, #224]
0x1086	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 519 :: 		LED_2_2=0;     // ACCENT(S17) BUTTON1-PORT2
0x1088	0x4838    LDR	R0, [PC, #224]
0x108A	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 520 :: 		LED_4_1=0;     // ACCENT(S17) BUTTON1-PORT4
0x108C	0x4838    LDR	R0, [PC, #224]
0x108E	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 521 :: 		LED_8_1=0;     // ACCENT(S17) BUTTON1-PORT8
0x1090	0x4838    LDR	R0, [PC, #224]
0x1092	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 522 :: 		}
L_timer1_isr152:
;botrungtam.c, 523 :: 		MASTER_BEDROOM=0;
0x1094	0x2100    MOVS	R1, #0
0x1096	0x4829    LDR	R0, [PC, #164]
0x1098	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 524 :: 		}
L_timer1_isr150:
;botrungtam.c, 526 :: 		if(AMBIENT_BEDROOM==1){
0x109A	0x481C    LDR	R0, [PC, #112]
0x109C	0x7800    LDRB	R0, [R0, #0]
0x109E	0x2801    CMP	R0, #1
0x10A0	0xD12B    BNE	L_timer1_isr153
;botrungtam.c, 527 :: 		if( AMBIENT_STATUS!=0){
0x10A2	0x481B    LDR	R0, [PC, #108]
0x10A4	0x7800    LDRB	R0, [R0, #0]
0x10A6	0xB178    CBZ	R0, L_timer1_isr154
;botrungtam.c, 529 :: 		out_relay|=S12;  // S12=RELAY_7
0x10A8	0x492A    LDR	R1, [PC, #168]
0x10AA	0x6808    LDR	R0, [R1, #0]
0x10AC	0xF0400040  ORR	R0, R0, #64
0x10B0	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 530 :: 		out_relay|=S13A;  // S13A(S13+S16)=RELAY_6
0x10B2	0xF0400020  ORR	R0, R0, #32
0x10B6	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 531 :: 		LED_2_1=1;       // AMBIENT(S12+S13A) BUTTON2-PORT2
0x10B8	0x2101    MOVS	R1, #1
0x10BA	0xB249    SXTB	R1, R1
0x10BC	0x4828    LDR	R0, [PC, #160]
0x10BE	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 532 :: 		LED_4_0=1;       // AMBIENT(S12+S13A) BUTTON2-PORT4
0x10C0	0x4828    LDR	R0, [PC, #160]
0x10C2	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 533 :: 		LED_8_0=1;       // AMBIENT(S12+S13A) BUTTON2-PORT8
0x10C4	0x4828    LDR	R0, [PC, #160]
0x10C6	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 534 :: 		}
L_timer1_isr154:
;botrungtam.c, 535 :: 		if(AMBIENT_STATUS==0){
0x10C8	0x4811    LDR	R0, [PC, #68]
0x10CA	0x7800    LDRB	R0, [R0, #0]
0x10CC	0xB990    CBNZ	R0, L_timer1_isr155
;botrungtam.c, 537 :: 		out_relay&=~S12;  // S12=RELAY_7
0x10CE	0x4A21    LDR	R2, [PC, #132]
0x10D0	0x6811    LDR	R1, [R2, #0]
0x10D2	0xF06F0040  MVN	R0, #64
0x10D6	0x4001    ANDS	R1, R0
0x10D8	0x6011    STR	R1, [R2, #0]
;botrungtam.c, 538 :: 		out_relay&=~S13A;  // S13A(S13+S16)=RELAY_6
0x10DA	0xF06F0020  MVN	R0, #32
0x10DE	0xEA010000  AND	R0, R1, R0, LSL #0
0x10E2	0x6010    STR	R0, [R2, #0]
;botrungtam.c, 539 :: 		LED_2_1=0;        // AMBIENT(S12+S13A) BUTTON2-PORT2
0x10E4	0x2100    MOVS	R1, #0
0x10E6	0xB249    SXTB	R1, R1
0x10E8	0x481D    LDR	R0, [PC, #116]
0x10EA	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 540 :: 		LED_4_0=0;        // AMBIENT(S12+S13A) BUTTON2-PORT4
0x10EC	0x481D    LDR	R0, [PC, #116]
0x10EE	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 541 :: 		LED_8_0=0;        // AMBIENT(S12+S13A) BUTTON2-PORT8
0x10F0	0x481D    LDR	R0, [PC, #116]
0x10F2	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 542 :: 		}
L_timer1_isr155:
;botrungtam.c, 543 :: 		AMBIENT_BEDROOM=0;
0x10F4	0x2100    MOVS	R1, #0
0x10F6	0x4805    LDR	R0, [PC, #20]
0x10F8	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 544 :: 		}
L_timer1_isr153:
;botrungtam.c, 546 :: 		if(ACCENT_BEDROOM==1){
0x10FA	0x4807    LDR	R0, [PC, #28]
0x10FC	0x7800    LDRB	R0, [R0, #0]
0x10FE	0x2801    CMP	R0, #1
0x1100	0xF000B83A  B	#116
0x1104	0x00952000  	_but_status+14
0x1108	0x00962000  	_but_status+15
0x110C	0x00142000  	_AMBIENT_BEDROOM+0
0x1110	0x00072000  	_AMBIENT_STATUS+0
0x1114	0x00972000  	_but_status+16
0x1118	0x00152000  	_ACCENT_BEDROOM+0
0x111C	0x000C2000  	_ACCENT_STATUS+0
0x1120	0x00982000  	_but_status+17
0x1124	0x00992000  	_but_status+18
0x1128	0x009A2000  	_but_status+19
0x112C	0x009B2000  	_but_status+20
0x1130	0x009C2000  	_but_status+21
0x1134	0x009D2000  	_but_status+22
0x1138	0x009E2000  	_but_status+23
0x113C	0x00162000  	_MASTER_BEDROOM+0
0x1140	0x00062000  	_MASTER_BEDROOM_STATUS+0
0x1144	0x009F2000  	_but_status+24
0x1148	0x01B04221  	GPIOA_ODR+0
0x114C	0x00042000  	_KEYCARD_INSERT+0
0x1150	0x00052000  	_KEYCARD_ENABLE+0
0x1154	0x00002000  	_out_relay+0
0x1158	0x01844223  	GPIOE_ODR+0
0x115C	0x81B84221  	GPIOB_ODR+0
0x1160	0x018C4222  	GPIOC_ODR+0
0x1164	0x01A04223  	GPIOE_ODR+0
0x1168	0x81A04222  	GPIOD_ODR+0
0x116C	0x01844221  	GPIOA_ODR+0
0x1170	0x01A84223  	GPIOE_ODR+0
0x1174	0x81A84222  	GPIOD_ODR+0
0x1178	0xD124    BNE	L_timer1_isr156
;botrungtam.c, 547 :: 		if( ACCENT_STATUS!=0){
0x117A	0x4829    LDR	R0, [PC, #164]
0x117C	0x7800    LDRB	R0, [R0, #0]
0x117E	0xB160    CBZ	R0, L_timer1_isr157
;botrungtam.c, 549 :: 		out_relay|=S17;  // S17=RELAY_3;
0x1180	0x4928    LDR	R1, [PC, #160]
0x1182	0x6808    LDR	R0, [R1, #0]
0x1184	0xF0400004  ORR	R0, R0, #4
0x1188	0x6008    STR	R0, [R1, #0]
;botrungtam.c, 550 :: 		LED_2_2=1;     // ACCENT(S17) BUTTON1-PORT2
0x118A	0x2101    MOVS	R1, #1
0x118C	0xB249    SXTB	R1, R1
0x118E	0x4826    LDR	R0, [PC, #152]
0x1190	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 551 :: 		LED_4_1=1;     // ACCENT(S17) BUTTON1-PORT4
0x1192	0x4826    LDR	R0, [PC, #152]
0x1194	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 552 :: 		LED_8_1=1;     // ACCENT(S17) BUTTON1-PORT8
0x1196	0x4826    LDR	R0, [PC, #152]
0x1198	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 553 :: 		}
L_timer1_isr157:
;botrungtam.c, 554 :: 		if(ACCENT_STATUS==0){
0x119A	0x4821    LDR	R0, [PC, #132]
0x119C	0x7800    LDRB	R0, [R0, #0]
0x119E	0xB970    CBNZ	R0, L_timer1_isr158
;botrungtam.c, 556 :: 		out_relay&=~S17;     //S17= RELAY_3;
0x11A0	0x4A20    LDR	R2, [PC, #128]
0x11A2	0x6811    LDR	R1, [R2, #0]
0x11A4	0xF06F0004  MVN	R0, #4
0x11A8	0xEA010000  AND	R0, R1, R0, LSL #0
0x11AC	0x6010    STR	R0, [R2, #0]
;botrungtam.c, 557 :: 		LED_2_2=0;     // ACCENT(S17) BUTTON1-PORT2
0x11AE	0x2100    MOVS	R1, #0
0x11B0	0xB249    SXTB	R1, R1
0x11B2	0x481D    LDR	R0, [PC, #116]
0x11B4	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 558 :: 		LED_4_1=0;     // ACCENT(S17) BUTTON1-PORT4
0x11B6	0x481D    LDR	R0, [PC, #116]
0x11B8	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 559 :: 		LED_8_1=0;     // ACCENT(S17) BUTTON1-PORT8
0x11BA	0x481D    LDR	R0, [PC, #116]
0x11BC	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 560 :: 		}
L_timer1_isr158:
;botrungtam.c, 561 :: 		ACCENT_BEDROOM=0;
0x11BE	0x2100    MOVS	R1, #0
0x11C0	0x481C    LDR	R0, [PC, #112]
0x11C2	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 562 :: 		}
L_timer1_isr156:
;botrungtam.c, 563 :: 		xuat_32bit(out_relay);
0x11C4	0x4817    LDR	R0, [PC, #92]
0x11C6	0x6800    LDR	R0, [R0, #0]
0x11C8	0xF7FFFAAE  BL	_xuat_32bit+0
;botrungtam.c, 564 :: 		}
L_timer1_isr149:
;botrungtam.c, 566 :: 		if(KEYCARD_ENABLE==0)
0x11CC	0x481A    LDR	R0, [PC, #104]
0x11CE	0x7800    LDRB	R0, [R0, #0]
0x11D0	0xBB08    CBNZ	R0, L_timer1_isr159
;botrungtam.c, 567 :: 		{out_relay=0;
0x11D2	0x2100    MOVS	R1, #0
0x11D4	0x4813    LDR	R0, [PC, #76]
0x11D6	0x6001    STR	R1, [R0, #0]
;botrungtam.c, 568 :: 		ACCENT_STATUS=0;
0x11D8	0x2100    MOVS	R1, #0
0x11DA	0x4811    LDR	R0, [PC, #68]
0x11DC	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 569 :: 		AMBIENT_STATUS=0;
0x11DE	0x2100    MOVS	R1, #0
0x11E0	0x4816    LDR	R0, [PC, #88]
0x11E2	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 570 :: 		MASTER_BEDROOM_STATUS=0;
0x11E4	0x2100    MOVS	R1, #0
0x11E6	0x4816    LDR	R0, [PC, #88]
0x11E8	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 571 :: 		RS485_CONTROL_S9=0;
0x11EA	0x2100    MOVS	R1, #0
0x11EC	0x4815    LDR	R0, [PC, #84]
0x11EE	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 572 :: 		RS485_CONTROL_S10=0;
0x11F0	0x2100    MOVS	R1, #0
0x11F2	0x4815    LDR	R0, [PC, #84]
0x11F4	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 573 :: 		RS485_CONTROL_S9_S11=0;
0x11F6	0x2100    MOVS	R1, #0
0x11F8	0x4814    LDR	R0, [PC, #80]
0x11FA	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 574 :: 		RS485_STATUS_S9=0;
0x11FC	0x2100    MOVS	R1, #0
0x11FE	0x4814    LDR	R0, [PC, #80]
0x1200	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 575 :: 		RS485_STATUS_S10=0;
0x1202	0x2100    MOVS	R1, #0
0x1204	0x4813    LDR	R0, [PC, #76]
0x1206	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 576 :: 		RS485_STATUS_S9_S11=0;
0x1208	0x2100    MOVS	R1, #0
0x120A	0x4813    LDR	R0, [PC, #76]
0x120C	0x7001    STRB	R1, [R0, #0]
;botrungtam.c, 577 :: 		xuat_32bit(out_relay);
0x120E	0xF04F0000  MOV	R0, #0
0x1212	0xF7FFFA89  BL	_xuat_32bit+0
;botrungtam.c, 578 :: 		}
L_timer1_isr159:
;botrungtam.c, 579 :: 		}
L_timer1_isr40:
;botrungtam.c, 580 :: 		}
L_end_timer1_isr:
0x1216	0xF8DDE000  LDR	LR, [SP, #0]
0x121A	0xB001    ADD	SP, SP, #4
0x121C	0xBC90    POP	(R4, R7)
0x121E	0x4770    BX	LR
0x1220	0x000C2000  	_ACCENT_STATUS+0
0x1224	0x00002000  	_out_relay+0
0x1228	0x01844221  	GPIOA_ODR+0
0x122C	0x01A84223  	GPIOE_ODR+0
0x1230	0x81A84222  	GPIOD_ODR+0
0x1234	0x00152000  	_ACCENT_BEDROOM+0
0x1238	0x00052000  	_KEYCARD_ENABLE+0
0x123C	0x00072000  	_AMBIENT_STATUS+0
0x1240	0x00062000  	_MASTER_BEDROOM_STATUS+0
0x1244	0x000D2000  	_RS485_CONTROL_S9+0
0x1248	0x000E2000  	_RS485_CONTROL_S10+0
0x124C	0x000F2000  	_RS485_CONTROL_S9_S11+0
0x1250	0x00102000  	_RS485_STATUS_S9+0
0x1254	0x00112000  	_RS485_STATUS_S10+0
0x1258	0x00122000  	_RS485_STATUS_S9_S11+0
; end of _timer1_isr
;botrungtam.c,0 :: ?lstr_1_botrungtam [106]
0x1A44	0x6D74683C ;?lstr_1_botrungtam+0
0x1A48	0x683C3E6C ;?lstr_1_botrungtam+4
0x1A4C	0x3E646165 ;?lstr_1_botrungtam+8
0x1A50	0x65682F3C ;?lstr_1_botrungtam+12
0x1A54	0x3C3E6461 ;?lstr_1_botrungtam+16
0x1A58	0x6C746974 ;?lstr_1_botrungtam+20
0x1A5C	0x6F4C3E65 ;?lstr_1_botrungtam+24
0x1A60	0x206E6967 ;?lstr_1_botrungtam+28
0x1A64	0x65676150 ;?lstr_1_botrungtam+32
0x1A68	0x69742F3C ;?lstr_1_botrungtam+36
0x1A6C	0x3E656C74 ;?lstr_1_botrungtam+40
0x1A70	0x3E31683C ;?lstr_1_botrungtam+44
0x1A74	0x5441484E ;?lstr_1_botrungtam+48
0x1A78	0x474E4152 ;?lstr_1_botrungtam+52
0x1A7C	0x52554520 ;?lstr_1_botrungtam+56
0x1A80	0x4E49574F ;?lstr_1_botrungtam+60
0x1A84	0x2D574F44 ;?lstr_1_botrungtam+64
0x1A88	0x3E72623C ;?lstr_1_botrungtam+68
0x1A8C	0x203A5049 ;?lstr_1_botrungtam+72
0x1A90	0x72623C2D ;?lstr_1_botrungtam+76
0x1A94	0x43414D3E ;?lstr_1_botrungtam+80
0x1A98	0x2F3C2D3A ;?lstr_1_botrungtam+84
0x1A9C	0x3C3E3168 ;?lstr_1_botrungtam+88
0x1AA0	0x646F622F ;?lstr_1_botrungtam+92
0x1AA4	0x2F3C3E79 ;?lstr_1_botrungtam+96
0x1AA8	0x6C6D7468 ;?lstr_1_botrungtam+100
0x1AAC	0x003E ;?lstr_1_botrungtam+104
; end of ?lstr_1_botrungtam
;botrungtam.c,0 :: ?ICS_out_relay [4]
0x1AB0	0x00000000 ;?ICS_out_relay+0
; end of ?ICS_out_relay
;,0 :: _initBlock_2 [2]
; Containing: ?ICS_KEYCARD_INSERT [1]
;             ?ICS_KEYCARD_ENABLE [1]
0x1AB4	0x0000 ;_initBlock_2+0 : ?ICS_KEYCARD_INSERT at 0x1AB4 : ?ICS_KEYCARD_ENABLE at 0x1AB5
; end of _initBlock_2
;,0 :: _initBlock_3 [2]
; Containing: ?ICS_MASTER_BEDROOM_STATUS [1]
;             ?ICS_AMBIENT_STATUS [1]
0x1AB6	0x0000 ;_initBlock_3+0 : ?ICS_MASTER_BEDROOM_STATUS at 0x1AB6 : ?ICS_AMBIENT_STATUS at 0x1AB7
; end of _initBlock_3
;botrungtam.c,0 :: ?ICS_KEYCARD_COUNTER_CLOSE [4]
0x1AB8	0x00000000 ;?ICS_KEYCARD_COUNTER_CLOSE+0
; end of ?ICS_KEYCARD_COUNTER_CLOSE
;,0 :: _initBlock_5 [2]
; Containing: ?ICS_ACCENT_STATUS [1]
;             ?ICS_RS485_CONTROL_S9 [1]
0x1ABC	0x0000 ;_initBlock_5+0 : ?ICS_ACCENT_STATUS at 0x1ABC : ?ICS_RS485_CONTROL_S9 at 0x1ABD
; end of _initBlock_5
;,0 :: _initBlock_6 [2]
; Containing: ?ICS_RS485_CONTROL_S10 [1]
;             ?ICS_RS485_CONTROL_S9_S11 [1]
0x1ABE	0x0000 ;_initBlock_6+0 : ?ICS_RS485_CONTROL_S10 at 0x1ABE : ?ICS_RS485_CONTROL_S9_S11 at 0x1ABF
; end of _initBlock_6
;,0 :: _initBlock_7 [2]
; Containing: ?ICS_RS485_STATUS_S9 [1]
;             ?ICS_RS485_STATUS_S10 [1]
0x1AC0	0x0000 ;_initBlock_7+0 : ?ICS_RS485_STATUS_S9 at 0x1AC0 : ?ICS_RS485_STATUS_S10 at 0x1AC1
; end of _initBlock_7
;,0 :: _initBlock_8 [2]
; Containing: ?ICS_RS485_STATUS_S9_S11 [1]
;             ?ICS_count_buf_rc_4 [1]
0x1AC2	0x0000 ;_initBlock_8+0 : ?ICS_RS485_STATUS_S9_S11 at 0x1AC2 : ?ICS_count_buf_rc_4 at 0x1AC3
; end of _initBlock_8
;,0 :: _initBlock_9 [2]
; Containing: ?ICS_AMBIENT_BEDROOM [1]
;             ?ICS_ACCENT_BEDROOM [1]
0x1AC4	0x0000 ;_initBlock_9+0 : ?ICS_AMBIENT_BEDROOM at 0x1AC4 : ?ICS_ACCENT_BEDROOM at 0x1AC5
; end of _initBlock_9
;,0 :: _initBlock_10 [81]
; Containing: ?ICS_MASTER_BEDROOM [1]
;             ?lstr_9_botrungtam [8]
;             ?lstr_8_botrungtam [8]
;             ?lstr_11_botrungtam [8]
;             ?lstr_10_botrungtam [8]
;             ?lstr_7_botrungtam [8]
;             ?lstr_3_botrungtam [8]
;             ?lstr_2_botrungtam [8]
;             ?lstr_4_botrungtam [8]
;             ?lstr_6_botrungtam [8]
;             ?lstr_5_botrungtam [8]
0x1AC6	0x682F3C00 ;_initBlock_10+0 : ?ICS_MASTER_BEDROOM at 0x1AC6 : ?lstr_9_botrungtam at 0x1AC7
0x1ACA	0x3E6C6D74 ;_initBlock_10+4
0x1ACE	0x682F3C00 ;_initBlock_10+8 : ?lstr_8_botrungtam at 0x1ACF
0x1AD2	0x3E6C6D74 ;_initBlock_10+12
0x1AD6	0x682F3C00 ;_initBlock_10+16 : ?lstr_11_botrungtam at 0x1AD7
0x1ADA	0x3E6C6D74 ;_initBlock_10+20
0x1ADE	0x682F3C00 ;_initBlock_10+24 : ?lstr_10_botrungtam at 0x1ADF
0x1AE2	0x3E6C6D74 ;_initBlock_10+28
0x1AE6	0x682F3C00 ;_initBlock_10+32 : ?lstr_7_botrungtam at 0x1AE7
0x1AEA	0x3E6C6D74 ;_initBlock_10+36
0x1AEE	0x682F3C00 ;_initBlock_10+40 : ?lstr_3_botrungtam at 0x1AEF
0x1AF2	0x3E6C6D74 ;_initBlock_10+44
0x1AF6	0x682F3C00 ;_initBlock_10+48 : ?lstr_2_botrungtam at 0x1AF7
0x1AFA	0x3E6C6D74 ;_initBlock_10+52
0x1AFE	0x682F3C00 ;_initBlock_10+56 : ?lstr_4_botrungtam at 0x1AFF
0x1B02	0x3E6C6D74 ;_initBlock_10+60
0x1B06	0x682F3C00 ;_initBlock_10+64 : ?lstr_6_botrungtam at 0x1B07
0x1B0A	0x3E6C6D74 ;_initBlock_10+68
0x1B0E	0x682F3C00 ;_initBlock_10+72 : ?lstr_5_botrungtam at 0x1B0F
0x1B12	0x3E6C6D74 ;_initBlock_10+76
0x1B16	0x00 ;_initBlock_10+80
; end of _initBlock_10
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC     [500]    _GPIO_Config
0x03B0      [24]    _GPIO_Digital_Input
0x03C8      [32]    _uart4_chr
0x03E8      [32]    _memset
0x0408     [128]    _timer1_init
0x0488      [58]    ___FillZeros
0x04C4      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0514      [20]    ___CC2DW
0x0528      [28]    _GPIO_Digital_Output
0x0544     [484]    _gpio_init
0x0728     [140]    _xuat_32bit
0x07B4     [120]    _uart4__init
0x082C      [92]    _usart2_init
0x0888       [8]    ___GenExcept
0x0890     [124]    _uart4_rx
0x090C    [2384]    _timer1_isr
0x125C     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x1350    [1760]    _main
0x1A30      [20]    __Lib_System_101_102_103_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _out_relay
0x20000004       [1]    _KEYCARD_INSERT
0x20000005       [1]    _KEYCARD_ENABLE
0x20000006       [1]    _MASTER_BEDROOM_STATUS
0x20000007       [1]    _AMBIENT_STATUS
0x20000008       [4]    _KEYCARD_COUNTER_CLOSE
0x2000000C       [1]    _ACCENT_STATUS
0x2000000D       [1]    _RS485_CONTROL_S9
0x2000000E       [1]    _RS485_CONTROL_S10
0x2000000F       [1]    _RS485_CONTROL_S9_S11
0x20000010       [1]    _RS485_STATUS_S9
0x20000011       [1]    _RS485_STATUS_S10
0x20000012       [1]    _RS485_STATUS_S9_S11
0x20000013       [1]    _count_buf_rc_4
0x20000014       [1]    _AMBIENT_BEDROOM
0x20000015       [1]    _ACCENT_BEDROOM
0x20000016       [1]    _MASTER_BEDROOM
0x20000017       [6]    _buf_rc_u4
0x2000001D      [25]    _but_state
0x20000036       [1]    _PROCESSING_RS485
0x20000037       [1]    _DATA_TRUE
0x20000038       [4]    ___System_CLOCK_IN_KHZ
0x2000003C      [50]    _but_sample
0x2000006E      [25]    _but_sum_sample
0x20000087      [25]    _but_status
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1A44     [106]    ?lstr_1_botrungtam
0x1AB0       [4]    ?ICS_out_relay
0x1AB4       [1]    ?ICS_KEYCARD_INSERT
0x1AB5       [1]    ?ICS_KEYCARD_ENABLE
0x1AB6       [1]    ?ICS_MASTER_BEDROOM_STATUS
0x1AB7       [1]    ?ICS_AMBIENT_STATUS
0x1AB8       [4]    ?ICS_KEYCARD_COUNTER_CLOSE
0x1ABC       [1]    ?ICS_ACCENT_STATUS
0x1ABD       [1]    ?ICS_RS485_CONTROL_S9
0x1ABE       [1]    ?ICS_RS485_CONTROL_S10
0x1ABF       [1]    ?ICS_RS485_CONTROL_S9_S11
0x1AC0       [1]    ?ICS_RS485_STATUS_S9
0x1AC1       [1]    ?ICS_RS485_STATUS_S10
0x1AC2       [1]    ?ICS_RS485_STATUS_S9_S11
0x1AC3       [1]    ?ICS_count_buf_rc_4
0x1AC4       [1]    ?ICS_AMBIENT_BEDROOM
0x1AC5       [1]    ?ICS_ACCENT_BEDROOM
0x1AC6       [1]    ?ICS_MASTER_BEDROOM
0x1AC7       [8]    ?lstr_9_botrungtam
0x1ACF       [8]    ?lstr_8_botrungtam
0x1AD7       [8]    ?lstr_11_botrungtam
0x1ADF       [8]    ?lstr_10_botrungtam
0x1AE7       [8]    ?lstr_7_botrungtam
0x1AEF       [8]    ?lstr_3_botrungtam
0x1AF7       [8]    ?lstr_2_botrungtam
0x1AFF       [8]    ?lstr_4_botrungtam
0x1B07       [8]    ?lstr_6_botrungtam
0x1B0F       [8]    ?lstr_5_botrungtam
