ISim log file
Running: C:\Users\Marco\Dropbox\School\WINTER 2017\161L\Labs\CS-161L\Lab5 - Pilepile CPU\cs161_processor_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/cs161_processor_testbench_isim_beh.wdb 
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/ifid_1/, width 32 of formal port data_in is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 28.  For instance uut/ifid_1/, width 32 of formal port data_out is not equal to width 10 of actual signal ifid_pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 28.  For instance uut/ifid_1/, width 32 of formal port data_out is not equal to width 10 of actual signal ifid_pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 28.  For instance uut/ifid_1/, width 32 of formal port data_out is not equal to width 10 of actual signal ifid_pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 28.  For instance uut/ifid_1/, width 32 of formal port data_out is not equal to width 10 of actual signal ifid_pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 28.  For instance uut/ifid_1/, width 32 of formal port data_out is not equal to width 10 of actual signal ifid_pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/ifid_1/, width 1 of formal port data_in is not equal to width 32 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 28.  For instance uut/ifid_1/, width 1 of formal port data_out is not equal to width 10 of actual signal ifid_pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 49.  For instance uut/ifex_1_wb/, width 32 of formal port data_in is not equal to width 1 of actual signal reg_write.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 136.  For instance uut/ifex_1_wb/, width 32 of formal port data_out is not equal to width 1 of actual signal ifex_reg_write.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 55.  For instance uut/ifex_2_m/, width 32 of formal port data_in is not equal to width 1 of actual signal branch.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 145.  For instance uut/ifex_2_m/, width 32 of formal port data_out is not equal to width 1 of actual signal ifex_branch.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 52.  For instance uut/ifex_3_ex_RegDst/, width 32 of formal port data_in is not equal to width 1 of actual signal reg_dst.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 154.  For instance uut/ifex_3_ex_RegDst/, width 32 of formal port data_out is not equal to width 1 of actual signal ifex_reg_dst.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 50.  For instance uut/ifex_4_ex_ALUOp/, width 32 of formal port data_in is not equal to width 2 of actual signal alu_op.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 163.  For instance uut/ifex_4_ex_ALUOp/, width 32 of formal port data_out is not equal to width 1 of actual signal ifex_alu_op.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 51.  For instance uut/ifex_3_ex_ALUSrc/, width 32 of formal port data_in is not equal to width 1 of actual signal alu_src.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 172.  For instance uut/ifex_3_ex_ALUSrc/, width 32 of formal port data_out is not equal to width 1 of actual signal ifex_alu_src.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/ifid_1/, width 10 of formal port data_in is not equal to width 32 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 163.  For instance uut/ifex_4_ex_ALUOp/, width 2 of formal port data_out is not equal to width 1 of actual signal ifex_alu_op.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 163.  For instance uut/ifex_4_ex_ALUOp/, width 2 of formal port data_out is not equal to width 1 of actual signal ifex_alu_op.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 202.  For instance uut/mux4/, width 10 of formal port datain2 is not equal to width 32 of actual signal pc_alu_result.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 277.  For instance uut/ifmem_3/, width 32 of formal port data_out is not equal to width 1 of actual signal ifmem_pc_alu_result.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 20.  For instance uut/mux4/, width 32 of formal port datain1 is not equal to width 10 of actual signal pc_plus_four.
WARNING: File "C:/Users/Marco/Downloads/lab4/cs161_processor.v" Line 19.  For instance uut/mux4/, width 32 of formal port data_out is not equal to width 10 of actual signal pc_temp.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
