 
****************************************
Report : area
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 05:41:59 2022
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)

Number of ports:                          274
Number of nets:                           516
Number of cells:                          275
Number of combinational cells:            219
Number of sequential cells:                38
Number of macros/black boxes:               0
Number of buf/inv:                         77
Number of references:                       7

Combinational area:               1686.211109
Buf/Inv area:                      535.398496
Noncombinational area:            1267.305937
Macro/Black Box area:                0.000000
Net Interconnect area:           30986.820038

Total cell area:                  2953.517045
Total area:                      33940.337083

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------
UART                              2953.5170    100.0    28.2408     0.0000  0.0000  UART
u_MUX2_RST                          14.1204      0.5    14.1204     0.0000  0.0000  MUX2_0
u_MUX2_RX_CLOCK                     12.9437      0.4    12.9437     0.0000  0.0000  MUX2_1
u_MUX2_TX_CLOCK                     11.7670      0.4    11.7670     0.0000  0.0000  MUX2_2
u_RX1                             2010.9803     68.1   254.1672     0.0000  0.0000  RX_test_1
u_RX1/u_Counter_Unit               615.4141     20.8     5.8835     0.0000  0.0000  Counter_Unit_test_1
u_RX1/u_Counter_Unit/u_Bits_Counter
                                   154.1477      5.2    55.3049    98.8428  0.0000  Bits_Counter_test_1
u_RX1/u_Counter_Unit/u_Edge_Bit_Counter
                                   455.3829     15.4   257.6973   197.6856  0.0000  Edge_Bit_Counter_test_1
u_RX1/u_Data_Sampling              149.4409      5.1    50.5981    98.8428  0.0000  Data_Sampling_test_1
u_RX1/u_Deserializer               469.5033     15.9   184.7419   284.7614  0.0000  Deserializer_test_1
u_RX1/u_Error_Unit                  17.6505      0.6    17.6505     0.0000  0.0000  Error_Unit
u_RX1/u_RX_FSM                     504.8043     17.1   373.0139   131.7904  0.0000  RX_FSM_test_1
u_UART_TX_Top1                     875.4648     29.6     0.0000     0.0000  0.0000  UART_TX_Top_test_1
u_UART_TX_Top1/u_FSM               143.5574      4.9    77.6622    65.8952  0.0000  FSM_test_1
u_UART_TX_Top1/u_Mux_4              21.1806      0.7    21.1806     0.0000  0.0000  Mux_4
u_UART_TX_Top1/u_Parity_Unit       114.1399      3.9    87.0758    27.0641  0.0000  Parity_Unit_test_1
u_UART_TX_Top1/u_Serializer_Top    596.5869     20.2     0.0000     0.0000  0.0000  Serializer_Top_test_1
u_UART_TX_Top1/u_Serializer_Top/u_Counter
                                   150.6176      5.1    51.7748    98.8428  0.0000  Counter_test_1
u_UART_TX_Top1/u_Serializer_Top/u_Serializer
                                   445.9693     15.1   182.3885   263.5808  0.0000  Serializer_test_1
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------
Total                                                 1686.2111  1267.3059  0.0000

1
