<stg><name>tpgBackground_Pipeline_VITIS_LOOP_565_2</name>


<trans_list>

<trans id="1490" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %rampVal_2_flag_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %hdata_flag_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hdata_flag_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %rampVal_3_flag_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp121_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121_i

]]></Node>
<StgValue><ssdm name="cmp121_i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %cmp136_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp136_i

]]></Node>
<StgValue><ssdm name="cmp136_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp54_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp54_i

]]></Node>
<StgValue><ssdm name="cmp54_i_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %Sel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %Sel_cast

]]></Node>
<StgValue><ssdm name="Sel_cast_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp

]]></Node>
<StgValue><ssdm name="icmp_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %add_i349_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_i349

]]></Node>
<StgValue><ssdm name="add_i349_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:11 %sub35_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sub35_i

]]></Node>
<StgValue><ssdm name="sub35_i_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %cmp_i34_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i34

]]></Node>
<StgValue><ssdm name="cmp_i34_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %cmp11_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp11_i

]]></Node>
<StgValue><ssdm name="cmp11_i_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:14 %barWidthMinSamples_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:15 %sub_i_i_i_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub_i_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_i_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %ZplateVerContDelta_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContDelta_val

]]></Node>
<StgValue><ssdm name="ZplateVerContDelta_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %cmp12_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp12_i

]]></Node>
<StgValue><ssdm name="cmp12_i_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %ZplateVerContStart_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContStart_val

]]></Node>
<StgValue><ssdm name="ZplateVerContStart_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %ZplateHorContDelta_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContDelta_val

]]></Node>
<StgValue><ssdm name="ZplateHorContDelta_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %shl_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %shl_i

]]></Node>
<StgValue><ssdm name="shl_i_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:21 %barWidth_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %barWidth

]]></Node>
<StgValue><ssdm name="barWidth_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:22 %barWidth_cast_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %barWidth_cast

]]></Node>
<StgValue><ssdm name="barWidth_cast_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %tmp_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %colorFormat_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_val

]]></Node>
<StgValue><ssdm name="colorFormat_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %conv2_i_i10_i233_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i10_i233_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i233_cast_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i

]]></Node>
<StgValue><ssdm name="cmp2_i_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %patternId_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val

]]></Node>
<StgValue><ssdm name="patternId_val_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %ZplateHorContStart_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContStart_val

]]></Node>
<StgValue><ssdm name="ZplateHorContStart_val_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %rampStart_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rampStart_1

]]></Node>
<StgValue><ssdm name="rampStart_1_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:31 %conv2_i_i10_i236_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i10_i236

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i236_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %conv2_i_i10_i239_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i10_i239

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i239_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:33 %conv2_i_i10_i254_cast_cast_cast_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %conv2_i_i10_i254_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i254_cast_cast_cast_cast_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:34 %cond_i235_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %cond_i235

]]></Node>
<StgValue><ssdm name="cond_i235_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:35 %conv2_i_i_i_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv2_i_i_i_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i_i_cast_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:36 %conv2_i_i_i240_cast_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %conv2_i_i_i240_cast_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i_i240_cast_cast_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:37 %conv2_i_i_i255_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i_i255

]]></Node>
<StgValue><ssdm name="conv2_i_i_i255_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:38 %conv2_i_i_i268_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i_i268

]]></Node>
<StgValue><ssdm name="conv2_i_i_i268_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:39 %conv2_i_i_i282_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i_i282

]]></Node>
<StgValue><ssdm name="conv2_i_i_i282_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %width_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width_val

]]></Node>
<StgValue><ssdm name="width_val_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:41 %rampVal_2_flag_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rampVal_2_flag_0

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_0_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:42 %hdata_flag_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %hdata_flag_0

]]></Node>
<StgValue><ssdm name="hdata_flag_0_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:43 %rampVal_3_flag_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rampVal_3_flag_0

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_0_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="2">
<![CDATA[
newFuncRoot:44 %Sel_cast_cast = zext i2 %Sel_cast_read

]]></Node>
<StgValue><ssdm name="Sel_cast_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:45 %barWidth_cast_cast = zext i11 %barWidth_cast_read

]]></Node>
<StgValue><ssdm name="barWidth_cast_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:46 %conv2_i_i10_i233_cast_cast = zext i8 %conv2_i_i10_i233_cast_read

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i233_cast_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="3">
<![CDATA[
newFuncRoot:47 %conv2_i_i10_i254_cast_cast_cast_cast_cast = sext i3 %conv2_i_i10_i254_cast_cast_cast_cast_read

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i254_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="5">
<![CDATA[
newFuncRoot:48 %conv2_i_i10_i254_cast_cast_cast_cast_cast_cast = zext i5 %conv2_i_i10_i254_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="conv2_i_i10_i254_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
newFuncRoot:49 %conv2_i_i_i_cast_cast = select i1 %conv2_i_i_i_cast_read, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="conv2_i_i_i_cast_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="5">
<![CDATA[
newFuncRoot:50 %conv2_i_i_i240_cast_cast_cast = zext i5 %conv2_i_i_i240_cast_cast_read

]]></Node>
<StgValue><ssdm name="conv2_i_i_i240_cast_cast_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_22, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i1 %rampVal_3_flag_0_read, i1 %rampVal_3_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i1 %hdata_flag_0_read, i1 %hdata_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:54 %store_ln0 = store i1 %rampVal_2_flag_0_read, i1 %rampVal_2_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:55 %store_ln1734 = store i16 0, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln1734"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:56 %store_ln0 = store i16 0, i16 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:57 %br_ln0 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body6:0 %x_4 = load i16 %x

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:1 %icmp_ln565 = icmp_eq  i16 %x_4, i16 %width_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln565"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:2 %add_ln565 = add i16 %x_4, i16 1

]]></Node>
<StgValue><ssdm name="add_ln565"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6:3 %br_ln565 = br i1 %icmp_ln565, void %for.body6.split, void %for.inc46.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="16">
<![CDATA[
for.body6.split:10 %zext_ln1347 = zext i16 %x_4

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6.split:11 %icmp_ln1072 = icmp_eq  i16 %x_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="16">
<![CDATA[
for.body6.split:21 %trunc_ln565_9 = trunc i16 %x_4

]]></Node>
<StgValue><ssdm name="trunc_ln565_9"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="16">
<![CDATA[
for.body6.split:22 %trunc_ln565_10 = trunc i16 %x_4

]]></Node>
<StgValue><ssdm name="trunc_ln565_10"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="16">
<![CDATA[
for.body6.split:23 %trunc_ln565_11 = trunc i16 %x_4

]]></Node>
<StgValue><ssdm name="trunc_ln565_11"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body6.split:27 %add_ln549 = add i11 %trunc_ln565_11, i11 1364

]]></Node>
<StgValue><ssdm name="add_ln549"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body6.split:28 %add_ln549_1 = add i11 %trunc_ln565_11, i11 682

]]></Node>
<StgValue><ssdm name="add_ln549_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0">
<![CDATA[
for.body6.split:30 %switch_ln573 = switch i8 %patternId_val_read, void %for.inc, i8 1, void %sw.bb, i8 2, void %sw.bb8, i8 3, void %for.body6.split.for.inc_crit_edge119, i8 4, void %sw.bb12, i8 5, void %sw.bb14, i8 6, void %sw.bb16, i8 7, void %sw.bb18, i8 8, void %sw.bb20, i8 9, void %sw.bb22, i8 10, void %sw.bb24, i8 11, void %sw.bb26, i8 12, void %sw.bb28, i8 13, void %sw.bb30_ifconv, i8 14, void %sw.bb32, i8 15, void %sw.bb34, i8 16, void %sw.bb36, i8 17, void %sw.bb38, i8 18, void %sw.bb40, i8 19, void %sw.bb42

]]></Node>
<StgValue><ssdm name="switch_ln573"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb42:0 %or_ln1746 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1746"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb42:1 %icmp_ln1746 = icmp_eq  i16 %or_ln1746, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1746"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb42:2 %br_ln1746 = br i1 %icmp_ln1746, void %if.else.i5, void %if.then.i3

]]></Node>
<StgValue><ssdm name="br_ln1746"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6">
<![CDATA[
if.else.i5:0 %yCount_1_load = load i6 %yCount_1

]]></Node>
<StgValue><ssdm name="yCount_1_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i5:1 %icmp_ln1751 = icmp_ne  i6 %yCount_1_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln1751"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i5:2 %and_ln1751 = and i1 %icmp_ln1751, i1 %icmp_ln1072

]]></Node>
<StgValue><ssdm name="and_ln1751"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i5:3 %br_ln1751 = br i1 %and_ln1751, void %if.else7.i, void %if.then6.i

]]></Node>
<StgValue><ssdm name="br_ln1751"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else7.i:0 %br_ln1755 = br i1 %icmp_ln1072, void %VITIS_LOOP_1761_1.i, void %if.then10.i

]]></Node>
<StgValue><ssdm name="br_ln1755"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then10.i:0 %store_ln1757 = store i6 0, i6 %yCount_1

]]></Node>
<StgValue><ssdm name="store_ln1757"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then6.i:0 %add_ln1753 = add i6 %yCount_1_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1753"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then6.i:1 %store_ln1753 = store i6 %add_ln1753, i6 %yCount_1

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i:2 %br_ln1754 = br void %VITIS_LOOP_1761_1.i

]]></Node>
<StgValue><ssdm name="br_ln1754"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then.i3:0 %store_ln1748 = store i6 0, i6 %yCount_1

]]></Node>
<StgValue><ssdm name="store_ln1748"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else119.i:1 %br_ln1797 = br i1 %cmp121_i_read, void %if.else166.i_ifconv, void %if.then122.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1797"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then52.i:0 %br_ln1782 = br i1 %cmp54_i_read, void %if.else84.i, void %if.then55.i

]]></Node>
<StgValue><ssdm name="br_ln1782"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38:1 %icmp_ln1629 = icmp_eq  i8 %trunc_ln565_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1629"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb34:0 %or_ln1563 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1563"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb34:1 %icmp_ln1563 = icmp_eq  i16 %or_ln1563, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1563"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb34:2 %br_ln1563 = br i1 %icmp_ln1563, void %if.else.i365, void %if.then.i361

]]></Node>
<StgValue><ssdm name="br_ln1563"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="10">
<![CDATA[
if.else.i365:0 %yCount_3_load = load i10 %yCount_3

]]></Node>
<StgValue><ssdm name="yCount_3_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="10">
<![CDATA[
if.else.i365:1 %zext_ln1568 = zext i10 %yCount_3_load

]]></Node>
<StgValue><ssdm name="zext_ln1568"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i365:2 %icmp_ln1568 = icmp_sgt  i11 %sub_i_i_i_read, i11 %zext_ln1568

]]></Node>
<StgValue><ssdm name="icmp_ln1568"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i365:3 %and_ln1568 = and i1 %icmp_ln1568, i1 %icmp_ln1072

]]></Node>
<StgValue><ssdm name="and_ln1568"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i365:4 %br_ln1568 = br i1 %and_ln1568, void %if.else14.i368, void %if.then13.i367

]]></Node>
<StgValue><ssdm name="br_ln1568"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else14.i368:0 %br_ln1572 = br i1 %icmp_ln1072, void %VITIS_LOOP_1578_1.i, void %if.then17.i369

]]></Node>
<StgValue><ssdm name="br_ln1572"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then17.i369:1 %store_ln1574 = store i10 0, i10 %yCount_3

]]></Node>
<StgValue><ssdm name="store_ln1574"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then13.i367:0 %add_ln1570 = add i10 %yCount_3_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1570"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then13.i367:1 %store_ln1570 = store i10 %add_ln1570, i10 %yCount_3

]]></Node>
<StgValue><ssdm name="store_ln1570"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
if.then13.i367:2 %br_ln1571 = br void %VITIS_LOOP_1578_1.i

]]></Node>
<StgValue><ssdm name="br_ln1571"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i361:0 %store_ln1565 = store i10 0, i10 %yCount_3

]]></Node>
<StgValue><ssdm name="store_ln1565"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10">
<![CDATA[
if.else28.i:0 %xCount_3_0_load = load i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="xCount_3_0_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else28.i:1 %icmp_ln1586 = icmp_ult  i10 %xCount_3_0_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="icmp_ln1586"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else28.i:2 %br_ln1586 = br i1 %icmp_ln1586, void %if.else36.i, void %if.then32.i

]]></Node>
<StgValue><ssdm name="br_ln1586"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else36.i:0 %sub_ln1592 = sub i10 %xCount_3_0_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="sub_ln1592"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else36.i:1 %store_ln1592 = store i10 %sub_ln1592, i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="store_ln1592"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then32.i:0 %add_ln1588 = add i10 %xCount_3_0_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1588"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then32.i:1 %store_ln1588 = store i10 %add_ln1588, i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="store_ln1588"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
if.then32.i:2 %br_ln1589 = br void %if.end48.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1589"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then24.i:1 %store_ln1584 = store i10 0, i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="store_ln1584"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb30_ifconv:102 %switch_ln1311 = switch i8 %colorFormat_val_read, void %land.lhs.true.i346, i8 0, void %sw.bb30_ifconv.for.inc_crit_edge, i8 1, void %cond.true143.i

]]></Node>
<StgValue><ssdm name="switch_ln1311"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i346:0 %br_ln1312 = br i1 %trunc_ln565_9, void %cond.true143.i, void %land.lhs.true.i346.for.inc_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1312"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb28:1 %br_ln1449 = br i1 %cmp_i34_read, void %lor.lhs.false.i, void %land.lhs.true.i36

]]></Node>
<StgValue><ssdm name="br_ln1449"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i:0 %and_ln1449 = and i1 %cmp11_i_read, i1 %icmp_ln1072

]]></Node>
<StgValue><ssdm name="and_ln1449"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false.i:1 %br_ln1449 = br i1 %and_ln1449, void %if.else.i41, void %if.then.i37

]]></Node>
<StgValue><ssdm name="br_ln1449"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i36:0 %br_ln1449 = br i1 %icmp_ln1072, void %if.else.i41, void %if.then.i37

]]></Node>
<StgValue><ssdm name="br_ln1449"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="10">
<![CDATA[
if.else.i41:0 %yCount_2_load = load i10 %yCount_2

]]></Node>
<StgValue><ssdm name="yCount_2_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="11" op_0_bw="10">
<![CDATA[
if.else.i41:1 %zext_ln1454 = zext i10 %yCount_2_load

]]></Node>
<StgValue><ssdm name="zext_ln1454"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i41:2 %icmp_ln1454 = icmp_eq  i11 %sub_i_i_i_read, i11 %zext_ln1454

]]></Node>
<StgValue><ssdm name="icmp_ln1454"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i41:3 %and_ln1454 = and i1 %icmp_ln1454, i1 %icmp_ln1072

]]></Node>
<StgValue><ssdm name="and_ln1454"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i41:4 %br_ln1454 = br i1 %and_ln1454, void %if.else19.i, void %if.then17.i42

]]></Node>
<StgValue><ssdm name="br_ln1454"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else19.i:0 %br_ln1459 = br i1 %icmp_ln1072, void %if.end.i44, void %if.then22.i

]]></Node>
<StgValue><ssdm name="br_ln1459"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then22.i:0 %add_ln1461 = add i10 %yCount_2_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1461"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then22.i:1 %store_ln1461 = store i10 %add_ln1461, i10 %yCount_2

]]></Node>
<StgValue><ssdm name="store_ln1461"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
if.end.i44:0 %br_ln0 = br void %if.end23.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="1"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
<literal name="and_ln1454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then17.i42:0 %store_ln1456 = store i10 0, i10 %yCount_2

]]></Node>
<StgValue><ssdm name="store_ln1456"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
if.end23.i:0 %br_ln0 = br void %VITIS_LOOP_1465_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="1"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i37:0 %store_ln1451 = store i10 0, i10 %yCount_2

]]></Node>
<StgValue><ssdm name="store_ln1451"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.else31.i47:0 %icmp_ln1473 = icmp_eq  i17 %sub35_i_read, i17 %zext_ln1347

]]></Node>
<StgValue><ssdm name="icmp_ln1473"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else31.i47:1 %br_ln1473 = br i1 %icmp_ln1473, void %if.else41.i, void %if.then37.i

]]></Node>
<StgValue><ssdm name="br_ln1473"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb26:0 %or_ln1381 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1381"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb26:1 %icmp_ln1381 = icmp_eq  i16 %or_ln1381, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1381"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb26:2 %br_ln1381 = br i1 %icmp_ln1381, void %if.else.i312, void %if.then.i311

]]></Node>
<StgValue><ssdm name="br_ln1381"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="10">
<![CDATA[
if.else.i312:0 %yCount_load = load i10 %yCount

]]></Node>
<StgValue><ssdm name="yCount_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="11" op_0_bw="10">
<![CDATA[
if.else.i312:1 %zext_ln1386 = zext i10 %yCount_load

]]></Node>
<StgValue><ssdm name="zext_ln1386"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i312:2 %icmp_ln1386 = icmp_sgt  i11 %sub_i_i_i_read, i11 %zext_ln1386

]]></Node>
<StgValue><ssdm name="icmp_ln1386"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i312:3 %and_ln1386 = and i1 %icmp_ln1386, i1 %icmp_ln1072

]]></Node>
<StgValue><ssdm name="and_ln1386"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i312:4 %br_ln1386 = br i1 %and_ln1386, void %if.else14.i, void %if.then13.i313

]]></Node>
<StgValue><ssdm name="br_ln1386"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else14.i:0 %br_ln1390 = br i1 %icmp_ln1072, void %VITIS_LOOP_1396_1.i, void %if.then17.i

]]></Node>
<StgValue><ssdm name="br_ln1390"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then17.i:0 %store_ln1392 = store i10 0, i10 %yCount

]]></Node>
<StgValue><ssdm name="store_ln1392"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then13.i313:0 %add_ln1388 = add i10 %yCount_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1388"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then13.i313:1 %store_ln1388 = store i10 %add_ln1388, i10 %yCount

]]></Node>
<StgValue><ssdm name="store_ln1388"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
if.then13.i313:2 %br_ln1389 = br void %VITIS_LOOP_1396_1.i

]]></Node>
<StgValue><ssdm name="br_ln1389"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i311:0 %store_ln1383 = store i10 0, i10 %yCount

]]></Node>
<StgValue><ssdm name="store_ln1383"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="10">
<![CDATA[
if.else31.i:0 %xCount_0_load = load i10 %xCount_0

]]></Node>
<StgValue><ssdm name="xCount_0_load"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else31.i:1 %icmp_ln1405 = icmp_ult  i10 %xCount_0_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="icmp_ln1405"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else31.i:2 %br_ln1405 = br i1 %icmp_ln1405, void %if.else39.i, void %if.then35.i

]]></Node>
<StgValue><ssdm name="br_ln1405"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else39.i:0 %sub_ln1411 = sub i10 %xCount_0_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="sub_ln1411"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else39.i:1 %store_ln1411 = store i10 %sub_ln1411, i10 %xCount_0

]]></Node>
<StgValue><ssdm name="store_ln1411"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then35.i:0 %add_ln1407 = add i10 %xCount_0_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1407"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then35.i:1 %store_ln1407 = store i10 %add_ln1407, i10 %xCount_0

]]></Node>
<StgValue><ssdm name="store_ln1407"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
if.then35.i:2 %br_ln1408 = br void %if.end52.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1408"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then27.i:1 %store_ln1403 = store i10 0, i10 %xCount_0

]]></Node>
<StgValue><ssdm name="store_ln1403"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb24:0 %or_ln1330 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1330"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb24:1 %icmp_ln1330 = icmp_eq  i16 %or_ln1330, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1330"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb24:2 %br_ln1330 = br i1 %icmp_ln1330, void %if.else.i304, void %if.then.i303

]]></Node>
<StgValue><ssdm name="br_ln1330"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i304:0 %and_ln1337 = and i1 %icmp_ln1072, i1 %cmp12_i_read

]]></Node>
<StgValue><ssdm name="and_ln1337"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i304:1 %br_ln1337 = br i1 %and_ln1337, void %_Z19tpgPatternZonePlatettttttth.exit, void %if.then13.i

]]></Node>
<StgValue><ssdm name="br_ln1337"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:2 %add_ln1347 = add i17 %zext_ln1347, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1347 = mul i17 %add_ln1347, i17 %zext_ln1347

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb22:0 %br_ln1245 = br i1 %icmp_ln1072, void %if.else.i297, void %if.then.i296

]]></Node>
<StgValue><ssdm name="br_ln1245"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="11" op_0_bw="11">
<![CDATA[
if.else.i297:0 %xBar_0_load = load i11 %xBar_0

]]></Node>
<StgValue><ssdm name="xBar_0_load"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="11">
<![CDATA[
if.else.i297:1 %zext_ln1250 = zext i11 %xBar_0_load

]]></Node>
<StgValue><ssdm name="zext_ln1250"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i297:2 %add_ln1250 = add i12 %zext_ln1250, i12 1

]]></Node>
<StgValue><ssdm name="add_ln1250"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i297:3 %icmp_ln1250 = icmp_ult  i12 %add_ln1250, i12 %barWidth_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1250"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i297:4 %add_ln1252 = add i11 %xBar_0_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln1252"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i297:5 %br_ln1250 = br i1 %icmp_ln1250, void %if.else15.i, void %if.then8.i

]]></Node>
<StgValue><ssdm name="br_ln1250"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else15.i:0 %sub_ln1256 = sub i11 %add_ln1252, i11 %barWidth_read

]]></Node>
<StgValue><ssdm name="sub_ln1256"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.else15.i:1 %store_ln1256 = store i11 %sub_ln1256, i11 %xBar_0

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.then8.i:0 %store_ln1252 = store i11 %add_ln1252, i11 %xBar_0

]]></Node>
<StgValue><ssdm name="store_ln1252"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
if.then8.i:1 %br_ln1253 = br void %if.end30.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1253"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i296:1 %store_ln1248 = store i11 0, i11 %xBar_0

]]></Node>
<StgValue><ssdm name="store_ln1248"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb20:0 %switch_ln1227 = switch i8 %colorFormat_val_read, void %cond.false8.i285, i8 0, void %sw.bb20.for.inc_crit_edge, i8 1, void %cond.end.i291

]]></Node>
<StgValue><ssdm name="switch_ln1227"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb18:0 %switch_ln1206 = switch i8 %colorFormat_val_read, void %cond.false8.i271, i8 0, void %sw.bb18.for.inc_crit_edge, i8 1, void %cond.end.i277

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb16:0 %switch_ln1185 = switch i8 %colorFormat_val_read, void %cond.false8.i258, i8 0, void %sw.bb16.for.inc_crit_edge, i8 1, void %cond.end.i264

]]></Node>
<StgValue><ssdm name="switch_ln1185"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb14:0 %switch_ln1164 = switch i8 %colorFormat_val_read, void %cond.false8.i243, i8 0, void %sw.bb14.for.inc_crit_edge, i8 1, void %cond.end.i249

]]></Node>
<StgValue><ssdm name="switch_ln1164"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb12:0 %switch_ln1143 = switch i8 %colorFormat_val_read, void %cond.false8.i, i8 0, void %sw.bb12.for.inc_crit_edge, i8 1, void %cond.end.i

]]></Node>
<StgValue><ssdm name="switch_ln1143"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb8:0 %or_ln1095 = or i16 %x_4, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1095"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb8:1 %icmp_ln1095 = icmp_eq  i16 %or_ln1095, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1095"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb8:2 %br_ln1095 = br i1 %icmp_ln1095, void %if.else.i, void %if.then.i229

]]></Node>
<StgValue><ssdm name="br_ln1095"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:0 %br_ln1099 = br i1 %icmp_ln1072, void %_Z22tpgPatternVerticalRampttth.exit, void %if.then5.i

]]></Node>
<StgValue><ssdm name="br_ln1099"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:5 %store_ln1734 = store i16 %add_ln565, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln1734"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="209" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
sw.bb28:0 %barWidthMinSamples_delayed = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1347 = mul i17 %add_ln1347, i17 %zext_ln1347

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="214" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
sw.bb28:0 %barWidthMinSamples_delayed = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then22.i:2 %store_ln1462 = store i1 0, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1462"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
if.then22.i:3 %br_ln1463 = br void %if.end.i44

]]></Node>
<StgValue><ssdm name="br_ln1463"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="1"/>
</and_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
<literal name="and_ln1454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then17.i42:1 %store_ln1457 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1457"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="1"/>
</and_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="cmp_i34_read" val="1"/>
<literal name="and_ln1454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
if.then17.i42:2 %br_ln1458 = br void %if.end23.i

]]></Node>
<StgValue><ssdm name="br_ln1458"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="1"/>
</and_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i37:1 %store_ln1452 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1452"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="cmp_i34_read" val="0"/>
<literal name="and_ln1449" val="1"/>
</and_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="cmp_i34_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
if.then.i37:2 %br_ln1453 = br void %VITIS_LOOP_1465_1.i

]]></Node>
<StgValue><ssdm name="br_ln1453"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="10">
<![CDATA[
if.else41.i:0 %xCount_4_0_load = load i10 %xCount_4_0

]]></Node>
<StgValue><ssdm name="xCount_4_0_load"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else41.i:1 %icmp_ln1478 = icmp_ult  i10 %xCount_4_0_load, i10 %barWidthMinSamples_delayed

]]></Node>
<StgValue><ssdm name="icmp_ln1478"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else41.i:2 %br_ln1478 = br i1 %icmp_ln1478, void %if.else49.i, void %if.then45.i

]]></Node>
<StgValue><ssdm name="br_ln1478"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else49.i:0 %icmp_ln1483 = icmp_eq  i10 %xCount_4_0_load, i10 %barWidthMinSamples_delayed

]]></Node>
<StgValue><ssdm name="icmp_ln1483"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else49.i:1 %br_ln1483 = br i1 %icmp_ln1483, void %if.else57.i, void %if.then53.i

]]></Node>
<StgValue><ssdm name="br_ln1483"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else57.i:0 %sub_ln1490 = sub i10 %xCount_4_0_load, i10 %barWidthMinSamples_delayed

]]></Node>
<StgValue><ssdm name="sub_ln1490"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else57.i:1 %store_ln1490 = store i10 %sub_ln1490, i10 %xCount_4_0

]]></Node>
<StgValue><ssdm name="store_ln1490"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
if.else57.i:2 %br_ln0 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then53.i:0 %store_ln1485 = store i10 0, i10 %xCount_4_0

]]></Node>
<StgValue><ssdm name="store_ln1485"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
if.then53.i:1 %br_ln1487 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then45.i:0 %add_ln1480 = add i10 %xCount_4_0_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1480"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then45.i:1 %store_ln1480 = store i10 %add_ln1480, i10 %xCount_4_0

]]></Node>
<StgValue><ssdm name="store_ln1480"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
if.then45.i:2 %br_ln1482 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1482"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then37.i:0 %store_ln1476 = store i10 0, i10 %xCount_4_0

]]></Node>
<StgValue><ssdm name="store_ln1476"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
if.then37.i:1 %br_ln1477 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1477"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then28.i:0 %store_ln1471 = store i10 0, i10 %xCount_4_0

]]></Node>
<StgValue><ssdm name="store_ln1471"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
if.then28.i:1 %br_ln1472 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1472"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1347 = mul i17 %add_ln1347, i17 %zext_ln1347

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="242" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1465_1.i:0 %vHatch_load = load i1 %vHatch

]]></Node>
<StgValue><ssdm name="vHatch_load"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1465_1.i:1 %br_ln1468 = br i1 %icmp_ln1072, void %if.else31.i47, void %if.then28.i

]]></Node>
<StgValue><ssdm name="br_ln1468"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
if.end64.i:0 %hHatch = phi i1 1, void %if.then28.i, i1 1, void %if.then37.i, i1 0, void %if.then45.i, i1 1, void %if.then53.i, i1 0, void %if.else57.i

]]></Node>
<StgValue><ssdm name="hHatch"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end64.i:1 %or_ln1494 = or i1 %vHatch_load, i1 %hHatch

]]></Node>
<StgValue><ssdm name="or_ln1494"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end64.i:2 %br_ln1494 = br i1 %or_ln1494, void %if.else102.i, void %if.then66.i

]]></Node>
<StgValue><ssdm name="br_ln1494"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.else102.i:0 %switch_ln1518 = switch i8 %colorFormat_val_read, void %cond.false120.i, i8 0, void %if.else102.i.for.inc_crit_edge, i8 1, void %cond.end124.i

]]></Node>
<StgValue><ssdm name="switch_ln1518"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.then66.i:0 %switch_ln1503 = switch i8 %colorFormat_val_read, void %cond.false79.i, i8 0, void %if.then66.i.for.inc_crit_edge, i8 1, void %cond.end.i54

]]></Node>
<StgValue><ssdm name="switch_ln1503"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1347 = mul i17 %add_ln1347, i17 %zext_ln1347

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:4 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %mul_ln1347, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:5 %tmp_s = call i16 @reg<int>, i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="255" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
<literal name="and_ln1337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16">
<![CDATA[
if.then13.i:1 %zonePlateVDelta_load = load i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="zonePlateVDelta_load"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
<literal name="and_ln1337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then13.i:4 %add_ln1343 = add i16 %zonePlateVDelta_load, i16 %ZplateVerContDelta_val_read

]]></Node>
<StgValue><ssdm name="add_ln1343"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
<literal name="and_ln1337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then13.i:5 %store_ln1343 = store i16 %add_ln1343, i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="store_ln1343"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i303:1 %store_ln1333 = store i16 %ZplateVerContStart_val_read, i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="store_ln1333"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:5 %tmp_s = call i16 @reg<int>, i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:6 %mul_ln1347_1 = mul i16 %tmp_s, i16 %ZplateHorContDelta_val_read

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="264" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
<literal name="and_ln1337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16">
<![CDATA[
if.then13.i:0 %zonePlateVAddr_loc_1_out_load = load i16 %zonePlateVAddr_loc_1_out

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_loc_1_out_load"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
<literal name="and_ln1337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then13.i:2 %add_ln1341 = add i16 %zonePlateVDelta_load, i16 %zonePlateVAddr_loc_1_out_load

]]></Node>
<StgValue><ssdm name="add_ln1341"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
<literal name="and_ln1337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then13.i:3 %store_ln1341 = store i16 %add_ln1341, i16 %zonePlateVAddr

]]></Node>
<StgValue><ssdm name="store_ln1341"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
<literal name="and_ln1337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then13.i:6 %store_ln1341 = store i16 %add_ln1341, i16 %zonePlateVAddr_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1341"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="0"/>
<literal name="and_ln1337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
if.then13.i:7 %br_ln1344 = br void %_Z19tpgPatternZonePlatettttttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1344"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i303:0 %store_ln1332 = store i16 %shl_i_read, i16 %zonePlateVAddr

]]></Node>
<StgValue><ssdm name="store_ln1332"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i303:2 %store_ln0 = store i16 %shl_i_read, i16 %zonePlateVAddr_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
<literal name="icmp_ln1330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
if.then.i303:3 %br_ln1336 = br void %_Z19tpgPatternZonePlatettttttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1336"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:6 %mul_ln1347_1 = mul i16 %tmp_s, i16 %ZplateHorContDelta_val_read

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body6.split:0 %phi_mul_load_1 = load i16 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load_1"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6.split:29 %add_ln573 = add i16 %phi_mul_load_1, i16 %ZplateHorContStart_val_read

]]></Node>
<StgValue><ssdm name="add_ln573"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:0 %phi_mul_load = load i16 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:1 %zonePlateVAddr_loc_1_out_load_1 = load i16 %zonePlateVAddr_loc_1_out

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:6 %mul_ln1347_1 = mul i16 %tmp_s, i16 %ZplateHorContDelta_val_read

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:7 %tmp31 = add i16 %phi_mul_load, i16 %zonePlateVAddr_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:8 %add34_i = add i16 %tmp31, i16 %mul_ln1347_1

]]></Node>
<StgValue><ssdm name="add34_i"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:6 %store_ln573 = store i16 %add_ln573, i16 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="287" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:8 %add34_i = add i16 %tmp31, i16 %mul_ln1347_1

]]></Node>
<StgValue><ssdm name="add34_i"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:9 %lshr_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add34_i, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="292" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="295" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="298" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="301" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="23" op_0_bw="11">
<![CDATA[
sw.bb30_ifconv:0 %zext_ln1281_1 = zext i11 %trunc_ln565_11

]]></Node>
<StgValue><ssdm name="zext_ln1281_1"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:1 %mul_ln1281 = mul i23 %zext_ln1281_1, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln1281"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:2 %tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln1281, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="23" op_0_bw="11">
<![CDATA[
sw.bb30_ifconv:19 %zext_ln1285_1 = zext i11 %add_ln549_1

]]></Node>
<StgValue><ssdm name="zext_ln1285_1"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:20 %mul_ln1285 = mul i23 %zext_ln1285_1, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln1285"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:21 %tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln1285, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="23" op_0_bw="11">
<![CDATA[
sw.bb30_ifconv:38 %zext_ln1289_1 = zext i11 %add_ln549

]]></Node>
<StgValue><ssdm name="zext_ln1289_1"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb30_ifconv:39 %mul_ln1289 = mul i23 %zext_ln1289_1, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln1289"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:40 %tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln1289, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="316" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:3 %zext_ln1281 = zext i10 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln1281"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:6 %tpgSinTableArray_9bit_0_addr = getelementptr i8 %tpgSinTableArray_9bit_0, i64 0, i64 %zext_ln1281

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_addr"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:7 %tpgSinTableArray_9bit_1_addr = getelementptr i8 %tpgSinTableArray_9bit_1, i64 0, i64 %zext_ln1281

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_addr"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:8 %tpgSinTableArray_9bit_2_addr = getelementptr i9 %tpgSinTableArray_9bit_2, i64 0, i64 %zext_ln1281

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_addr"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:9 %tpgSinTableArray_9bit_0_load = load i10 %tpgSinTableArray_9bit_0_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:11 %tpgSinTableArray_9bit_1_load = load i10 %tpgSinTableArray_9bit_1_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:13 %tpgSinTableArray_9bit_2_load = load i10 %tpgSinTableArray_9bit_2_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:22 %zext_ln1285 = zext i10 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln1285"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:25 %tpgSinTableArray_9bit_0_addr_1 = getelementptr i8 %tpgSinTableArray_9bit_0, i64 0, i64 %zext_ln1285

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:26 %tpgSinTableArray_9bit_1_addr_1 = getelementptr i8 %tpgSinTableArray_9bit_1, i64 0, i64 %zext_ln1285

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:27 %tpgSinTableArray_9bit_2_addr_1 = getelementptr i9 %tpgSinTableArray_9bit_2, i64 0, i64 %zext_ln1285

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:28 %tpgSinTableArray_9bit_0_load_1 = load i10 %tpgSinTableArray_9bit_0_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_1"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:30 %tpgSinTableArray_9bit_1_load_1 = load i10 %tpgSinTableArray_9bit_1_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_1"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:32 %tpgSinTableArray_9bit_2_load_1 = load i10 %tpgSinTableArray_9bit_2_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_1"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:41 %zext_ln1289 = zext i10 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln1289"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:44 %tpgSinTableArray_9bit_0_addr_2 = getelementptr i8 %tpgSinTableArray_9bit_0, i64 0, i64 %zext_ln1289

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_addr_2"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:45 %tpgSinTableArray_9bit_1_addr_2 = getelementptr i8 %tpgSinTableArray_9bit_1, i64 0, i64 %zext_ln1289

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb30_ifconv:46 %tpgSinTableArray_9bit_2_addr_2 = getelementptr i9 %tpgSinTableArray_9bit_2, i64 0, i64 %zext_ln1289

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_addr_2"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:47 %tpgSinTableArray_9bit_0_load_2 = load i10 %tpgSinTableArray_9bit_0_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_2"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:49 %tpgSinTableArray_9bit_1_load_2 = load i10 %tpgSinTableArray_9bit_1_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_2"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:51 %tpgSinTableArray_9bit_2_load_2 = load i10 %tpgSinTableArray_9bit_2_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="340" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:4 %urem_ln1281 = urem i11 %trunc_ln565_11, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1281"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="2">
<![CDATA[
sw.bb30_ifconv:5 %trunc_ln1281 = trunc i2 %urem_ln1281

]]></Node>
<StgValue><ssdm name="trunc_ln1281"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:9 %tpgSinTableArray_9bit_0_load = load i10 %tpgSinTableArray_9bit_0_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:10 %tpgSinTableArray_9bit_0_load_cast = sext i8 %tpgSinTableArray_9bit_0_load

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_cast"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:11 %tpgSinTableArray_9bit_1_load = load i10 %tpgSinTableArray_9bit_1_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:12 %tpgSinTableArray_9bit_1_load_cast = sext i8 %tpgSinTableArray_9bit_1_load

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_cast"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:13 %tpgSinTableArray_9bit_2_load = load i10 %tpgSinTableArray_9bit_2_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="9" op_3_bw="2" op_4_bw="9" op_5_bw="2" op_6_bw="9" op_7_bw="9" op_8_bw="2">
<![CDATA[
sw.bb30_ifconv:14 %tmp = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.3i9.i9.i2, i2 0, i9 %tpgSinTableArray_9bit_0_load_cast, i2 1, i9 %tpgSinTableArray_9bit_1_load_cast, i2 2, i9 %tpgSinTableArray_9bit_2_load, i9 0, i2 %trunc_ln1281

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:23 %urem_ln1285 = urem i11 %add_ln549_1, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1285"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="2" op_0_bw="2">
<![CDATA[
sw.bb30_ifconv:24 %trunc_ln1285 = trunc i2 %urem_ln1285

]]></Node>
<StgValue><ssdm name="trunc_ln1285"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:28 %tpgSinTableArray_9bit_0_load_1 = load i10 %tpgSinTableArray_9bit_0_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_1"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:29 %tpgSinTableArray_9bit_0_load_1_cast = sext i8 %tpgSinTableArray_9bit_0_load_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_1_cast"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:30 %tpgSinTableArray_9bit_1_load_1 = load i10 %tpgSinTableArray_9bit_1_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_1"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:31 %tpgSinTableArray_9bit_1_load_1_cast = sext i8 %tpgSinTableArray_9bit_1_load_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_1_cast"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:32 %tpgSinTableArray_9bit_2_load_1 = load i10 %tpgSinTableArray_9bit_2_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_1"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="9" op_3_bw="2" op_4_bw="9" op_5_bw="2" op_6_bw="9" op_7_bw="9" op_8_bw="2">
<![CDATA[
sw.bb30_ifconv:33 %tmp_3 = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.3i9.i9.i2, i2 0, i9 %tpgSinTableArray_9bit_0_load_1_cast, i2 1, i9 %tpgSinTableArray_9bit_1_load_1_cast, i2 2, i9 %tpgSinTableArray_9bit_2_load_1, i9 0, i2 %trunc_ln1285

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="11" op_1_bw="11">
<![CDATA[
sw.bb30_ifconv:42 %urem_ln1289 = urem i11 %add_ln549, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln1289"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="2" op_0_bw="2">
<![CDATA[
sw.bb30_ifconv:43 %trunc_ln1289 = trunc i2 %urem_ln1289

]]></Node>
<StgValue><ssdm name="trunc_ln1289"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:47 %tpgSinTableArray_9bit_0_load_2 = load i10 %tpgSinTableArray_9bit_0_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_2"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:48 %tpgSinTableArray_9bit_0_load_2_cast = sext i8 %tpgSinTableArray_9bit_0_load_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_0_load_2_cast"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:49 %tpgSinTableArray_9bit_1_load_2 = load i10 %tpgSinTableArray_9bit_1_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_2"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:50 %tpgSinTableArray_9bit_1_load_2_cast = sext i8 %tpgSinTableArray_9bit_1_load_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_1_load_2_cast"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="10">
<![CDATA[
sw.bb30_ifconv:51 %tpgSinTableArray_9bit_2_load_2 = load i10 %tpgSinTableArray_9bit_2_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_2_load_2"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="9" op_3_bw="2" op_4_bw="9" op_5_bw="2" op_6_bw="9" op_7_bw="9" op_8_bw="2">
<![CDATA[
sw.bb30_ifconv:52 %tmp_4 = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.3i9.i9.i2, i2 0, i9 %tpgSinTableArray_9bit_0_load_2_cast, i2 1, i9 %tpgSinTableArray_9bit_1_load_2_cast, i2 2, i9 %tpgSinTableArray_9bit_2_load_2, i9 0, i2 %trunc_ln1289

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="364" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
sw.bb30_ifconv:15 %add_ln1281 = add i9 %tmp, i9 128

]]></Node>
<StgValue><ssdm name="add_ln1281"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
sw.bb30_ifconv:16 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1281, i32 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:17 %trunc_ln1281_1 = trunc i9 %add_ln1281

]]></Node>
<StgValue><ssdm name="trunc_ln1281_1"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:18 %r = select i1 %tmp_14, i8 255, i8 %trunc_ln1281_1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
sw.bb30_ifconv:34 %add_ln1285 = add i9 %tmp_3, i9 128

]]></Node>
<StgValue><ssdm name="add_ln1285"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
sw.bb30_ifconv:35 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1285, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:36 %trunc_ln1285_1 = trunc i9 %add_ln1285

]]></Node>
<StgValue><ssdm name="trunc_ln1285_1"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:37 %g = select i1 %tmp_17, i8 255, i8 %trunc_ln1285_1

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
sw.bb30_ifconv:53 %add_ln1289 = add i9 %tmp_4, i9 128

]]></Node>
<StgValue><ssdm name="add_ln1289"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
sw.bb30_ifconv:54 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1289, i32 8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="9">
<![CDATA[
sw.bb30_ifconv:55 %trunc_ln1289_1 = trunc i9 %add_ln1289

]]></Node>
<StgValue><ssdm name="trunc_ln1289_1"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:56 %b = select i1 %tmp_19, i8 255, i8 %trunc_ln1289_1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="15" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:57 %zext_ln1302 = zext i8 %r

]]></Node>
<StgValue><ssdm name="zext_ln1302"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:58 %zext_ln1302_1 = zext i8 %g

]]></Node>
<StgValue><ssdm name="zext_ln1302_1"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:59 %zext_ln1302_2 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln1302_2"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb30_ifconv:64 %mul_ln1302_2 = mul i15 %zext_ln1302, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln1302_2"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb30_ifconv:70 %mul_ln1303 = mul i15 %zext_ln1302, i15 32725

]]></Node>
<StgValue><ssdm name="mul_ln1303"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:81 %mul_ln1304 = mul i16 %zext_ln1302_1, i16 65429

]]></Node>
<StgValue><ssdm name="mul_ln1304"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
sw.bb30_ifconv:82 %mul_ln1304_1 = mul i14 %zext_ln1302_2, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1304_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="383" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:61 %mul_ln1302 = mul i16 %zext_ln1302_1, i16 150

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb30_ifconv:64 %mul_ln1302_2 = mul i15 %zext_ln1302, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln1302_2"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb30_ifconv:70 %mul_ln1303 = mul i15 %zext_ln1302, i15 32725

]]></Node>
<StgValue><ssdm name="mul_ln1303"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:72 %mul_ln1303_1 = mul i16 %zext_ln1302_1, i16 65451

]]></Node>
<StgValue><ssdm name="mul_ln1303_1"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:81 %mul_ln1304 = mul i16 %zext_ln1302_1, i16 65429

]]></Node>
<StgValue><ssdm name="mul_ln1304"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
sw.bb30_ifconv:82 %mul_ln1304_1 = mul i14 %zext_ln1302_2, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1304_1"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:10 %zext_ln1355 = zext i11 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln1355"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:11 %tpgSinTableArray_addr = getelementptr i20 %tpgSinTableArray, i64 0, i64 %zext_ln1355

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_addr"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="20" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:12 %tpgSinTableArray_load = load i11 %tpgSinTableArray_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="392" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:1 %vBarSel_loc_1_out_load = load i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_loc_1_out_load"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:3 %hBarSel_3_0_loc_1_out_load = load i8 %hBarSel_3_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_3_0_loc_1_out_load"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:5 %hBarSel_0_loc_1_out_load = load i8 %hBarSel_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_0_loc_1_out_load"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:8 %vBarSel_3_loc_1_out_load = load i8 %vBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_3_loc_1_out_load"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:9 %hBarSel_5_0_loc_1_out_load = load i8 %hBarSel_5_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_5_0_loc_1_out_load"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:14 %trunc_ln565_2 = trunc i8 %hBarSel_5_0_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:15 %trunc_ln565_3 = trunc i8 %hBarSel_3_0_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:16 %trunc_ln565_4 = trunc i8 %hBarSel_0_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_4"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="8">
<![CDATA[
for.body6.split:17 %trunc_ln565_5 = trunc i8 %vBarSel_3_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_5"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:18 %trunc_ln565_6 = trunc i8 %vBarSel_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_6"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then10.i:1 %xor_ln1758 = xor i1 %trunc_ln565_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1758"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="1">
<![CDATA[
if.then10.i:2 %zext_ln1758 = zext i1 %xor_ln1758

]]></Node>
<StgValue><ssdm name="zext_ln1758"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then10.i:3 %store_ln1758 = store i1 %xor_ln1758, i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1758"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then10.i:4 %store_ln1758 = store i8 %zext_ln1758, i8 %vBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1758"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="0"/>
<literal name="and_ln1751" val="0"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
if.then10.i:5 %br_ln1759 = br void %VITIS_LOOP_1761_1.i

]]></Node>
<StgValue><ssdm name="br_ln1759"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i3:1 %store_ln1749 = store i1 0, i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1749"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i3:2 %store_ln0 = store i8 0, i8 %vBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1746" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
if.then.i3:3 %br_ln1750 = br void %VITIS_LOOP_1761_1.i

]]></Node>
<StgValue><ssdm name="br_ln1750"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10">
<![CDATA[
if.else23.i:0 %xCount_5_0_load = load i10 %xCount_5_0

]]></Node>
<StgValue><ssdm name="xCount_5_0_load"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="10">
<![CDATA[
if.else23.i:1 %trunc_ln1768 = trunc i10 %xCount_5_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln1768"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else23.i:2 %icmp_ln1768 = icmp_ult  i10 %xCount_5_0_load, i10 63

]]></Node>
<StgValue><ssdm name="icmp_ln1768"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else23.i:3 %br_ln1768 = br i1 %icmp_ln1768, void %if.else31.i18, void %if.then27.i14

]]></Node>
<StgValue><ssdm name="br_ln1768"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else31.i18:0 %add_ln1774 = add i10 %xCount_5_0_load, i10 961

]]></Node>
<StgValue><ssdm name="add_ln1774"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else31.i18:1 %store_ln1774 = store i10 %add_ln1774, i10 %xCount_5_0

]]></Node>
<StgValue><ssdm name="store_ln1774"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else31.i18:2 %add_ln1775 = add i3 %trunc_ln565_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1775"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="3">
<![CDATA[
if.else31.i18:3 %zext_ln1775 = zext i3 %add_ln1775

]]></Node>
<StgValue><ssdm name="zext_ln1775"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else31.i18:4 %store_ln1775 = store i3 %add_ln1775, i3 %hBarSel_5_0

]]></Node>
<StgValue><ssdm name="store_ln1775"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else31.i18:5 %store_ln1775 = store i8 %zext_ln1775, i8 %hBarSel_5_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1775"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
if.else31.i18:6 %br_ln0 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then27.i14:0 %add_ln1770 = add i6 %trunc_ln1768, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1770"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="6">
<![CDATA[
if.then27.i14:1 %zext_ln1770 = zext i6 %add_ln1770

]]></Node>
<StgValue><ssdm name="zext_ln1770"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then27.i14:2 %store_ln1770 = store i10 %zext_ln1770, i10 %xCount_5_0

]]></Node>
<StgValue><ssdm name="store_ln1770"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
if.then27.i14:3 %br_ln1771 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln1771"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then19.i:0 %store_ln1765 = store i3 0, i3 %hBarSel_5_0

]]></Node>
<StgValue><ssdm name="store_ln1765"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then19.i:1 %store_ln1766 = store i10 0, i10 %xCount_5_0

]]></Node>
<StgValue><ssdm name="store_ln1766"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then19.i:2 %store_ln0 = store i8 0, i8 %hBarSel_5_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
if.then19.i:3 %br_ln1767 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln1767"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8">
<![CDATA[
if.then17.i369:0 %vBarSel_2_loc_1_out_load = load i8 %vBarSel_2_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_1_out_load"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then17.i369:2 %add_ln1575 = add i8 %vBarSel_2_loc_1_out_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1575"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then17.i369:3 %store_ln1575 = store i8 %add_ln1575, i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1575"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then17.i369:4 %store_ln1575 = store i8 %add_ln1575, i8 %vBarSel_2_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1575"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
if.then17.i369:5 %br_ln1576 = br void %VITIS_LOOP_1578_1.i

]]></Node>
<StgValue><ssdm name="br_ln1576"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i361:1 %store_ln1566 = store i8 0, i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1566"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i361:2 %store_ln0 = store i8 0, i8 %vBarSel_2_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
if.then.i361:3 %br_ln1567 = br void %VITIS_LOOP_1578_1.i

]]></Node>
<StgValue><ssdm name="br_ln1567"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else36.i:2 %add_ln1593 = add i3 %trunc_ln565_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1593"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="3">
<![CDATA[
if.else36.i:3 %zext_ln1593 = zext i3 %add_ln1593

]]></Node>
<StgValue><ssdm name="zext_ln1593"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else36.i:4 %store_ln1593 = store i3 %add_ln1593, i3 %hBarSel_3_0

]]></Node>
<StgValue><ssdm name="store_ln1593"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else36.i:5 %store_ln1593 = store i8 %zext_ln1593, i8 %hBarSel_3_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1593"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
if.else36.i:6 %br_ln0 = br void %if.end48.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then24.i:0 %store_ln1583 = store i3 0, i3 %hBarSel_3_0

]]></Node>
<StgValue><ssdm name="store_ln1583"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then24.i:2 %store_ln0 = store i8 0, i8 %hBarSel_3_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
if.then24.i:3 %br_ln1585 = br void %if.end48.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1585"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="8">
<![CDATA[
sw.bb30_ifconv:60 %zext_ln1302_3 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln1302_3"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:61 %mul_ln1302 = mul i16 %zext_ln1302_1, i16 150

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb30_ifconv:62 %mul_ln1302_1 = mul i13 %zext_ln1302_3, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb30_ifconv:64 %mul_ln1302_2 = mul i15 %zext_ln1302, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln1302_2"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb30_ifconv:65 %add_ln1302 = add i15 %mul_ln1302_2, i15 4224

]]></Node>
<StgValue><ssdm name="add_ln1302"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb30_ifconv:70 %mul_ln1303 = mul i15 %zext_ln1302, i15 32725

]]></Node>
<StgValue><ssdm name="mul_ln1303"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="15">
<![CDATA[
sw.bb30_ifconv:71 %sext_ln1303 = sext i15 %mul_ln1303

]]></Node>
<StgValue><ssdm name="sext_ln1303"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:72 %mul_ln1303_1 = mul i16 %zext_ln1302_1, i16 65451

]]></Node>
<StgValue><ssdm name="mul_ln1303_1"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:75 %add_ln1303 = add i16 %sext_ln1303, i16 32896

]]></Node>
<StgValue><ssdm name="add_ln1303"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
sw.bb30_ifconv:79 %shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %r, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="15">
<![CDATA[
sw.bb30_ifconv:80 %zext_ln1304 = zext i15 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1304"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:81 %mul_ln1304 = mul i16 %zext_ln1302_1, i16 65429

]]></Node>
<StgValue><ssdm name="mul_ln1304"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
sw.bb30_ifconv:82 %mul_ln1304_1 = mul i14 %zext_ln1302_2, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1304_1"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="14">
<![CDATA[
sw.bb30_ifconv:83 %sext_ln1304 = sext i14 %mul_ln1304_1

]]></Node>
<StgValue><ssdm name="sext_ln1304"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:84 %add_ln1304 = add i16 %mul_ln1304, i16 32896

]]></Node>
<StgValue><ssdm name="add_ln1304"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:86 %add_ln1304_1 = add i16 %zext_ln1304, i16 %sext_ln1304

]]></Node>
<StgValue><ssdm name="add_ln1304_1"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then17.i:1 %add_ln1393 = add i3 %trunc_ln565_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1393"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="3">
<![CDATA[
if.then17.i:2 %zext_ln1393 = zext i3 %add_ln1393

]]></Node>
<StgValue><ssdm name="zext_ln1393"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then17.i:3 %store_ln1393 = store i3 %add_ln1393, i3 %vBarSel

]]></Node>
<StgValue><ssdm name="store_ln1393"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then17.i:4 %store_ln1393 = store i8 %zext_ln1393, i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1393"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
if.then17.i:5 %br_ln1394 = br void %VITIS_LOOP_1396_1.i

]]></Node>
<StgValue><ssdm name="br_ln1394"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i311:1 %store_ln1384 = store i3 0, i3 %vBarSel

]]></Node>
<StgValue><ssdm name="store_ln1384"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i311:2 %store_ln0 = store i8 0, i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
if.then.i311:3 %br_ln1385 = br void %VITIS_LOOP_1396_1.i

]]></Node>
<StgValue><ssdm name="br_ln1385"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else39.i:2 %add_ln1412 = add i3 %trunc_ln565_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1412"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="3">
<![CDATA[
if.else39.i:3 %zext_ln1412 = zext i3 %add_ln1412

]]></Node>
<StgValue><ssdm name="zext_ln1412"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else39.i:4 %store_ln1412 = store i3 %add_ln1412, i3 %hBarSel_0

]]></Node>
<StgValue><ssdm name="store_ln1412"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else39.i:5 %store_ln1412 = store i8 %zext_ln1412, i8 %hBarSel_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1412"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
if.else39.i:6 %br_ln0 = br void %if.end52.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then27.i:0 %store_ln1402 = store i3 0, i3 %hBarSel_0

]]></Node>
<StgValue><ssdm name="store_ln1402"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then27.i:2 %store_ln0 = store i8 0, i8 %hBarSel_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
if.then27.i:3 %br_ln1404 = br void %if.end52.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1404"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="20" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:12 %tpgSinTableArray_load = load i11 %tpgSinTableArray_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="478" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:6 %hBarSel_4_0_loc_1_out_load = load i8 %hBarSel_4_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_4_0_loc_1_out_load"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:19 %trunc_ln565_7 = trunc i8 %hBarSel_4_0_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_7"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1761_1.i:0 %vBarSel_3_loc_1_out_load_1 = load i8 %vBarSel_3_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_3_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1761_1.i:1 %trunc_ln1778 = trunc i8 %vBarSel_3_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1778"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_1761_1.i:2 %shl_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln1778, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1761_1.i:3 %br_ln1763 = br i1 %icmp_ln1072, void %if.else23.i, void %if.then19.i

]]></Node>
<StgValue><ssdm name="br_ln1763"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end44.i:0 %hBarSel_5_0_loc_1_out_load_1 = load i8 %hBarSel_5_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_5_0_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="8">
<![CDATA[
if.end44.i:1 %trunc_ln1778_1 = trunc i8 %hBarSel_5_0_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1778_1"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end44.i:2 %or_ln1778 = or i4 %shl_ln3, i4 %trunc_ln1778_1

]]></Node>
<StgValue><ssdm name="or_ln1778"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="4">
<![CDATA[
if.end44.i:3 %zext_ln1784 = zext i4 %or_ln1778

]]></Node>
<StgValue><ssdm name="zext_ln1784"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:4 %DPtpgBarArray_addr = getelementptr i3 %DPtpgBarArray, i64 0, i64 %zext_ln1784

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_addr"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="4">
<![CDATA[
if.end44.i:5 %DPtpgBarArray_load = load i4 %DPtpgBarArray_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_load"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1578_1.i:0 %vBarSel_2_loc_1_out_load_1 = load i8 %vBarSel_2_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1578_1.i:1 %empty_92 = trunc i8 %vBarSel_2_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_1578_1.i:2 %tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_92, i4 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1578_1.i:3 %br_ln1581 = br i1 %icmp_ln1072, void %if.else28.i, void %if.then24.i

]]></Node>
<StgValue><ssdm name="br_ln1581"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end48.i_ifconv:0 %hBarSel_3_0_loc_1_out_load_1 = load i8 %hBarSel_3_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_3_0_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="8">
<![CDATA[
if.end48.i_ifconv:1 %trunc_ln1596 = trunc i8 %hBarSel_3_0_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1596"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end48.i_ifconv:2 %tBarSel = or i5 %trunc_ln1596, i5 %tmp_12

]]></Node>
<StgValue><ssdm name="tBarSel"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="5">
<![CDATA[
if.end48.i_ifconv:3 %zext_ln1600 = zext i5 %tBarSel

]]></Node>
<StgValue><ssdm name="zext_ln1600"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:4 %tpgCheckerBoardArray_addr = getelementptr i2 %tpgCheckerBoardArray, i64 0, i64 %zext_ln1600

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_addr"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="2" op_0_bw="5">
<![CDATA[
if.end48.i_ifconv:5 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end48.i_ifconv:30 %br_ln1610 = br i1 %cmp2_i_read, void %if.end48.i_ifconv.for.inc_crit_edge, void %cond.true108.i

]]></Node>
<StgValue><ssdm name="br_ln1610"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:61 %mul_ln1302 = mul i16 %zext_ln1302_1, i16 150

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb30_ifconv:62 %mul_ln1302_1 = mul i13 %zext_ln1302_3, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
sw.bb30_ifconv:65 %add_ln1302 = add i15 %mul_ln1302_2, i15 4224

]]></Node>
<StgValue><ssdm name="add_ln1302"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="15">
<![CDATA[
sw.bb30_ifconv:66 %zext_ln1302_5 = zext i15 %add_ln1302

]]></Node>
<StgValue><ssdm name="zext_ln1302_5"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:67 %add_ln1302_1 = add i16 %mul_ln1302, i16 %zext_ln1302_5

]]></Node>
<StgValue><ssdm name="add_ln1302_1"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:72 %mul_ln1303_1 = mul i16 %zext_ln1302_1, i16 65451

]]></Node>
<StgValue><ssdm name="mul_ln1303_1"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:75 %add_ln1303 = add i16 %sext_ln1303, i16 32896

]]></Node>
<StgValue><ssdm name="add_ln1303"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:76 %add_ln1303_1 = add i16 %add_ln1303, i16 %mul_ln1303_1

]]></Node>
<StgValue><ssdm name="add_ln1303_1"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:84 %add_ln1304 = add i16 %mul_ln1304, i16 32896

]]></Node>
<StgValue><ssdm name="add_ln1304"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="17" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:85 %zext_ln1304_1 = zext i16 %add_ln1304

]]></Node>
<StgValue><ssdm name="zext_ln1304_1"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:86 %add_ln1304_1 = add i16 %zext_ln1304, i16 %sext_ln1304

]]></Node>
<StgValue><ssdm name="add_ln1304_1"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="17" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:87 %sext_ln1304_1 = sext i16 %add_ln1304_1

]]></Node>
<StgValue><ssdm name="sext_ln1304_1"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:88 %add_ln1304_3 = add i16 %add_ln1304_1, i16 %add_ln1304

]]></Node>
<StgValue><ssdm name="add_ln1304_3"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb30_ifconv:89 %add_ln1304_2 = add i17 %sext_ln1304_1, i17 %zext_ln1304_1

]]></Node>
<StgValue><ssdm name="add_ln1304_2"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
sw.bb30_ifconv:96 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1304_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:97 %trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln1304_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:98 %b_1 = select i1 %tmp_22, i8 255, i8 %trunc_ln7

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:101 %b_2 = select i1 %cmp2_i_read, i8 %b, i8 %b_1

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false120.i:0 %select_ln1519 = select i1 %trunc_ln565_9, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1519"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
cond.false120.i:1 %br_ln1519 = br void %cond.end124.i

]]></Node>
<StgValue><ssdm name="br_ln1519"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false79.i:0 %select_ln1504 = select i1 %trunc_ln565_9, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1504"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
cond.false79.i:1 %br_ln1504 = br void %cond.end.i54

]]></Node>
<StgValue><ssdm name="br_ln1504"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1396_1.i:0 %vBarSel_loc_1_out_load_1 = load i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="3" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1396_1.i:1 %trunc_ln1415 = trunc i8 %vBarSel_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1415"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_1396_1.i:2 %shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1415, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1396_1.i:3 %br_ln1400 = br i1 %icmp_ln1072, void %if.else31.i, void %if.then27.i

]]></Node>
<StgValue><ssdm name="br_ln1400"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end52.i_ifconv:0 %hBarSel_0_loc_1_out_load_1 = load i8 %hBarSel_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_0_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="8">
<![CDATA[
if.end52.i_ifconv:1 %trunc_ln1415_1 = trunc i8 %hBarSel_0_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1415_1"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end52.i_ifconv:2 %or_ln1415 = or i6 %shl_ln2, i6 %trunc_ln1415_1

]]></Node>
<StgValue><ssdm name="or_ln1415"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="6">
<![CDATA[
if.end52.i_ifconv:3 %zext_ln1419 = zext i6 %or_ln1415

]]></Node>
<StgValue><ssdm name="zext_ln1419"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:4 %tpgTartanBarArray_addr = getelementptr i3 %tpgTartanBarArray, i64 0, i64 %zext_ln1419

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_addr"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="3" op_0_bw="6">
<![CDATA[
if.end52.i_ifconv:5 %tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_load"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end52.i_ifconv:29 %br_ln1429 = br i1 %cmp2_i_read, void %if.end52.i_ifconv.for.inc_crit_edge, void %cond.true111.i

]]></Node>
<StgValue><ssdm name="br_ln1429"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="28" op_0_bw="20">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:13 %sext_ln1355 = sext i20 %tpgSinTableArray_load

]]></Node>
<StgValue><ssdm name="sext_ln1355"/></StgValue>
</operation>

<operation id="535" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:14 %mul_ln1356 = mul i28 %sext_ln1355, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1356"/></StgValue>
</operation>

<operation id="536" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="27" op_0_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:15 %trunc_ln1356 = trunc i28 %mul_ln1356

]]></Node>
<StgValue><ssdm name="trunc_ln1356"/></StgValue>
</operation>

<operation id="537" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else15.i:2 %add_ln1257 = add i3 %trunc_ln565_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1257"/></StgValue>
</operation>

<operation id="538" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="3">
<![CDATA[
if.else15.i:3 %zext_ln1257 = zext i3 %add_ln1257

]]></Node>
<StgValue><ssdm name="zext_ln1257"/></StgValue>
</operation>

<operation id="539" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else15.i:4 %store_ln1257 = store i8 %zext_ln1257, i8 %hBarSel_4_0

]]></Node>
<StgValue><ssdm name="store_ln1257"/></StgValue>
</operation>

<operation id="540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else15.i:5 %store_ln1257 = store i8 %zext_ln1257, i8 %hBarSel_4_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1257"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
if.else15.i:6 %br_ln0 = br void %if.end30.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i296:0 %store_ln1247 = store i8 %tmp_7, i8 %hBarSel_4_0

]]></Node>
<StgValue><ssdm name="store_ln1247"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i296:2 %store_ln0 = store i8 %tmp_7, i8 %hBarSel_4_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
if.then.i296:3 %br_ln1249 = br void %if.end30.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1249"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i285:0 %select_ln1228 = select i1 %trunc_ln565_9, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1228"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i285:1 %br_ln1228 = br void %cond.end.i291

]]></Node>
<StgValue><ssdm name="br_ln1228"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i271:0 %select_ln1207 = select i1 %trunc_ln565_9, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i271:1 %br_ln1207 = br void %cond.end.i277

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="549" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i258:0 %select_ln1186 = select i1 %trunc_ln565_9, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1186"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i258:1 %br_ln1186 = br void %cond.end.i264

]]></Node>
<StgValue><ssdm name="br_ln1186"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i243:0 %select_ln1165 = select i1 %trunc_ln565_9, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1165"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i243:1 %br_ln1165 = br void %cond.end.i249

]]></Node>
<StgValue><ssdm name="br_ln1165"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i:0 %select_ln1144 = select i1 %trunc_ln565_9, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1144"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i:1 %br_ln1144 = br void %cond.end.i

]]></Node>
<StgValue><ssdm name="br_ln1144"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="555" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16">
<![CDATA[
for.body6.split:2 %rampVal_loc_1_out_load = load i16 %rampVal_loc_1_out

]]></Node>
<StgValue><ssdm name="rampVal_loc_1_out_load"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="16">
<![CDATA[
for.body6.split:20 %trunc_ln565_8 = trunc i16 %rampVal_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_8"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="4">
<![CDATA[
if.end44.i:5 %DPtpgBarArray_load = load i4 %DPtpgBarArray_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_load"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="3">
<![CDATA[
if.end44.i:6 %zext_ln1784_1 = zext i3 %DPtpgBarArray_load

]]></Node>
<StgValue><ssdm name="zext_ln1784_1"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end44.i:7 %br_ln1780 = br i1 %cmp2_i_read, void %if.else119.i, void %if.then52.i

]]></Node>
<StgValue><ssdm name="br_ln1780"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else166.i_ifconv:0 %DPtpgBarSelYuv_709_y_addr = getelementptr i8 %DPtpgBarSelYuv_709_y, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y_addr"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="3">
<![CDATA[
if.else166.i_ifconv:1 %pix_13 = load i3 %DPtpgBarSelYuv_709_y_addr

]]></Node>
<StgValue><ssdm name="pix_13"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else166.i_ifconv:2 %DPtpgBarSelYuv_709_v_addr = getelementptr i8 %DPtpgBarSelYuv_709_v, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v_addr"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="3">
<![CDATA[
if.else166.i_ifconv:3 %pix_15 = load i3 %DPtpgBarSelYuv_709_v_addr

]]></Node>
<StgValue><ssdm name="pix_15"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else166.i_ifconv:4 %DPtpgBarSelYuv_709_u_addr = getelementptr i8 %DPtpgBarSelYuv_709_u, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_addr"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="3">
<![CDATA[
if.else166.i_ifconv:5 %DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_load"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then122.i_ifconv:0 %DPtpgBarSelYuv_601_y_addr = getelementptr i8 %DPtpgBarSelYuv_601_y, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y_addr"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="3">
<![CDATA[
if.then122.i_ifconv:1 %pix_10 = load i3 %DPtpgBarSelYuv_601_y_addr

]]></Node>
<StgValue><ssdm name="pix_10"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then122.i_ifconv:2 %DPtpgBarSelYuv_601_v_addr = getelementptr i8 %DPtpgBarSelYuv_601_v, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v_addr"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="3">
<![CDATA[
if.then122.i_ifconv:3 %pix_12 = load i3 %DPtpgBarSelYuv_601_v_addr

]]></Node>
<StgValue><ssdm name="pix_12"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then122.i_ifconv:4 %DPtpgBarSelYuv_601_u_addr = getelementptr i8 %DPtpgBarSelYuv_601_u, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_addr"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="3">
<![CDATA[
if.then122.i_ifconv:5 %DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_load"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else84.i:0 %DPtpgBarSelRgb_CEA_r_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_r, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r_addr"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="3">
<![CDATA[
if.else84.i:1 %pix_7 = load i3 %DPtpgBarSelRgb_CEA_r_addr

]]></Node>
<StgValue><ssdm name="pix_7"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else84.i:3 %DPtpgBarSelRgb_CEA_g_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_g, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g_addr"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="3">
<![CDATA[
if.else84.i:4 %pix_8 = load i3 %DPtpgBarSelRgb_CEA_g_addr

]]></Node>
<StgValue><ssdm name="pix_8"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else84.i:6 %DPtpgBarSelRgb_CEA_b_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_b, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b_addr"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="3">
<![CDATA[
if.else84.i:7 %pix_9 = load i3 %DPtpgBarSelRgb_CEA_b_addr

]]></Node>
<StgValue><ssdm name="pix_9"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then55.i:0 %DPtpgBarSelRgb_VESA_r_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_r, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r_addr"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="3">
<![CDATA[
if.then55.i:1 %pix = load i3 %DPtpgBarSelRgb_VESA_r_addr

]]></Node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then55.i:3 %DPtpgBarSelRgb_VESA_g_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_g, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g_addr"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="3">
<![CDATA[
if.then55.i:4 %pix_5 = load i3 %DPtpgBarSelRgb_VESA_g_addr

]]></Node>
<StgValue><ssdm name="pix_5"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then55.i:6 %DPtpgBarSelRgb_VESA_b_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_b, i64 0, i64 %zext_ln1784_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b_addr"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="3">
<![CDATA[
if.then55.i:7 %pix_6 = load i3 %DPtpgBarSelRgb_VESA_b_addr

]]></Node>
<StgValue><ssdm name="pix_6"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
<literal name="icmp_ln1629" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16">
<![CDATA[
sw.bb38:0 %rampVal_2_loc_1_out_load = load i16 %rampVal_2_loc_1_out

]]></Node>
<StgValue><ssdm name="rampVal_2_loc_1_out_load"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb38:2 %select_ln1629 = select i1 %icmp_ln1629, i16 0, i16 %rampVal_2_loc_1_out_load

]]></Node>
<StgValue><ssdm name="select_ln1629"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="16">
<![CDATA[
sw.bb38:3 %tmp_26 = trunc i16 %select_ln1629

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb38:9 %add_ln1664 = add i16 %select_ln1629, i16 1

]]></Node>
<StgValue><ssdm name="add_ln1664"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb38:14 %store_ln1664 = store i16 %add_ln1664, i16 %rampVal_2_new_1_out

]]></Node>
<StgValue><ssdm name="store_ln1664"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb38:15 %store_ln1664 = store i16 %add_ln1664, i16 %rampVal_2_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1664"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="2" op_0_bw="5">
<![CDATA[
if.end48.i_ifconv:5 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="2">
<![CDATA[
if.end48.i_ifconv:6 %sext_ln1600 = sext i2 %tpgCheckerBoardArray_load

]]></Node>
<StgValue><ssdm name="sext_ln1600"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:7 %zext_ln1600_1 = zext i3 %sext_ln1600

]]></Node>
<StgValue><ssdm name="zext_ln1600_1"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:8 %tpgBarSelRgb_r_addr_2 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr_2"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="2" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:9 %tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:11 %tpgBarSelYuv_y_addr_2 = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr_2"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:12 %tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_2"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:14 %tpgBarSelRgb_g_addr_2 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr_2"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="2" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:15 %tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:17 %tpgBarSelYuv_u_addr_2 = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr_2"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:18 %tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_2"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:19 %tpgBarSelYuv_v_addr_2 = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr_2"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:20 %tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_2"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end48.i_ifconv:21 %icmp_ln1603 = icmp_eq  i8 %colorFormat_val_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1603"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end48.i_ifconv:22 %icmp_ln1603_1 = icmp_ne  i8 %colorFormat_val_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1603_1"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end48.i_ifconv:23 %xor_ln565_2 = xor i1 %trunc_ln565_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln565_2"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end48.i_ifconv:24 %and_ln565_2 = and i1 %icmp_ln1603_1, i1 %xor_ln565_2

]]></Node>
<StgValue><ssdm name="and_ln565_2"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end48.i_ifconv:25 %or_ln565_2 = or i1 %icmp_ln1603, i1 %and_ln565_2

]]></Node>
<StgValue><ssdm name="or_ln565_2"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true108.i:0 %tpgBarSelRgb_b_addr_2 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr_2"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="3">
<![CDATA[
cond.true108.i:1 %tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb30_ifconv:62 %mul_ln1302_1 = mul i13 %zext_ln1302_3, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="17" op_0_bw="13">
<![CDATA[
sw.bb30_ifconv:63 %zext_ln1302_4 = zext i13 %mul_ln1302_1

]]></Node>
<StgValue><ssdm name="zext_ln1302_4"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:67 %add_ln1302_1 = add i16 %mul_ln1302, i16 %zext_ln1302_5

]]></Node>
<StgValue><ssdm name="add_ln1302_1"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="17" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:68 %zext_ln1302_6 = zext i16 %add_ln1302_1

]]></Node>
<StgValue><ssdm name="zext_ln1302_6"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb30_ifconv:69 %add_ln1302_2 = add i17 %zext_ln1302_6, i17 %zext_ln1302_4

]]></Node>
<StgValue><ssdm name="add_ln1302_2"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
sw.bb30_ifconv:73 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="17" op_0_bw="15">
<![CDATA[
sw.bb30_ifconv:74 %zext_ln1303 = zext i15 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1303"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb30_ifconv:76 %add_ln1303_1 = add i16 %add_ln1303, i16 %mul_ln1303_1

]]></Node>
<StgValue><ssdm name="add_ln1303_1"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="16">
<![CDATA[
sw.bb30_ifconv:77 %zext_ln1303_1 = zext i16 %add_ln1303_1

]]></Node>
<StgValue><ssdm name="zext_ln1303_1"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb30_ifconv:78 %add_ln1303_2 = add i17 %zext_ln1303_1, i17 %zext_ln1303

]]></Node>
<StgValue><ssdm name="add_ln1303_2"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
sw.bb30_ifconv:93 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1303_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:94 %trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln1303_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:95 %g_1 = select i1 %tmp_21, i8 255, i8 %trunc_ln6

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:100 %g_2 = select i1 %cmp2_i_read, i8 %g, i8 %g_1

]]></Node>
<StgValue><ssdm name="g_2"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end124.i:0 %phi_ln1519 = phi i2 %select_ln1519, void %cond.false120.i, i2 1, void %if.else102.i

]]></Node>
<StgValue><ssdm name="phi_ln1519"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="2">
<![CDATA[
cond.end124.i:1 %zext_ln1519 = zext i2 %phi_ln1519

]]></Node>
<StgValue><ssdm name="zext_ln1519"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end124.i:2 %blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %zext_ln1519

]]></Node>
<StgValue><ssdm name="blkYuv_1_addr"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="2">
<![CDATA[
cond.end124.i:3 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i54:0 %phi_ln1504 = phi i2 %select_ln1504, void %cond.false79.i, i2 1, void %if.then66.i

]]></Node>
<StgValue><ssdm name="phi_ln1504"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i54:1 %zext_ln1504 = zext i2 %phi_ln1504

]]></Node>
<StgValue><ssdm name="zext_ln1504"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i54:2 %whiYuv_1_addr = getelementptr i8 %whiYuv_1, i64 0, i64 %zext_ln1504

]]></Node>
<StgValue><ssdm name="whiYuv_1_addr"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i54:3 %whiYuv_1_load = load i2 %whiYuv_1_addr

]]></Node>
<StgValue><ssdm name="whiYuv_1_load"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="3" op_0_bw="6">
<![CDATA[
if.end52.i_ifconv:5 %tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_load"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:6 %zext_ln1419_1 = zext i3 %tpgTartanBarArray_load

]]></Node>
<StgValue><ssdm name="zext_ln1419_1"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:7 %tpgBarSelRgb_r_addr_1 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="2" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:8 %tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:10 %tpgBarSelYuv_y_addr_1 = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr_1"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:11 %tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_1"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:13 %tpgBarSelRgb_g_addr_1 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr_1"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="2" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:14 %tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:16 %tpgBarSelYuv_u_addr_1 = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:17 %tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_1"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:18 %tpgBarSelYuv_v_addr_1 = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:19 %tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_1"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end52.i_ifconv:20 %icmp_ln1422 = icmp_eq  i8 %colorFormat_val_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1422"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end52.i_ifconv:21 %icmp_ln1422_1 = icmp_ne  i8 %colorFormat_val_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1422_1"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52.i_ifconv:22 %xor_ln565_1 = xor i1 %trunc_ln565_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln565_1"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52.i_ifconv:23 %and_ln565_1 = and i1 %icmp_ln1422_1, i1 %xor_ln565_1

]]></Node>
<StgValue><ssdm name="and_ln565_1"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52.i_ifconv:24 %or_ln565_1 = or i1 %icmp_ln1422, i1 %and_ln565_1

]]></Node>
<StgValue><ssdm name="or_ln565_1"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true111.i:0 %tpgBarSelRgb_b_addr_1 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr_1"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="2" op_0_bw="3">
<![CDATA[
cond.true111.i:1 %tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:16 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln1356, i32 27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="652" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:17 %sub_ln1356 = sub i27 0, i27 %trunc_ln1356

]]></Node>
<StgValue><ssdm name="sub_ln1356"/></StgValue>
</operation>

<operation id="653" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:18 %trunc_ln1356_1 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sub_ln1356, i32 19, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1356_1"/></StgValue>
</operation>

<operation id="654" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:19 %sub_ln1356_1 = sub i8 0, i8 %trunc_ln1356_1

]]></Node>
<StgValue><ssdm name="sub_ln1356_1"/></StgValue>
</operation>

<operation id="655" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:20 %trunc_ln1356_2 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %mul_ln1356, i32 19, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1356_2"/></StgValue>
</operation>

<operation id="656" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:21 %select_ln1356 = select i1 %tmp_27, i8 %sub_ln1356_1, i8 %trunc_ln1356_2

]]></Node>
<StgValue><ssdm name="select_ln1356"/></StgValue>
</operation>

<operation id="657" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:22 %add_ln1359 = add i8 %select_ln1356, i8 144

]]></Node>
<StgValue><ssdm name="add_ln1359"/></StgValue>
</operation>

<operation id="658" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end30.i_ifconv:0 %hBarSel_4_0_loc_1_out_load_1 = load i8 %hBarSel_4_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_4_0_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="659" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="8">
<![CDATA[
if.end30.i_ifconv:1 %zext_ln1260 = zext i8 %hBarSel_4_0_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1260"/></StgValue>
</operation>

<operation id="660" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:2 %tpgBarSelRgb_r_addr = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr"/></StgValue>
</operation>

<operation id="661" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="2" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:3 %tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load"/></StgValue>
</operation>

<operation id="662" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:5 %tpgBarSelYuv_y_addr = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr"/></StgValue>
</operation>

<operation id="663" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:6 %tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load"/></StgValue>
</operation>

<operation id="664" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:8 %tpgBarSelRgb_g_addr = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr"/></StgValue>
</operation>

<operation id="665" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:9 %tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load"/></StgValue>
</operation>

<operation id="666" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:11 %tpgBarSelYuv_u_addr = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr"/></StgValue>
</operation>

<operation id="667" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:12 %tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load"/></StgValue>
</operation>

<operation id="668" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:13 %tpgBarSelYuv_v_addr = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr"/></StgValue>
</operation>

<operation id="669" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:14 %tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load"/></StgValue>
</operation>

<operation id="670" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30.i_ifconv:15 %icmp_ln1262 = icmp_eq  i8 %colorFormat_val_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1262"/></StgValue>
</operation>

<operation id="671" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30.i_ifconv:16 %icmp_ln1262_1 = icmp_ne  i8 %colorFormat_val_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1262_1"/></StgValue>
</operation>

<operation id="672" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end30.i_ifconv:17 %xor_ln565 = xor i1 %trunc_ln565_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln565"/></StgValue>
</operation>

<operation id="673" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end30.i_ifconv:18 %and_ln565 = and i1 %icmp_ln1262_1, i1 %xor_ln565

]]></Node>
<StgValue><ssdm name="and_ln565"/></StgValue>
</operation>

<operation id="674" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end30.i_ifconv:19 %or_ln565 = or i1 %icmp_ln1262, i1 %and_ln565

]]></Node>
<StgValue><ssdm name="or_ln565"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end30.i_ifconv:24 %br_ln1268 = br i1 %cmp2_i_read, void %if.end30.i_ifconv.for.inc_crit_edge, void %cond.true82.i

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true82.i:0 %tpgBarSelRgb_b_addr = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="2" op_0_bw="3">
<![CDATA[
cond.true82.i:1 %tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i291:0 %phi_ln1228 = phi i2 %select_ln1228, void %cond.false8.i285, i2 1, void %sw.bb20

]]></Node>
<StgValue><ssdm name="phi_ln1228"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i291:1 %zext_ln1228 = zext i2 %phi_ln1228

]]></Node>
<StgValue><ssdm name="zext_ln1228"/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i291:2 %whiYuv_addr = getelementptr i8 %whiYuv, i64 0, i64 %zext_ln1228

]]></Node>
<StgValue><ssdm name="whiYuv_addr"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i291:3 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i277:0 %phi_ln1207 = phi i2 %select_ln1207, void %cond.false8.i271, i2 1, void %sw.bb18

]]></Node>
<StgValue><ssdm name="phi_ln1207"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i277:1 %zext_ln1207 = zext i2 %phi_ln1207

]]></Node>
<StgValue><ssdm name="zext_ln1207"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i277:2 %blkYuv_addr = getelementptr i8 %blkYuv, i64 0, i64 %zext_ln1207

]]></Node>
<StgValue><ssdm name="blkYuv_addr"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i277:3 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i264:0 %phi_ln1186 = phi i2 %select_ln1186, void %cond.false8.i258, i2 1, void %sw.bb16

]]></Node>
<StgValue><ssdm name="phi_ln1186"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i264:1 %zext_ln1186 = zext i2 %phi_ln1186

]]></Node>
<StgValue><ssdm name="zext_ln1186"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i264:2 %bluYuv_addr = getelementptr i8 %bluYuv, i64 0, i64 %zext_ln1186

]]></Node>
<StgValue><ssdm name="bluYuv_addr"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i264:3 %bluYuv_load = load i2 %bluYuv_addr

]]></Node>
<StgValue><ssdm name="bluYuv_load"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i249:0 %phi_ln1165 = phi i2 %select_ln1165, void %cond.false8.i243, i2 1, void %sw.bb14

]]></Node>
<StgValue><ssdm name="phi_ln1165"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i249:1 %zext_ln1165 = zext i2 %phi_ln1165

]]></Node>
<StgValue><ssdm name="zext_ln1165"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i249:2 %grnYuv_addr = getelementptr i8 %grnYuv, i64 0, i64 %zext_ln1165

]]></Node>
<StgValue><ssdm name="grnYuv_addr"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i249:3 %grnYuv_load = load i2 %grnYuv_addr

]]></Node>
<StgValue><ssdm name="grnYuv_load"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i:0 %phi_ln1144 = phi i2 %select_ln1144, void %cond.false8.i, i2 1, void %sw.bb12

]]></Node>
<StgValue><ssdm name="phi_ln1144"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i:1 %zext_ln1144 = zext i2 %phi_ln1144

]]></Node>
<StgValue><ssdm name="zext_ln1144"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i:2 %redYuv_addr = getelementptr i8 %redYuv, i64 0, i64 %zext_ln1144

]]></Node>
<StgValue><ssdm name="redYuv_addr"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i:3 %redYuv_load = load i2 %redYuv_addr

]]></Node>
<StgValue><ssdm name="redYuv_load"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then5.i:0 %add_ln1101 = add i8 %trunc_ln565_8, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1101"/></StgValue>
</operation>

<operation id="699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="8">
<![CDATA[
if.then5.i:1 %zext_ln1101 = zext i8 %add_ln1101

]]></Node>
<StgValue><ssdm name="zext_ln1101"/></StgValue>
</operation>

<operation id="700" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then5.i:2 %store_ln1101 = store i8 %add_ln1101, i8 %rampVal

]]></Node>
<StgValue><ssdm name="store_ln1101"/></StgValue>
</operation>

<operation id="701" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then5.i:3 %store_ln1101 = store i16 %zext_ln1101, i16 %rampVal_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1101"/></StgValue>
</operation>

<operation id="702" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln1095" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
if.then5.i:4 %br_ln1102 = br void %_Z22tpgPatternVerticalRampttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1102"/></StgValue>
</operation>

<operation id="703" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1095" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i229:0 %store_ln1097 = store i8 %rampStart_1_read, i8 %rampVal

]]></Node>
<StgValue><ssdm name="store_ln1097"/></StgValue>
</operation>

<operation id="704" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1095" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i229:1 %store_ln0 = store i16 %conv2_i_i10_i233_cast_cast, i16 %rampVal_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="705" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
<literal name="icmp_ln1095" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0">
<![CDATA[
if.then.i229:2 %br_ln1098 = br void %_Z22tpgPatternVerticalRampttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1098"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="706" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
for.body6.split:4 %hdata_loc_1_out_load = load i16 %hdata_loc_1_out

]]></Node>
<StgValue><ssdm name="hdata_loc_1_out_load"/></StgValue>
</operation>

<operation id="707" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16">
<![CDATA[
for.body6.split:7 %rampVal_3_loc_1_out_load = load i16 %rampVal_3_loc_1_out

]]></Node>
<StgValue><ssdm name="rampVal_3_loc_1_out_load"/></StgValue>
</operation>

<operation id="708" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="16">
<![CDATA[
for.body6.split:12 %trunc_ln565 = trunc i16 %hdata_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="709" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="16">
<![CDATA[
for.body6.split:13 %trunc_ln565_1 = trunc i16 %rampVal_3_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="710" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body6.split:24 %specpipeline_ln568 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln568"/></StgValue>
</operation>

<operation id="711" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body6.split:25 %speclooptripcount_ln549 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln549"/></StgValue>
</operation>

<operation id="712" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body6.split:26 %specloopname_ln565 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln565"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else119.i:0 %and_ln1801 = and i1 %cmp136_i_read, i1 %trunc_ln565_9

]]></Node>
<StgValue><ssdm name="and_ln1801"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="3">
<![CDATA[
if.else166.i_ifconv:1 %pix_13 = load i3 %DPtpgBarSelYuv_709_y_addr

]]></Node>
<StgValue><ssdm name="pix_13"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="3">
<![CDATA[
if.else166.i_ifconv:3 %pix_15 = load i3 %DPtpgBarSelYuv_709_v_addr

]]></Node>
<StgValue><ssdm name="pix_15"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="3">
<![CDATA[
if.else166.i_ifconv:5 %DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_load"/></StgValue>
</operation>

<operation id="717" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else166.i_ifconv:6 %pix_14 = select i1 %and_ln1801, i8 %pix_15, i8 %DPtpgBarSelYuv_709_u_load

]]></Node>
<StgValue><ssdm name="pix_14"/></StgValue>
</operation>

<operation id="718" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else166.i_ifconv:7 %store_ln1813 = store i8 %pix_15, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1813"/></StgValue>
</operation>

<operation id="719" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else166.i_ifconv:8 %store_ln1801 = store i8 %pix_14, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1801"/></StgValue>
</operation>

<operation id="720" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else166.i_ifconv:9 %store_ln1809 = store i8 %pix_13, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1809"/></StgValue>
</operation>

<operation id="721" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
if.else166.i_ifconv:10 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="722" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="3">
<![CDATA[
if.then122.i_ifconv:1 %pix_10 = load i3 %DPtpgBarSelYuv_601_y_addr

]]></Node>
<StgValue><ssdm name="pix_10"/></StgValue>
</operation>

<operation id="723" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="3">
<![CDATA[
if.then122.i_ifconv:3 %pix_12 = load i3 %DPtpgBarSelYuv_601_v_addr

]]></Node>
<StgValue><ssdm name="pix_12"/></StgValue>
</operation>

<operation id="724" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="3">
<![CDATA[
if.then122.i_ifconv:5 %DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_load"/></StgValue>
</operation>

<operation id="725" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then122.i_ifconv:6 %pix_11 = select i1 %and_ln1801, i8 %pix_12, i8 %DPtpgBarSelYuv_601_u_load

]]></Node>
<StgValue><ssdm name="pix_11"/></StgValue>
</operation>

<operation id="726" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then122.i_ifconv:7 %store_ln1803 = store i8 %pix_12, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1803"/></StgValue>
</operation>

<operation id="727" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then122.i_ifconv:8 %store_ln1801 = store i8 %pix_11, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1801"/></StgValue>
</operation>

<operation id="728" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then122.i_ifconv:9 %store_ln1799 = store i8 %pix_10, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1799"/></StgValue>
</operation>

<operation id="729" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="0"/>
<literal name="cmp121_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
if.then122.i_ifconv:10 %br_ln1806 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1806"/></StgValue>
</operation>

<operation id="730" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="3">
<![CDATA[
if.else84.i:1 %pix_7 = load i3 %DPtpgBarSelRgb_CEA_r_addr

]]></Node>
<StgValue><ssdm name="pix_7"/></StgValue>
</operation>

<operation id="731" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="6">
<![CDATA[
if.else84.i:2 %pix_7_cast = sext i6 %pix_7

]]></Node>
<StgValue><ssdm name="pix_7_cast"/></StgValue>
</operation>

<operation id="732" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="3">
<![CDATA[
if.else84.i:4 %pix_8 = load i3 %DPtpgBarSelRgb_CEA_g_addr

]]></Node>
<StgValue><ssdm name="pix_8"/></StgValue>
</operation>

<operation id="733" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="6">
<![CDATA[
if.else84.i:5 %pix_8_cast = sext i6 %pix_8

]]></Node>
<StgValue><ssdm name="pix_8_cast"/></StgValue>
</operation>

<operation id="734" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="3">
<![CDATA[
if.else84.i:7 %pix_9 = load i3 %DPtpgBarSelRgb_CEA_b_addr

]]></Node>
<StgValue><ssdm name="pix_9"/></StgValue>
</operation>

<operation id="735" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="6">
<![CDATA[
if.else84.i:8 %pix_9_cast = sext i6 %pix_9

]]></Node>
<StgValue><ssdm name="pix_9_cast"/></StgValue>
</operation>

<operation id="736" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else84.i:9 %store_ln1792 = store i8 %pix_9_cast, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1792"/></StgValue>
</operation>

<operation id="737" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else84.i:10 %store_ln1791 = store i8 %pix_8_cast, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1791"/></StgValue>
</operation>

<operation id="738" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else84.i:11 %store_ln1790 = store i8 %pix_7_cast, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1790"/></StgValue>
</operation>

<operation id="739" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
if.else84.i:12 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="740" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="3">
<![CDATA[
if.then55.i:1 %pix = load i3 %DPtpgBarSelRgb_VESA_r_addr

]]></Node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="741" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="2">
<![CDATA[
if.then55.i:2 %sext_ln1784 = sext i2 %pix

]]></Node>
<StgValue><ssdm name="sext_ln1784"/></StgValue>
</operation>

<operation id="742" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="3">
<![CDATA[
if.then55.i:4 %pix_5 = load i3 %DPtpgBarSelRgb_VESA_g_addr

]]></Node>
<StgValue><ssdm name="pix_5"/></StgValue>
</operation>

<operation id="743" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="2">
<![CDATA[
if.then55.i:5 %sext_ln1785 = sext i2 %pix_5

]]></Node>
<StgValue><ssdm name="sext_ln1785"/></StgValue>
</operation>

<operation id="744" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="3">
<![CDATA[
if.then55.i:7 %pix_6 = load i3 %DPtpgBarSelRgb_VESA_b_addr

]]></Node>
<StgValue><ssdm name="pix_6"/></StgValue>
</operation>

<operation id="745" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="2">
<![CDATA[
if.then55.i:8 %sext_ln1786 = sext i2 %pix_6

]]></Node>
<StgValue><ssdm name="sext_ln1786"/></StgValue>
</operation>

<operation id="746" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then55.i:9 %store_ln1786 = store i8 %sext_ln1786, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1786"/></StgValue>
</operation>

<operation id="747" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then55.i:10 %store_ln1785 = store i8 %sext_ln1785, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1785"/></StgValue>
</operation>

<operation id="748" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then55.i:11 %store_ln1784 = store i8 %sext_ln1784, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1784"/></StgValue>
</operation>

<operation id="749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="19"/>
<literal name="cmp2_i_read" val="1"/>
<literal name="cmp54_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
if.then55.i:12 %br_ln1787 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1787"/></StgValue>
</operation>

<operation id="750" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb40:0 %select_ln718 = select i1 %trunc_ln565_9, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln718"/></StgValue>
</operation>

<operation id="751" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb40:1 %store_ln718 = store i8 %select_ln718, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln718"/></StgValue>
</operation>

<operation id="752" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb40:2 %store_ln718 = store i8 %select_ln718, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln718"/></StgValue>
</operation>

<operation id="753" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb40:3 %store_ln718 = store i8 %select_ln718, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln718"/></StgValue>
</operation>

<operation id="754" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
sw.bb40:4 %br_ln718 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln718"/></StgValue>
</operation>

<operation id="755" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="8" op_3_bw="16" op_4_bw="8" op_5_bw="16" op_6_bw="8" op_7_bw="8" op_8_bw="16">
<![CDATA[
sw.bb38:4 %tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i16, i16 0, i8 0, i16 1, i8 0, i16 2, i8 %tmp_26, i8 %tmp_26, i16 %Sel_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="756" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="8" op_3_bw="16" op_4_bw="8" op_5_bw="16" op_6_bw="8" op_7_bw="8" op_8_bw="16">
<![CDATA[
sw.bb38:5 %tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i16, i16 0, i8 0, i16 1, i8 %tmp_26, i16 2, i8 0, i8 %tmp_26, i16 %Sel_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="757" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="8" op_3_bw="16" op_4_bw="8" op_5_bw="16" op_6_bw="8" op_7_bw="8" op_8_bw="16">
<![CDATA[
sw.bb38:6 %tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i16, i16 0, i8 %tmp_26, i16 1, i8 0, i16 2, i8 0, i8 %tmp_26, i16 %Sel_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="758" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38:7 %and_ln1661 = and i1 %icmp_read, i1 %trunc_ln565_9

]]></Node>
<StgValue><ssdm name="and_ln1661"/></StgValue>
</operation>

<operation id="759" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb38:8 %select_ln1660 = select i1 %and_ln1661, i8 %tmp_2, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln1660"/></StgValue>
</operation>

<operation id="760" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38:10 %store_ln1655 = store i8 %tmp_2, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1655"/></StgValue>
</operation>

<operation id="761" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38:11 %store_ln1660 = store i8 %select_ln1660, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1660"/></StgValue>
</operation>

<operation id="762" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38:12 %store_ln1655 = store i8 %tmp_6, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1655"/></StgValue>
</operation>

<operation id="763" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb38:13 %store_ln0 = store i1 1, i1 %rampVal_2_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="764" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
sw.bb38:16 %br_ln711 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln711"/></StgValue>
</operation>

<operation id="765" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="28" op_0_bw="28">
<![CDATA[
sw.bb36:0 %lfsr_r = load i28 %rSerie

]]></Node>
<StgValue><ssdm name="lfsr_r"/></StgValue>
</operation>

<operation id="766" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="28" op_0_bw="28">
<![CDATA[
sw.bb36:1 %lfsr_g = load i28 %gSerie

]]></Node>
<StgValue><ssdm name="lfsr_g"/></StgValue>
</operation>

<operation id="767" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="28" op_0_bw="28">
<![CDATA[
sw.bb36:2 %lfsr_b = load i28 %bSerie

]]></Node>
<StgValue><ssdm name="lfsr_b"/></StgValue>
</operation>

<operation id="768" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="28">
<![CDATA[
sw.bb36:3 %trunc_ln1838 = trunc i28 %lfsr_r

]]></Node>
<StgValue><ssdm name="trunc_ln1838"/></StgValue>
</operation>

<operation id="769" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb36:4 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_r, i32 3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="770" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:5 %lshr_ln = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_r, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="771" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb36:6 %xor_ln1839 = xor i1 %tmp_23, i1 %trunc_ln1838

]]></Node>
<StgValue><ssdm name="xor_ln1839"/></StgValue>
</operation>

<operation id="772" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb36:7 %lfsr_r_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1839, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="lfsr_r_1"/></StgValue>
</operation>

<operation id="773" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="28">
<![CDATA[
sw.bb36:8 %trunc_ln1845 = trunc i28 %lfsr_g

]]></Node>
<StgValue><ssdm name="trunc_ln1845"/></StgValue>
</operation>

<operation id="774" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb36:9 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_g, i32 3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="775" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:10 %lshr_ln1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_g, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="776" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb36:11 %xor_ln1846 = xor i1 %tmp_24, i1 %trunc_ln1845

]]></Node>
<StgValue><ssdm name="xor_ln1846"/></StgValue>
</operation>

<operation id="777" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb36:12 %lfsr_g_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1846, i27 %lshr_ln1

]]></Node>
<StgValue><ssdm name="lfsr_g_1"/></StgValue>
</operation>

<operation id="778" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="28">
<![CDATA[
sw.bb36:13 %trunc_ln1852 = trunc i28 %lfsr_b

]]></Node>
<StgValue><ssdm name="trunc_ln1852"/></StgValue>
</operation>

<operation id="779" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb36:14 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_b, i32 3

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="780" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:15 %lshr_ln2 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_b, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="781" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb36:16 %xor_ln1853 = xor i1 %tmp_25, i1 %trunc_ln1852

]]></Node>
<StgValue><ssdm name="xor_ln1853"/></StgValue>
</operation>

<operation id="782" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb36:17 %lfsr_b_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1853, i27 %lshr_ln2

]]></Node>
<StgValue><ssdm name="lfsr_b_1"/></StgValue>
</operation>

<operation id="783" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:18 %tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_r, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="784" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb36:19 %trunc_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1839, i7 %tmp_8

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="785" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb36:20 %and_ln1862 = and i1 %icmp_read, i1 %trunc_ln565_9

]]></Node>
<StgValue><ssdm name="and_ln1862"/></StgValue>
</operation>

<operation id="786" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:21 %tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_b, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="787" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb36:22 %tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1853, i7 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="788" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36:23 %tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_g, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="789" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb36:24 %tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1846, i7 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="790" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb36:25 %select_ln1862 = select i1 %and_ln1862, i8 %tmp_1, i8 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln1862"/></StgValue>
</operation>

<operation id="791" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb36:26 %store_ln1856 = store i28 %lfsr_r_1, i28 %rSerie

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="792" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb36:27 %store_ln1857 = store i28 %lfsr_g_1, i28 %gSerie

]]></Node>
<StgValue><ssdm name="store_ln1857"/></StgValue>
</operation>

<operation id="793" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb36:28 %store_ln1858 = store i28 %lfsr_b_1, i28 %bSerie

]]></Node>
<StgValue><ssdm name="store_ln1858"/></StgValue>
</operation>

<operation id="794" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb36:29 %store_ln1862 = store i8 %tmp_1, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1862"/></StgValue>
</operation>

<operation id="795" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb36:30 %store_ln1862 = store i8 %select_ln1862, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1862"/></StgValue>
</operation>

<operation id="796" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb36:31 %store_ln1860 = store i8 %trunc_ln, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1860"/></StgValue>
</operation>

<operation id="797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
sw.bb36:32 %br_ln704 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>

<operation id="798" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="2" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:9 %tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2"/></StgValue>
</operation>

<operation id="799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="2">
<![CDATA[
if.end48.i_ifconv:10 %tpgBarSelRgb_r_load_2_cast = sext i2 %tpgBarSelRgb_r_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2_cast"/></StgValue>
</operation>

<operation id="800" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:12 %tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_2"/></StgValue>
</operation>

<operation id="801" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end48.i_ifconv:13 %phi_ln1599 = select i1 %cmp2_i_read, i8 %tpgBarSelRgb_r_load_2_cast, i8 %tpgBarSelYuv_y_load_2

]]></Node>
<StgValue><ssdm name="phi_ln1599"/></StgValue>
</operation>

<operation id="802" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="2" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:15 %tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2"/></StgValue>
</operation>

<operation id="803" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="2">
<![CDATA[
if.end48.i_ifconv:16 %tpgBarSelRgb_g_load_2_cast = sext i2 %tpgBarSelRgb_g_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2_cast"/></StgValue>
</operation>

<operation id="804" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:18 %tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_2"/></StgValue>
</operation>

<operation id="805" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:20 %tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_2"/></StgValue>
</operation>

<operation id="806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end48.i_ifconv:26 %sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp2_i_read, i1 %or_ln565_2

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="807" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.end48.i_ifconv:27 %phi_ln2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tpgBarSelRgb_g_load_2_cast, i2 1, i8 %tpgBarSelYuv_u_load_2, i2 0, i8 %tpgBarSelYuv_v_load_2, i8 0, i2 %sel_tmp1

]]></Node>
<StgValue><ssdm name="phi_ln2"/></StgValue>
</operation>

<operation id="808" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end48.i_ifconv:28 %store_ln1604 = store i8 %phi_ln2, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1604"/></StgValue>
</operation>

<operation id="809" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end48.i_ifconv:29 %store_ln1600 = store i8 %phi_ln1599, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1600"/></StgValue>
</operation>

<operation id="810" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end48.i_ifconv.for.inc_crit_edge:0 %store_ln1607 = store i8 %tpgBarSelYuv_v_load_2, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1607"/></StgValue>
</operation>

<operation id="811" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
if.end48.i_ifconv.for.inc_crit_edge:1 %br_ln1610 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1610"/></StgValue>
</operation>

<operation id="812" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="3">
<![CDATA[
cond.true108.i:1 %tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2"/></StgValue>
</operation>

<operation id="813" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="2">
<![CDATA[
cond.true108.i:2 %tpgBarSelRgb_b_load_2_cast = sext i2 %tpgBarSelRgb_b_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2_cast"/></StgValue>
</operation>

<operation id="814" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true108.i:3 %store_ln1611 = store i8 %tpgBarSelRgb_b_load_2_cast, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1611"/></StgValue>
</operation>

<operation id="815" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="15"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
cond.true108.i:4 %br_ln1610 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1610"/></StgValue>
</operation>

<operation id="816" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb32:0 %select_ln1532 = select i1 %icmp_ln1072, i8 %add_i349_read, i8 %trunc_ln565

]]></Node>
<StgValue><ssdm name="select_ln1532"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb32:1 %select_ln1540 = select i1 %cmp2_i_read, i8 %select_ln1532, i8 128

]]></Node>
<StgValue><ssdm name="select_ln1540"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb32:2 %add_ln1545 = add i8 %select_ln1532, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1545"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8">
<![CDATA[
sw.bb32:3 %zext_ln693 = zext i8 %add_ln1545

]]></Node>
<StgValue><ssdm name="zext_ln693"/></StgValue>
</operation>

<operation id="820" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb32:4 %store_ln1540 = store i8 %select_ln1540, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1540"/></StgValue>
</operation>

<operation id="821" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb32:5 %store_ln1540 = store i8 %select_ln1540, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1540"/></StgValue>
</operation>

<operation id="822" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb32:6 %store_ln1532 = store i8 %select_ln1532, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1532"/></StgValue>
</operation>

<operation id="823" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb32:7 %store_ln0 = store i1 1, i1 %hdata_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="824" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb32:8 %store_ln693 = store i16 %zext_ln693, i16 %hdata_new_1_out

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="825" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb32:9 %store_ln693 = store i16 %zext_ln693, i16 %hdata_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="826" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
sw.bb32:10 %br_ln693 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln693"/></StgValue>
</operation>

<operation id="827" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb30_ifconv:69 %add_ln1302_2 = add i17 %zext_ln1302_6, i17 %zext_ln1302_4

]]></Node>
<StgValue><ssdm name="add_ln1302_2"/></StgValue>
</operation>

<operation id="828" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
sw.bb30_ifconv:90 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1302_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="829" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb30_ifconv:91 %trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln1302_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="830" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:92 %r_1 = select i1 %tmp_20, i8 255, i8 %trunc_ln5

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb30_ifconv:99 %r_2 = select i1 %cmp2_i_read, i8 %r, i8 %r_1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb30_ifconv.for.inc_crit_edge:0 %store_ln1289 = store i8 %b_2, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1289"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb30_ifconv.for.inc_crit_edge:1 %store_ln1285 = store i8 %g_2, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1285"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb30_ifconv.for.inc_crit_edge:2 %store_ln1281 = store i8 %r_2, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1281"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30_ifconv.for.inc_crit_edge:3 %br_ln1311 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1311"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="trunc_ln565_9" val="0"/>
</and_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true143.i:0 %store_ln1289 = store i8 %b_2, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1289"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="trunc_ln565_9" val="0"/>
</and_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true143.i:1 %store_ln1285 = store i8 %g_2, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1285"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="trunc_ln565_9" val="0"/>
</and_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true143.i:2 %store_ln1281 = store i8 %r_2, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1281"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="trunc_ln565_9" val="0"/>
</and_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
cond.true143.i:3 %br_ln1312 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1312"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
<literal name="trunc_ln565_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true.i346.for.inc_crit_edge:0 %store_ln1289 = store i8 %b_2, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1289"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
<literal name="trunc_ln565_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true.i346.for.inc_crit_edge:1 %store_ln1289 = store i8 %b_2, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1289"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
<literal name="trunc_ln565_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true.i346.for.inc_crit_edge:2 %store_ln1281 = store i8 %r_2, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1281"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="13"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="colorFormat_val_read" val="!1"/>
<literal name="trunc_ln565_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true.i346.for.inc_crit_edge:3 %br_ln1312 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1312"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else102.i.for.inc_crit_edge:0 %store_ln0 = store i8 %conv2_i_i_i268_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="845" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else102.i.for.inc_crit_edge:1 %store_ln0 = store i8 0, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="846" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else102.i.for.inc_crit_edge:2 %store_ln0 = store i8 0, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="847" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
if.else102.i.for.inc_crit_edge:3 %br_ln1518 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1518"/></StgValue>
</operation>

<operation id="848" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="2">
<![CDATA[
cond.end124.i:3 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="849" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end124.i:4 %store_ln0 = store i8 %conv2_i_i_i268_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="850" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end124.i:5 %store_ln1518 = store i8 %blkYuv_1_load, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1518"/></StgValue>
</operation>

<operation id="851" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end124.i:6 %store_ln0 = store i8 0, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
cond.end124.i:7 %br_ln1518 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1518"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then66.i.for.inc_crit_edge:0 %store_ln0 = store i8 %conv2_i_i_i282_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then66.i.for.inc_crit_edge:1 %store_ln0 = store i8 255, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then66.i.for.inc_crit_edge:2 %store_ln0 = store i8 255, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
if.then66.i.for.inc_crit_edge:3 %br_ln1503 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1503"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i54:3 %whiYuv_1_load = load i2 %whiYuv_1_addr

]]></Node>
<StgValue><ssdm name="whiYuv_1_load"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i54:4 %store_ln0 = store i8 %conv2_i_i_i282_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i54:5 %store_ln1503 = store i8 %whiYuv_1_load, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1503"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i54:6 %store_ln0 = store i8 255, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="12"/>
<literal name="colorFormat_val_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i54:7 %br_ln1503 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1503"/></StgValue>
</operation>

<operation id="862" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="2" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:8 %tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1"/></StgValue>
</operation>

<operation id="863" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="2">
<![CDATA[
if.end52.i_ifconv:9 %tpgBarSelRgb_r_load_1_cast = sext i2 %tpgBarSelRgb_r_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1_cast"/></StgValue>
</operation>

<operation id="864" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:11 %tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_1"/></StgValue>
</operation>

<operation id="865" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end52.i_ifconv:12 %phi_ln1418 = select i1 %cmp2_i_read, i8 %tpgBarSelRgb_r_load_1_cast, i8 %tpgBarSelYuv_y_load_1

]]></Node>
<StgValue><ssdm name="phi_ln1418"/></StgValue>
</operation>

<operation id="866" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="2" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:14 %tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1"/></StgValue>
</operation>

<operation id="867" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="2">
<![CDATA[
if.end52.i_ifconv:15 %tpgBarSelRgb_g_load_1_cast = sext i2 %tpgBarSelRgb_g_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1_cast"/></StgValue>
</operation>

<operation id="868" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:17 %tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_1"/></StgValue>
</operation>

<operation id="869" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:19 %tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_1"/></StgValue>
</operation>

<operation id="870" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end52.i_ifconv:25 %sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp2_i_read, i1 %or_ln565_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="871" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.end52.i_ifconv:26 %phi_ln1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tpgBarSelRgb_g_load_1_cast, i2 1, i8 %tpgBarSelYuv_u_load_1, i2 0, i8 %tpgBarSelYuv_v_load_1, i8 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="phi_ln1"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end52.i_ifconv:27 %store_ln1423 = store i8 %phi_ln1, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1423"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end52.i_ifconv:28 %store_ln1419 = store i8 %phi_ln1418, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1419"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end52.i_ifconv.for.inc_crit_edge:0 %store_ln1426 = store i8 %tpgBarSelYuv_v_load_1, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1426"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
if.end52.i_ifconv.for.inc_crit_edge:1 %br_ln1429 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1429"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="2" op_0_bw="3">
<![CDATA[
cond.true111.i:1 %tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="2">
<![CDATA[
cond.true111.i:2 %tpgBarSelRgb_b_load_1_cast = sext i2 %tpgBarSelRgb_b_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1_cast"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true111.i:3 %store_ln1430 = store i8 %tpgBarSelRgb_b_load_1_cast, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1430"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="11"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
cond.true111.i:4 %br_ln1429 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1429"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:23 %select_ln1361 = select i1 %cmp2_i_read, i8 %add_ln1359, i8 128

]]></Node>
<StgValue><ssdm name="select_ln1361"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:24 %store_ln1361 = store i8 %select_ln1361, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1361"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:25 %store_ln1361 = store i8 %select_ln1361, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1361"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:26 %store_ln1359 = store i8 %add_ln1359, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1359"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:27 %br_ln661 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln661"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="2" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:3 %tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="2">
<![CDATA[
if.end30.i_ifconv:4 %tpgBarSelRgb_r_load_cast = sext i2 %tpgBarSelRgb_r_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_cast"/></StgValue>
</operation>

<operation id="887" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:6 %tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load"/></StgValue>
</operation>

<operation id="888" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end30.i_ifconv:7 %phi_ln1260 = select i1 %cmp2_i_read, i8 %tpgBarSelRgb_r_load_cast, i8 %tpgBarSelYuv_y_load

]]></Node>
<StgValue><ssdm name="phi_ln1260"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:9 %tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load"/></StgValue>
</operation>

<operation id="890" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="2">
<![CDATA[
if.end30.i_ifconv:10 %tpgBarSelRgb_g_load_cast = sext i2 %tpgBarSelRgb_g_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_cast"/></StgValue>
</operation>

<operation id="891" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:12 %tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load"/></StgValue>
</operation>

<operation id="892" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:14 %tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load"/></StgValue>
</operation>

<operation id="893" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end30.i_ifconv:20 %sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp2_i_read, i1 %or_ln565

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="894" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.end30.i_ifconv:21 %phi_ln = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tpgBarSelRgb_g_load_cast, i2 1, i8 %tpgBarSelYuv_u_load, i2 0, i8 %tpgBarSelYuv_v_load, i8 0, i2 %sel_tmp7

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="895" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30.i_ifconv:22 %store_ln1263 = store i8 %phi_ln, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1263"/></StgValue>
</operation>

<operation id="896" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30.i_ifconv:23 %store_ln1260 = store i8 %phi_ln1260, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1260"/></StgValue>
</operation>

<operation id="897" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30.i_ifconv.for.inc_crit_edge:0 %store_ln1265 = store i8 %tpgBarSelYuv_v_load, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1265"/></StgValue>
</operation>

<operation id="898" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
if.end30.i_ifconv.for.inc_crit_edge:1 %br_ln1268 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>

<operation id="899" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="2" op_0_bw="3">
<![CDATA[
cond.true82.i:1 %tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load"/></StgValue>
</operation>

<operation id="900" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="2">
<![CDATA[
cond.true82.i:2 %tpgBarSelRgb_b_load_cast = sext i2 %tpgBarSelRgb_b_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_cast"/></StgValue>
</operation>

<operation id="901" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.true82.i:3 %store_ln1268 = store i8 %tpgBarSelRgb_b_load_cast, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="902" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="9"/>
<literal name="cmp2_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
cond.true82.i:4 %br_ln1268 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb20.for.inc_crit_edge:0 %store_ln0 = store i8 %conv2_i_i_i282_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="904" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb20.for.inc_crit_edge:1 %store_ln0 = store i8 255, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="905" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb20.for.inc_crit_edge:2 %store_ln0 = store i8 255, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="906" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
sw.bb20.for.inc_crit_edge:3 %br_ln1227 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1227"/></StgValue>
</operation>

<operation id="907" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i291:3 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="908" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i291:4 %store_ln0 = store i8 %conv2_i_i_i282_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="909" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i291:5 %store_ln1227 = store i8 %whiYuv_load, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1227"/></StgValue>
</operation>

<operation id="910" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i291:6 %store_ln0 = store i8 255, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="911" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="8"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i291:7 %br_ln1227 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1227"/></StgValue>
</operation>

<operation id="912" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb18.for.inc_crit_edge:0 %store_ln0 = store i8 %conv2_i_i_i268_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="913" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb18.for.inc_crit_edge:1 %store_ln0 = store i8 0, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="914" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb18.for.inc_crit_edge:2 %store_ln0 = store i8 0, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="915" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.for.inc_crit_edge:3 %br_ln1206 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="916" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i277:3 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="917" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i277:4 %store_ln0 = store i8 %conv2_i_i_i268_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="918" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i277:5 %store_ln1206 = store i8 %blkYuv_load, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1206"/></StgValue>
</operation>

<operation id="919" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i277:6 %store_ln0 = store i8 0, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="920" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="7"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i277:7 %br_ln1206 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="921" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb16.for.inc_crit_edge:0 %store_ln0 = store i8 %conv2_i_i_i255_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="922" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb16.for.inc_crit_edge:1 %store_ln0 = store i8 0, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="923" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb16.for.inc_crit_edge:2 %store_ln0 = store i8 %conv2_i_i10_i254_cast_cast_cast_cast_cast_cast, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="924" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
sw.bb16.for.inc_crit_edge:3 %br_ln1185 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1185"/></StgValue>
</operation>

<operation id="925" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i264:3 %bluYuv_load = load i2 %bluYuv_addr

]]></Node>
<StgValue><ssdm name="bluYuv_load"/></StgValue>
</operation>

<operation id="926" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i264:4 %store_ln0 = store i8 %conv2_i_i_i255_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="927" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i264:5 %store_ln1185 = store i8 %bluYuv_load, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1185"/></StgValue>
</operation>

<operation id="928" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i264:6 %store_ln0 = store i8 %conv2_i_i10_i254_cast_cast_cast_cast_cast_cast, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="929" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="6"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i264:7 %br_ln1185 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1185"/></StgValue>
</operation>

<operation id="930" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb14.for.inc_crit_edge:0 %store_ln0 = store i8 %conv2_i_i_i240_cast_cast_cast, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="931" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb14.for.inc_crit_edge:1 %store_ln0 = store i8 255, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="932" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb14.for.inc_crit_edge:2 %store_ln0 = store i8 %conv2_i_i10_i239_read, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="933" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.for.inc_crit_edge:3 %br_ln1164 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1164"/></StgValue>
</operation>

<operation id="934" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i249:3 %grnYuv_load = load i2 %grnYuv_addr

]]></Node>
<StgValue><ssdm name="grnYuv_load"/></StgValue>
</operation>

<operation id="935" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i249:4 %store_ln0 = store i8 %conv2_i_i_i240_cast_cast_cast, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="936" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i249:5 %store_ln1164 = store i8 %grnYuv_load, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1164"/></StgValue>
</operation>

<operation id="937" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i249:6 %store_ln0 = store i8 %conv2_i_i10_i239_read, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="938" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="5"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i249:7 %br_ln1164 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1164"/></StgValue>
</operation>

<operation id="939" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb12.for.inc_crit_edge:0 %store_ln0 = store i8 %conv2_i_i_i_cast_cast, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="940" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb12.for.inc_crit_edge:1 %store_ln0 = store i8 0, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="941" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb12.for.inc_crit_edge:2 %store_ln0 = store i8 %conv2_i_i10_i236_read, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="942" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
sw.bb12.for.inc_crit_edge:3 %br_ln1143 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1143"/></StgValue>
</operation>

<operation id="943" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i:3 %redYuv_load = load i2 %redYuv_addr

]]></Node>
<StgValue><ssdm name="redYuv_load"/></StgValue>
</operation>

<operation id="944" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i:4 %store_ln0 = store i8 %conv2_i_i_i_cast_cast, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="945" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i:5 %store_ln1143 = store i8 %redYuv_load, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1143"/></StgValue>
</operation>

<operation id="946" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
cond.end.i:6 %store_ln0 = store i8 %conv2_i_i10_i236_read, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="947" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="4"/>
<literal name="colorFormat_val_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i:7 %br_ln1143 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1143"/></StgValue>
</operation>

<operation id="948" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body6.split.for.inc_crit_edge119:0 %store_ln0 = store i8 %cond_i235_read, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="949" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body6.split.for.inc_crit_edge119:1 %store_ln0 = store i8 %cond_i235_read, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="950" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body6.split.for.inc_crit_edge119:2 %store_ln0 = store i8 %rampStart_1_read, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="951" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
for.body6.split.for.inc_crit_edge119:3 %br_ln573 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln573"/></StgValue>
</operation>

<operation id="952" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:0 %rampVal_loc_1_out_load_1 = load i16 %rampVal_loc_1_out

]]></Node>
<StgValue><ssdm name="rampVal_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="953" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="16">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:1 %empty_91 = trunc i16 %rampVal_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="954" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:2 %select_ln1107 = select i1 %cmp2_i_read, i8 %empty_91, i8 128

]]></Node>
<StgValue><ssdm name="select_ln1107"/></StgValue>
</operation>

<operation id="955" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:3 %store_ln1107 = store i8 %select_ln1107, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1107"/></StgValue>
</operation>

<operation id="956" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:4 %store_ln1107 = store i8 %select_ln1107, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1107"/></StgValue>
</operation>

<operation id="957" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:5 %store_ln0 = store i8 %empty_91, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="958" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:6 %br_ln597 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln597"/></StgValue>
</operation>

<operation id="959" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb:0 %select_ln1072 = select i1 %icmp_ln1072, i8 %rampStart_1_read, i8 %trunc_ln565_1

]]></Node>
<StgValue><ssdm name="select_ln1072"/></StgValue>
</operation>

<operation id="960" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb:1 %select_ln1079 = select i1 %cmp2_i_read, i8 %select_ln1072, i8 128

]]></Node>
<StgValue><ssdm name="select_ln1079"/></StgValue>
</operation>

<operation id="961" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:2 %add_ln1084 = add i8 %select_ln1072, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1084"/></StgValue>
</operation>

<operation id="962" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="8">
<![CDATA[
sw.bb:3 %zext_ln589 = zext i8 %add_ln1084

]]></Node>
<StgValue><ssdm name="zext_ln589"/></StgValue>
</operation>

<operation id="963" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:4 %store_ln1079 = store i8 %select_ln1079, i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="store_ln1079"/></StgValue>
</operation>

<operation id="964" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:5 %store_ln1079 = store i8 %select_ln1079, i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="store_ln1079"/></StgValue>
</operation>

<operation id="965" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:6 %store_ln1072 = store i8 %select_ln1072, i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="store_ln1072"/></StgValue>
</operation>

<operation id="966" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb:7 %store_ln0 = store i1 1, i1 %rampVal_3_flag_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="967" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:8 %store_ln589 = store i16 %zext_ln589, i16 %rampVal_3_new_1_out

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="968" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:9 %store_ln589 = store i16 %zext_ln589, i16 %rampVal_3_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="969" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:10 %br_ln589 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln589"/></StgValue>
</operation>

<operation id="976" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc46.loopexit.exitStub:0 %rampVal_2_flag_1_load = load i1 %rampVal_2_flag_1

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_1_load"/></StgValue>
</operation>

<operation id="977" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc46.loopexit.exitStub:1 %hdata_flag_1_load = load i1 %hdata_flag_1

]]></Node>
<StgValue><ssdm name="hdata_flag_1_load"/></StgValue>
</operation>

<operation id="978" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc46.loopexit.exitStub:2 %rampVal_3_flag_1_load = load i1 %rampVal_3_flag_1

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_1_load"/></StgValue>
</operation>

<operation id="979" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc46.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %rampVal_3_flag_1_out, i1 %rampVal_3_flag_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="980" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc46.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %hdata_flag_1_out, i1 %hdata_flag_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="981" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc46.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %rampVal_2_flag_1_out, i1 %rampVal_2_flag_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="982" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0">
<![CDATA[
for.inc46.loopexit.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="970" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
for.inc:0 %outpix_0_0_0_0_0_load = load i8 %outpix_0_0_0_0_0_load212_out

]]></Node>
<StgValue><ssdm name="outpix_0_0_0_0_0_load"/></StgValue>
</operation>

<operation id="971" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
for.inc:1 %outpix_0_1_0_0_0_load = load i8 %outpix_0_1_0_0_0_load214_out

]]></Node>
<StgValue><ssdm name="outpix_0_1_0_0_0_load"/></StgValue>
</operation>

<operation id="972" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
for.inc:2 %outpix_0_2_0_0_0_load = load i8 %outpix_0_2_0_0_0_load216_out

]]></Node>
<StgValue><ssdm name="outpix_0_2_0_0_0_load"/></StgValue>
</operation>

<operation id="973" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.inc:3 %p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outpix_0_2_0_0_0_load, i8 %outpix_0_1_0_0_0_load, i8 %outpix_0_0_0_0_0_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="974" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc:4 %write_ln747 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %bckgndYUV, i24 %p_0

]]></Node>
<StgValue><ssdm name="write_ln747"/></StgValue>
</operation>

<operation id="975" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
for.inc:7 %br_ln565 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
