cimi-vital-signs/ig.ini at master - GitHub,https://github.com/HL7/cimi-vital-signs/blob/master/ig.ini
themes/papyrus-by-vital.ini at master · sannybuilder/themes · GitHub,https://github.com/sannybuilder/themes/blob/master/papyrus-by-vital.ini
modelsim.ini - USC Viterbi School of Engineering,https://viterbi-web.usc.edu/~muljo/ee354/make_A_close_to_B_sp10/modelsim.ini
https://web.engr.oregonstate.edu/~traylor/ece474/l...,https://web.engr.oregonstate.edu/~traylor/ece474/labs/474_labs/lab1/simulation/modelsim/modelsim.ini
modelsim.ini in branches/v4/platforms/dsx/v1_1cluster_phys_dma,https://www-soc.lip6.fr/trac/tsar/browser/branches/v4/platforms/dsx/v1_1cluster_phys_dma/modelsim.ini%3Frev%3D391
modelsim.ini - UCSD,http://cwcserv.ucsd.edu/~billlin/classes/ECE111/verilog_stuff/modelsim.ini
modelsim.ini,https://www-acc.gsi.de/wiki/pub/Timing/WRSimulation/modelsim.ini
基于Verilog HDL实现的“Cache-主存”和“主存-辅存 ... - WRITE-BUG,https://www.writebug.com/git/colaer/FPGA_ThreeLevelStorage-master/blame/commit/0c3d6285d5453910a280df3b15f7156760070d9a/Pipeline_with_ThreeLevelMem/Pipeline_with_ThreeLevelMem.ip_user_files/sim_scripts/clk_wiz_for_cpu/modelsim/modelsim.ini
modelsim.ini,https://www.isy.liu.se/edu/kurs/TSEA44/laboration/modelsim.ini
