<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="36" Path="/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="e9175dbb58d94ed79ba9d9425cf70779"/>
    <Option Name="Part" Val="xc7a100tfgg676-2L"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_top"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="1403"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="18"/>
    <Option Name="WTModelSimExportSim" Val="18"/>
    <Option Name="WTQuestaExportSim" Val="18"/>
    <Option Name="WTIesExportSim" Val="18"/>
    <Option Name="WTVcsExportSim" Val="18"/>
    <Option Name="WTRivieraExportSim" Val="18"/>
    <Option Name="WTActivehdlExportSim" Val="18"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/sram_controller.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/defines.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/intomips_top.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/util/seg7_lut.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/cpu.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/cpu_defines.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/if/pc_reg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/if/if_id.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/id/id.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/id/id_ex.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/ex/ex.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/ex/ex_mem.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/mem/mem.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/mem/mem_wb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/registers.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/id/id_type.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/hilo.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/id/branch.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/flash_controller.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/ctrl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/cp0.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/mmu/mmu.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/serial_controller.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/vga_controller.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/ext_serial_controller.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/mmu/tlb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/cpu/mmu/tlb_lookup.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/async.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/bootrom_controller.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bootrom.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Uncommented/vivado/intomips.srcs/sources_1/bootrom.coe"/>
          <Attr Name="ImportTime" Val="1575603208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ascii_rom.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Uncommented/vivado/intomips.srcs/sources_1/ascii_rom.coe"/>
          <Attr Name="ImportTime" Val="1575603208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_graphics/blk_mem_graphics.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Uncommented/vivado/intomips.srcs/sources_1/ip/blk_mem_graphics/blk_mem_graphics.xci"/>
          <Attr Name="ImportTime" Val="1575603208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/peripheral_defines.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/src/peripheral/usb_controller.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Uncommented/vivado/intomips.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci"/>
          <Attr Name="ImportTime" Val="1575603208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_color/blk_mem_color.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Uncommented/vivado/intomips.srcs/sources_1/ip/blk_mem_color/blk_mem_color.xci"/>
          <Attr Name="ImportTime" Val="1575603208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="intomips_top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/intomips_top.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Uncommented/vivado/intomips.srcs/constrs_1/new/intomips_top.xdc"/>
          <Attr Name="ImportTime" Val="1575603208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/intomips_top.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_peripheral" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_peripheral">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/flash.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/flash_test_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/fake_flash.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/flash_test.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/flash.ans"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="flash_test_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.simulate.runtime" Val="100000ns"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_cpu" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_cpu">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/ori0.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_1.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_2.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/jump.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/branch.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mthi.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_lui.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/branch.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_ori.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/ori0.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/jump.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_0.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/logic.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_2.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_ori.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_1.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_0.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/move.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/ori0.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/logic.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mthi.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_lui.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/shift.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/write_to_reg0.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/logic.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/move.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_ori.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_0.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/jump.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/shift.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/write_to_reg0.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/write_to_reg0.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mthi.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_1.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_lui.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/arithmetic_2.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/move.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/shift.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/branch.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/fake_rom.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/cpu_test_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/cpu_test.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/fake_ram.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/memory.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/memory.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/memory.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/load.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/load.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/load.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/cp0.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/cp0.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/cp0.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/exception.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/exception.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/exception.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/timer_int.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/timer_int.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/timer_int.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/fake_sram.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/sram_controller_cloud_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/sram_test.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/flash_test_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/flash_test.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/peripheral_test_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/sram_test_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/serial_controller_cloud_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/fake_flash.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/flash.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/flash.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/sram_write.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/sram_read.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/sram_read.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/sram_write.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_and.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_and.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_and.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_xor.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_or.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_or.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_xor.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_or.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_xor.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_xori.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_xori.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_andi.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_nor.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_nor.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_xori.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_nor.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_andi.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_andi.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srlv.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sllv.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sllv.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srlv.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srl.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srl.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sll.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sllv.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srav.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sll.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srav.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srl.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srlv.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_srav.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sll.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sra.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sra.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sra.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_movn.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_movz.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mflo.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_movn.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mfhi.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mfhi.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mtlo.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mtlo.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_movn.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_movz.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mflo.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_movz.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mflo.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mfhi.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mtlo.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_add.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_slti.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mul.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addu.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_slt.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sltiu.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sltu.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_subu.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addiu.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_slt.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addi.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mul.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addu.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addiu.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_subu.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mul.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sltu.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addu.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addiu.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_add.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_slt.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_subu.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sltiu.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sub.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addi.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sltiu.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sub.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sltu.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_slti.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_add.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_addi.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_slti.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_sub.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_multu.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_multu.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_multu.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mult.s"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mult.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/cpu/testcases/instructions/auto_mult.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/test/test.ans"/>
      <File Path="$PPRDIR/../Uncommented/testbench/test/test.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="cpu_test_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.simulate.runtime" Val="2000"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_top" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_top">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/fake_sram.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/top/top_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/peripheral/testcases/sram_read.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/top/fake_sram0.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cloud/branch_cloud.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cloud/kernel.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/model/28F640P30.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/model/sram_model.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cloud/kernel.bin"/>
      <File Path="$PPRDIR/../Uncommented/testbench/model/include/def.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/model/include/TimingData.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/model/include/UserData.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/model/include/BankLib.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/model/include/CUIcommandData.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/model/include/data.svh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cloud/flash_lw.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/cloud/save_load_test.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Uncommented/testbench/test/test.mem">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.simulate.runtime" Val="5000"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_ascii_rom" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_ascii_rom">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_ascii_rom/blk_mem_ascii_rom.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Uncommented/vivado/intomips.srcs/sources_1/ip/blk_mem_ascii_rom/blk_mem_ascii_rom.xci"/>
          <Attr Name="ImportTime" Val="1575603208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_ascii_rom"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_bootrom" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_bootrom">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_bootrom/blk_mem_bootrom.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Uncommented/vivado/intomips.srcs/sources_1/ip/blk_mem_bootrom/blk_mem_bootrom.xci"/>
          <Attr Name="ImportTime" Val="1575603208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_bootrom"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tfgg676-2L" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="blk_mem_ascii_rom_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_ascii_rom" Part="xc7a100tfgg676-2L" ConstrsSet="blk_mem_ascii_rom" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="blk_mem_bootrom_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_bootrom" Part="xc7a100tfgg676-2L" ConstrsSet="blk_mem_bootrom" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg676-2L" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="blk_mem_ascii_rom_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg676-2L" ConstrsSet="blk_mem_ascii_rom" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="blk_mem_ascii_rom_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="blk_mem_bootrom_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg676-2L" ConstrsSet="blk_mem_bootrom" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="blk_mem_bootrom_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
</Project>
