// Seed: 3726758490
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri id_6
);
  always
    if (id_1 + id_5) id_8 <= -1;
    else @(posedge -1 or id_2 or id_1) id_9 = 1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    input wor id_4,
    output uwire id_5,
    output supply1 id_6,
    input wor id_7,
    id_25,
    input tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11,
    input wor id_12,
    input tri1 id_13,
    input wor id_14,
    input supply0 id_15,
    input supply0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input uwire id_19,
    input tri id_20,
    input supply1 id_21,
    input supply0 id_22,
    output uwire id_23
);
  wire id_26;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_4,
      id_9,
      id_8,
      id_18,
      id_20
  );
endmodule
