Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 11 16:36:05 2024
| Host         : DESKTOP-Q8QIOJU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                770         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               6           
TIMING-9   Warning           Unknown CDC Logic                                          1           
TIMING-16  Warning           Large setup violation                                      353         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (770)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2328)
5. checking no_input_delay (24)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (770)
--------------------------
 There are 385 register/latch pins with no clock driven by root clock pin: dphy_a_hs_clock_clk_p (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: dphy_b_hs_clock_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2328)
---------------------------------------------------
 There are 2316 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.136    -1660.109                   1906                74199        0.052        0.000                      0                74148        0.264        0.000                       0                 31699  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
  clk_150_system_clk_wiz_0_0     {0.000 3.333}        6.667           150.000         
  clk_200_system_clk_wiz_0_0     {0.000 2.500}        5.000           200.000         
  clk_50_system_clk_wiz_0_0      {0.000 10.000}       20.000          50.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_74_system_clk_wiz_1_0      {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_1_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         3.000        0.000                       0                     3  
  clk_150_system_clk_wiz_0_0          -2.307     -802.147                   1620                67141        0.052        0.000                      0                67141        2.083        0.000                       0                 28409  
  clk_200_system_clk_wiz_0_0           0.447        0.000                      0                  357        0.121        0.000                      0                  357        0.264        0.000                       0                   271  
  clk_50_system_clk_wiz_0_0            9.682        0.000                      0                 4548        0.056        0.000                      0                 4548        9.020        0.000                       0                  2572  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      8.751        0.000                       0                     2  
system_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_74_system_clk_wiz_1_0            1.002        0.000                      0                  823        0.121        0.000                      0                  823        2.387        0.000                       0                   438  
  clkfbout_system_clk_wiz_1_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                            clk_150_system_clk_wiz_0_0      998.848        0.000                      0                   10                                                                        
clk_50_system_clk_wiz_0_0   clk_150_system_clk_wiz_0_0       -0.509      -47.125                    199                 1953        0.125        0.000                      0                 1953  
clk_74_system_clk_wiz_1_0   clk_150_system_clk_wiz_0_0       -8.136     -900.540                    150                  160        0.140        0.000                      0                  150  
clk_150_system_clk_wiz_0_0  clk_50_system_clk_wiz_0_0         1.373        0.000                      0                  483        0.078        0.000                      0                  483  
clk_150_system_clk_wiz_0_0  clk_74_system_clk_wiz_1_0         5.287        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_150_system_clk_wiz_0_0  clk_150_system_clk_wiz_0_0        3.360        0.000                      0                  174        0.392        0.000                      0                  174  
**async_default**           clk_200_system_clk_wiz_0_0  clk_200_system_clk_wiz_0_0        3.025        0.000                      0                    8        0.477        0.000                      0                    8  
**default**                 clk_150_system_clk_wiz_0_0                                    5.423        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :         1620  Failing Endpoints,  Worst Slack       -2.307ns,  Total Violation     -802.147ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.307ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 0.952ns (11.379%)  route 7.415ns (88.621%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 13.155 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196    13.489    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.831    15.444    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X4Y10         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.650    13.155    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y10         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.508    13.664    
                         clock uncertainty           -0.085    13.579    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.136    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -15.444    
  -------------------------------------------------------------------
                         slack                                 -2.307    

Slack (VIOLATED) :        -1.984ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 1.932ns (22.458%)  route 6.671ns (77.542%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 13.061 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283    14.576    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.700 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000    14.700    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.232 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.232    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.346 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.680 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.680    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1_n_6
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555    13.061    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.658    13.719    
                         clock uncertainty           -0.085    13.634    
    SLICE_X71Y44         FDRE (Setup_fdre_C_D)        0.062    13.696    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -1.984    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 1.200ns (14.131%)  route 7.292ns (85.869%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 13.060 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196    13.489    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.828    14.441    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.565 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.880    15.445    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I1_O)        0.124    15.569 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    15.569    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.554    13.060    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.658    13.718    
                         clock uncertainty           -0.085    13.633    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.029    13.662    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 1.200ns (14.147%)  route 7.282ns (85.853%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 13.060 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196    13.489    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.882    14.494    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.618 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.817    15.435    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I1_O)        0.124    15.559 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000    15.559    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1_n_0
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.554    13.060    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.658    13.718    
                         clock uncertainty           -0.085    13.633    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.031    13.664    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.889ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 1.200ns (14.155%)  route 7.278ns (85.845%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 13.060 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196    13.489    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.882    14.494    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.618 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.812    15.431    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X68Y42         LUT6 (Prop_lut6_I2_O)        0.124    15.555 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.000    15.555    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1_n_0
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.554    13.060    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.658    13.718    
                         clock uncertainty           -0.085    13.633    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.032    13.665    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                 -1.889    

Slack (VIOLATED) :        -1.889ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 1.837ns (21.592%)  route 6.671ns (78.408%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 13.061 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283    14.576    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.700 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000    14.700    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.232 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.232    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.346 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.585 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.585    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1_n_5
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555    13.061    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.658    13.719    
                         clock uncertainty           -0.085    13.634    
    SLICE_X71Y44         FDRE (Setup_fdre_C_D)        0.062    13.696    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                 -1.889    

Slack (VIOLATED) :        -1.887ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 1.226ns (14.393%)  route 7.292ns (85.607%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 13.060 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196    13.489    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.828    14.441    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.565 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.880    15.445    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X68Y42         LUT5 (Prop_lut5_I1_O)        0.150    15.595 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    15.595    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.554    13.060    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.658    13.718    
                         clock uncertainty           -0.085    13.633    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.075    13.708    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 -1.887    

Slack (VIOLATED) :        -1.873ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 1.821ns (21.445%)  route 6.671ns (78.555%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 13.061 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283    14.576    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.700 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000    14.700    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.232 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.232    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.346 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.569 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.569    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1_n_7
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555    13.061    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.658    13.719    
                         clock uncertainty           -0.085    13.634    
    SLICE_X71Y44         FDRE (Setup_fdre_C_D)        0.062    13.696    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                 -1.873    

Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.818ns (21.417%)  route 6.671ns (78.583%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 13.061 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283    14.576    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.700 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000    14.700    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.232 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.232    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.566 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.566    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_6
    SLICE_X71Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555    13.061    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                         clock pessimism              0.658    13.719    
                         clock uncertainty           -0.085    13.634    
    SLICE_X71Y43         FDRE (Setup_fdre_C_D)        0.062    13.696    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                         -15.566    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.849ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 1.797ns (21.222%)  route 6.671ns (78.778%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 13.061 - 6.667 ) 
    Source Clock Delay      (SCD):    7.077ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730     7.077    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X69Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     7.533 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=7, routed)           0.706     8.239    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X68Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.363 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.355     8.718    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.842 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327    11.169    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.293 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283    14.576    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.700 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000    14.700    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.232 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.232    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.545 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.545    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_4
    SLICE_X71Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555    13.061    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.658    13.719    
                         clock uncertainty           -0.085    13.634    
    SLICE_X71Y43         FDRE (Setup_fdre_C_D)        0.062    13.696    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                 -1.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_5.reg_module_start_address3_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.927%)  route 0.209ns (56.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.589     2.154    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_5.reg_module_start_address3_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     2.318 r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_5.reg_module_start_address3_i_reg[17]/Q
                         net (fo=2, routed)           0.209     2.527    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0[17]
    SLICE_X30Y50         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.847     2.767    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X30Y50         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]/C
                         clock pessimism             -0.355     2.412    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.063     2.475    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.777%)  route 0.126ns (47.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.551     2.116    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y68         FDRE                                         r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     2.257 r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.126     2.383    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X42Y68         SRL16E                                       r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.817     2.737    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y68         SRL16E                                       r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
                         clock pessimism             -0.589     2.148    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.331    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstr_reverse_order_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.472%)  route 0.256ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.558     2.123    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/m_axi_s2mm_aclk
    SLICE_X48Y51         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstr_reverse_order_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     2.264 r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstr_reverse_order_reg/Q
                         net (fo=3, routed)           0.256     2.521    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/mstr_reverse_order
    SLICE_X47Y47         FDSE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.828     2.748    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/m_axi_s2mm_aclk
    SLICE_X47Y47         FDSE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg/C
                         clock pessimism             -0.355     2.393    
    SLICE_X47Y47         FDSE (Hold_fdse_C_D)         0.075     2.468    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.644%)  route 0.231ns (64.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.542     2.107    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y76         FDRE                                         r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.128     2.235 r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.231     2.466    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[29]
    SLICE_X46Y76         SRL16E                                       r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.811     2.731    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y76         SRL16E                                       r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4/CLK
                         clock pessimism             -0.360     2.371    
    SLICE_X46Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     2.412    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/p_Val2_42_1_reg_3329_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp71_reg_3369_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.316ns (61.818%)  route 0.195ns (38.182%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.608     2.173    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X92Y94         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/p_Val2_42_1_reg_3329_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.148     2.321 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/p_Val2_42_1_reg_3329_reg[36]/Q
                         net (fo=1, routed)           0.195     2.516    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/p_Val2_42_1_reg_3329[36]
    SLICE_X93Y100        LUT2 (Prop_lut2_I1_O)        0.098     2.614 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp71_reg_3369[39]_i_5/O
                         net (fo=1, routed)           0.000     2.614    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp71_reg_3369[39]_i_5_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.684 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp71_reg_3369_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.684    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp71_fu_1939_p2[36]
    SLICE_X93Y100        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp71_reg_3369_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.965     2.885    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X93Y100        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp71_reg_3369_reg[36]/C
                         clock pessimism             -0.360     2.525    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.105     2.630    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp71_reg_3369_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_VSIZE_SNAPSHOT_LOGIC.capture_dm_done_vsize_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.574%)  route 0.255ns (64.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.579     2.144    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X55Y50         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]/Q
                         net (fo=5, routed)           0.255     2.540    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/done_vsize_counter[1]
    SLICE_X55Y49         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_VSIZE_SNAPSHOT_LOGIC.capture_dm_done_vsize_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.849     2.769    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X55Y49         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_VSIZE_SNAPSHOT_LOGIC.capture_dm_done_vsize_counter_reg[1]/C
                         clock pessimism             -0.355     2.414    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.072     2.486    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_VSIZE_SNAPSHOT_LOGIC.capture_dm_done_vsize_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[8].divisor_tmp_reg[9][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[9].divisor_tmp_reg[10][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.009%)  route 0.251ns (63.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.554     2.119    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X51Y11         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[8].divisor_tmp_reg[9][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     2.260 r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[8].divisor_tmp_reg[9][29]/Q
                         net (fo=2, routed)           0.251     2.511    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[8].divisor_tmp_reg[9]_17[29]
    SLICE_X45Y11         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[9].divisor_tmp_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.825     2.745    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X45Y11         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[9].divisor_tmp_reg[10][29]/C
                         clock pessimism             -0.360     2.385    
    SLICE_X45Y11         FDRE (Hold_fdre_C_D)         0.070     2.455    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U25/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[9].divisor_tmp_reg[10][29]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[20].divisor_tmp_reg[21][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[21].divisor_tmp_reg[22][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.111%)  route 0.220ns (60.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.636     2.201    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X45Y115        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[20].divisor_tmp_reg[21][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     2.342 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[20].divisor_tmp_reg[21][29]/Q
                         net (fo=2, routed)           0.220     2.562    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[20].divisor_tmp_reg[21]_116[29]
    SLICE_X51Y114        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[21].divisor_tmp_reg[22][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.903     2.823    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X51Y114        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[21].divisor_tmp_reg[22][29]/C
                         clock pessimism             -0.363     2.460    
    SLICE_X51Y114        FDRE (Hold_fdre_C_D)         0.047     2.507    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[21].divisor_tmp_reg[22][29]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[5].divisor_tmp_reg[6][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[6].divisor_tmp_reg[7][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.412%)  route 0.226ns (61.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.546     2.111    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X52Y27         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[5].divisor_tmp_reg[6][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.141     2.252 r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[5].divisor_tmp_reg[6][26]/Q
                         net (fo=2, routed)           0.226     2.478    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[5].divisor_tmp_reg[6]_86[26]
    SLICE_X49Y28         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[6].divisor_tmp_reg[7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.815     2.735    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X49Y28         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[6].divisor_tmp_reg[7][26]/C
                         clock pessimism             -0.360     2.375    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.047     2.422    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[6].divisor_tmp_reg[7][26]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[28].remd_tmp_reg[29][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[29].remd_tmp_reg[30][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.053%)  route 0.208ns (47.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.555     2.120    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X49Y14         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[28].remd_tmp_reg[29][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.128     2.248 r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[28].remd_tmp_reg[29][16]/Q
                         net (fo=3, routed)           0.208     2.456    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[28].remd_tmp_reg[29]_133[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.098     2.554 r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[29].remd_tmp[30][17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.554    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[29].remd_tmp[30][17]_i_1__0_n_0
    SLICE_X50Y14         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[29].remd_tmp_reg[30][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.818     2.738    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X50Y14         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[29].remd_tmp_reg[30][17]/C
                         clock pessimism             -0.360     2.378    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.120     2.498    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[29].remd_tmp_reg[30][17]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y0       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_1_1_reg_3242_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X3Y7       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_1_2_reg_3262_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y5       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_1_reg_3212_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y2       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_2_1_reg_3247_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X4Y0       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_2_2_reg_3267_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y0       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_2_reg_3217_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y4       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_1_reg_3185_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X3Y0       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_2_reg_3195_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y1       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_reg_3175_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X4Y4       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_4_reg_3190_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y39      system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y39      system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y39      system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y39      system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y62     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y62     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y62     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y62     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y72     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y72     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y39      system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y39      system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y39      system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y39      system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y62     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y62     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y62     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y62     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y72     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y72     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_system_clk_wiz_0_0
  To Clock:  clk_200_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.014ns (26.123%)  route 2.868ns (73.877%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 11.507 - 5.000 ) 
    Source Clock Delay      (SCD):    7.196ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.849     7.196    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y72        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.518     7.714 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/Q
                         net (fo=2, routed)           0.844     8.558    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]
    SLICE_X109Y73        LUT6 (Prop_lut6_I0_O)        0.124     8.682 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0/O
                         net (fo=2, routed)           0.584     9.265    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.124     9.389 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_i_2__0/O
                         net (fo=3, routed)           0.343     9.733    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.124     9.857 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3__0/O
                         net (fo=2, routed)           0.419    10.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X109Y73        LUT4 (Prop_lut4_I3_O)        0.124    10.400 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.678    11.078    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X108Y75        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.669    11.507    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y75        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/C
                         clock pessimism              0.623    12.130    
                         clock uncertainty           -0.081    12.049    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    11.525    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.014ns (26.123%)  route 2.868ns (73.877%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 11.507 - 5.000 ) 
    Source Clock Delay      (SCD):    7.196ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.849     7.196    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y72        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.518     7.714 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/Q
                         net (fo=2, routed)           0.844     8.558    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]
    SLICE_X109Y73        LUT6 (Prop_lut6_I0_O)        0.124     8.682 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0/O
                         net (fo=2, routed)           0.584     9.265    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.124     9.389 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_i_2__0/O
                         net (fo=3, routed)           0.343     9.733    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.124     9.857 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3__0/O
                         net (fo=2, routed)           0.419    10.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X109Y73        LUT4 (Prop_lut4_I3_O)        0.124    10.400 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.678    11.078    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X108Y75        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.669    11.507    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y75        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/C
                         clock pessimism              0.623    12.130    
                         clock uncertainty           -0.081    12.049    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    11.525    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.014ns (26.123%)  route 2.868ns (73.877%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 11.507 - 5.000 ) 
    Source Clock Delay      (SCD):    7.196ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.849     7.196    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y72        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.518     7.714 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/Q
                         net (fo=2, routed)           0.844     8.558    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]
    SLICE_X109Y73        LUT6 (Prop_lut6_I0_O)        0.124     8.682 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0/O
                         net (fo=2, routed)           0.584     9.265    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.124     9.389 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_i_2__0/O
                         net (fo=3, routed)           0.343     9.733    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.124     9.857 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3__0/O
                         net (fo=2, routed)           0.419    10.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X109Y73        LUT4 (Prop_lut4_I3_O)        0.124    10.400 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.678    11.078    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X108Y75        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.669    11.507    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y75        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/C
                         clock pessimism              0.623    12.130    
                         clock uncertainty           -0.081    12.049    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    11.525    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.014ns (26.253%)  route 2.848ns (73.747%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.868     7.215    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y53        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.518     7.733 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/Q
                         net (fo=2, routed)           0.961     8.694    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.604     9.422    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I0_O)        0.124     9.546 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_i_2/O
                         net (fo=3, routed)           0.464    10.010    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X111Y55        LUT6 (Prop_lut6_I0_O)        0.124    10.134 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3/O
                         net (fo=2, routed)           0.161    10.295    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X111Y55        LUT4 (Prop_lut4_I3_O)        0.124    10.419 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1/O
                         net (fo=15, routed)          0.659    11.077    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X112Y56        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y56        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/C
                         clock pessimism              0.663    12.190    
                         clock uncertainty           -0.081    12.109    
    SLICE_X112Y56        FDRE (Setup_fdre_C_R)       -0.524    11.585    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.014ns (26.253%)  route 2.848ns (73.747%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.868     7.215    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y53        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.518     7.733 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/Q
                         net (fo=2, routed)           0.961     8.694    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.604     9.422    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I0_O)        0.124     9.546 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_i_2/O
                         net (fo=3, routed)           0.464    10.010    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X111Y55        LUT6 (Prop_lut6_I0_O)        0.124    10.134 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3/O
                         net (fo=2, routed)           0.161    10.295    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X111Y55        LUT4 (Prop_lut4_I3_O)        0.124    10.419 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1/O
                         net (fo=15, routed)          0.659    11.077    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X112Y56        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y56        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/C
                         clock pessimism              0.663    12.190    
                         clock uncertainty           -0.081    12.109    
    SLICE_X112Y56        FDRE (Setup_fdre_C_R)       -0.524    11.585    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.014ns (26.253%)  route 2.848ns (73.747%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.868     7.215    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y53        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.518     7.733 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/Q
                         net (fo=2, routed)           0.961     8.694    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.604     9.422    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I0_O)        0.124     9.546 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_i_2/O
                         net (fo=3, routed)           0.464    10.010    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X111Y55        LUT6 (Prop_lut6_I0_O)        0.124    10.134 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3/O
                         net (fo=2, routed)           0.161    10.295    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X111Y55        LUT4 (Prop_lut4_I3_O)        0.124    10.419 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1/O
                         net (fo=15, routed)          0.659    11.077    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X112Y56        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y56        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/C
                         clock pessimism              0.663    12.190    
                         clock uncertainty           -0.081    12.109    
    SLICE_X112Y56        FDRE (Setup_fdre_C_R)       -0.524    11.585    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.014ns (26.259%)  route 2.848ns (73.741%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 11.507 - 5.000 ) 
    Source Clock Delay      (SCD):    7.196ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.849     7.196    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y72        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.518     7.714 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/Q
                         net (fo=2, routed)           0.844     8.558    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]
    SLICE_X109Y73        LUT6 (Prop_lut6_I0_O)        0.124     8.682 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0/O
                         net (fo=2, routed)           0.584     9.265    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.124     9.389 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_i_2__0/O
                         net (fo=3, routed)           0.343     9.733    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.124     9.857 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3__0/O
                         net (fo=2, routed)           0.419    10.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X109Y73        LUT4 (Prop_lut4_I3_O)        0.124    10.400 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.658    11.058    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X108Y74        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.669    11.507    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y74        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[10]/C
                         clock pessimism              0.664    12.171    
                         clock uncertainty           -0.081    12.090    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.524    11.566    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.014ns (26.259%)  route 2.848ns (73.741%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 11.507 - 5.000 ) 
    Source Clock Delay      (SCD):    7.196ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.849     7.196    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y72        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.518     7.714 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/Q
                         net (fo=2, routed)           0.844     8.558    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]
    SLICE_X109Y73        LUT6 (Prop_lut6_I0_O)        0.124     8.682 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0/O
                         net (fo=2, routed)           0.584     9.265    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.124     9.389 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_i_2__0/O
                         net (fo=3, routed)           0.343     9.733    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.124     9.857 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3__0/O
                         net (fo=2, routed)           0.419    10.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X109Y73        LUT4 (Prop_lut4_I3_O)        0.124    10.400 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.658    11.058    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X108Y74        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.669    11.507    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y74        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
                         clock pessimism              0.664    12.171    
                         clock uncertainty           -0.081    12.090    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.524    11.566    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.014ns (26.259%)  route 2.848ns (73.741%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 11.507 - 5.000 ) 
    Source Clock Delay      (SCD):    7.196ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.849     7.196    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y72        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.518     7.714 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/Q
                         net (fo=2, routed)           0.844     8.558    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]
    SLICE_X109Y73        LUT6 (Prop_lut6_I0_O)        0.124     8.682 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0/O
                         net (fo=2, routed)           0.584     9.265    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.124     9.389 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_i_2__0/O
                         net (fo=3, routed)           0.343     9.733    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.124     9.857 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3__0/O
                         net (fo=2, routed)           0.419    10.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X109Y73        LUT4 (Prop_lut4_I3_O)        0.124    10.400 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.658    11.058    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X108Y74        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.669    11.507    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y74        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[8]/C
                         clock pessimism              0.664    12.171    
                         clock uncertainty           -0.081    12.090    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.524    11.566    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.014ns (26.259%)  route 2.848ns (73.741%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 11.507 - 5.000 ) 
    Source Clock Delay      (SCD):    7.196ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.849     7.196    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y72        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.518     7.714 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]/Q
                         net (fo=2, routed)           0.844     8.558    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[1]
    SLICE_X109Y73        LUT6 (Prop_lut6_I0_O)        0.124     8.682 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0/O
                         net (fo=2, routed)           0.584     9.265    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.124     9.389 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_i_2__0/O
                         net (fo=3, routed)           0.343     9.733    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt_reg[0]
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.124     9.857 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_3__0/O
                         net (fo=2, routed)           0.419    10.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/Filter.sOut_reg_1
    SLICE_X109Y73        LUT4 (Prop_lut4_I3_O)        0.124    10.400 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.658    11.058    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC_n_1
    SLICE_X108Y74        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.669    11.507    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X108Y74        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[9]/C
                         clock pessimism              0.664    12.171    
                         clock uncertainty           -0.081    12.090    
    SLICE_X108Y74        FDRE (Setup_fdre_C_R)       -0.524    11.566    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.634     2.199    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X111Y65        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y65        FDRE (Prop_fdre_C_Q)         0.141     2.340 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.396    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages[0]
    SLICE_X111Y65        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.904     2.824    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X111Y65        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.199    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.076     2.275    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.634     2.199    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X111Y65        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y65        FDRE (Prop_fdre_C_Q)         0.141     2.340 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.396    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages[0]
    SLICE_X111Y65        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.904     2.824    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X111Y65        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.199    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.075     2.274    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.631     2.196    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/RefClk
    SLICE_X111Y68        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDPE (Prop_fdpe_C_Q)         0.141     2.337 r  system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.393    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y68        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.901     2.821    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/RefClk
    SLICE_X111Y68        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.196    
    SLICE_X111Y68        FDPE (Hold_fdpe_C_D)         0.075     2.271    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.637     2.202    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.141     2.343 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.399    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.909     2.829    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.627     2.202    
    SLICE_X111Y58        FDPE (Hold_fdpe_C_D)         0.075     2.277    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.634     2.199    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/RefClk
    SLICE_X107Y62        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141     2.340 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.396    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages[0]
    SLICE_X107Y62        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.903     2.823    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/RefClk
    SLICE_X107Y62        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.624     2.199    
    SLICE_X107Y62        FDRE (Hold_fdre_C_D)         0.075     2.274    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.637     2.202    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/RefClk
    SLICE_X113Y58        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDCE (Prop_fdce_C_Q)         0.141     2.343 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.399    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages[0]
    SLICE_X113Y58        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.909     2.829    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/RefClk
    SLICE_X113Y58        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/C
                         clock pessimism             -0.627     2.202    
    SLICE_X113Y58        FDCE (Hold_fdce_C_D)         0.075     2.277    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X113Y61        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     2.342 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.398    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages[0]
    SLICE_X113Y61        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.908     2.828    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X113Y61        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.627     2.201    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.075     2.276    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.579     2.144    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/RefClk
    SLICE_X87Y67         FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.285 r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.341    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages[0]
    SLICE_X87Y67         FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.847     2.767    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/RefClk
    SLICE_X87Y67         FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.623     2.144    
    SLICE_X87Y67         FDPE (Hold_fdpe_C_D)         0.075     2.219    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.633     2.198    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/RefClk
    SLICE_X107Y64        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141     2.339 r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.395    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages[0]
    SLICE_X107Y64        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.902     2.822    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/RefClk
    SLICE_X107Y64        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.624     2.198    
    SLICE_X107Y64        FDRE (Hold_fdre_C_D)         0.075     2.273    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.629     2.194    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/RefClk
    SLICE_X107Y69        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141     2.335 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.391    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages[0]
    SLICE_X107Y69        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.897     2.817    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/RefClk
    SLICE_X107Y69        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.623     2.194    
    SLICE_X107Y69        FDRE (Hold_fdre_C_D)         0.075     2.269    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.IDelayCtrlX/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y72     system_i/MIPI_D_PHY_RX_A/U0/ClockLane/HSClockingX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y56     system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y80     system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y74     system_i/MIPI_D_PHY_RX_B/U0/ClockLane/HSClockingX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y60     system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y70     system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X113Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X113Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X112Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X113Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X113Y68    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRstCnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_system_clk_wiz_0_0
  To Clock:  clk_50_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 1.214ns (12.345%)  route 8.620ns (87.655%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.364ns = ( 26.364 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.007     9.485    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.299     9.784 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.410    11.194    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1
    SLICE_X80Y64         LUT5 (Prop_lut5_I1_O)        0.124    11.318 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           1.107    12.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.549 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.839    13.388    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.165    15.677    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.801 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          1.092    16.893    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X28Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.526    26.364    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.522    26.887    
                         clock uncertainty           -0.107    26.779    
    SLICE_X28Y89         FDRE (Setup_fdre_C_CE)      -0.205    26.574    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         26.574    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 1.214ns (12.345%)  route 8.620ns (87.655%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.364ns = ( 26.364 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.007     9.485    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.299     9.784 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.410    11.194    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1
    SLICE_X80Y64         LUT5 (Prop_lut5_I1_O)        0.124    11.318 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           1.107    12.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.549 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.839    13.388    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.165    15.677    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.801 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          1.092    16.893    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X28Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.526    26.364    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[3]/C
                         clock pessimism              0.522    26.887    
                         clock uncertainty           -0.107    26.779    
    SLICE_X28Y89         FDRE (Setup_fdre_C_CE)      -0.205    26.574    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         26.574    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.698ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 1.242ns (12.612%)  route 8.606ns (87.388%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 26.495 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.281     9.759    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7_3
    SLICE_X82Y62         LUT6 (Prop_lut6_I3_O)        0.299    10.058 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_9/O
                         net (fo=1, routed)           1.378    11.436    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_9_n_0
    SLICE_X67Y62         LUT5 (Prop_lut5_I4_O)        0.124    11.560 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.759    12.319    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_3
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.443 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.902    13.345    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           2.680    16.149    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X37Y102        LUT4 (Prop_lut4_I0_O)        0.152    16.301 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.606    16.907    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X37Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.656    26.495    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X37Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.522    27.017    
                         clock uncertainty           -0.107    26.910    
    SLICE_X37Y103        FDRE (Setup_fdre_C_D)       -0.305    26.605    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         26.605    
                         arrival time                         -16.907    
  -------------------------------------------------------------------
                         slack                                  9.698    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.214ns (12.482%)  route 8.512ns (87.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 26.367 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.007     9.485    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.299     9.784 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.410    11.194    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1
    SLICE_X80Y64         LUT5 (Prop_lut5_I1_O)        0.124    11.318 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           1.107    12.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.549 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.839    13.388    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.165    15.677    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.801 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.984    16.785    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.529    26.367    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[18]/C
                         clock pessimism              0.522    26.890    
                         clock uncertainty           -0.107    26.782    
    SLICE_X30Y97         FDRE (Setup_fdre_C_CE)      -0.169    26.613    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         26.613    
                         arrival time                         -16.785    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.214ns (12.482%)  route 8.512ns (87.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 26.367 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.007     9.485    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.299     9.784 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.410    11.194    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1
    SLICE_X80Y64         LUT5 (Prop_lut5_I1_O)        0.124    11.318 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           1.107    12.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.549 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.839    13.388    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.165    15.677    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.801 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.984    16.785    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.529    26.367    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[19]/C
                         clock pessimism              0.522    26.890    
                         clock uncertainty           -0.107    26.782    
    SLICE_X30Y97         FDRE (Setup_fdre_C_CE)      -0.169    26.613    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         26.613    
                         arrival time                         -16.785    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.214ns (12.482%)  route 8.512ns (87.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 26.367 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.007     9.485    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.299     9.784 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.410    11.194    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1
    SLICE_X80Y64         LUT5 (Prop_lut5_I1_O)        0.124    11.318 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           1.107    12.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.549 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.839    13.388    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.165    15.677    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.801 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.984    16.785    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.529    26.367    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/C
                         clock pessimism              0.522    26.890    
                         clock uncertainty           -0.107    26.782    
    SLICE_X30Y97         FDRE (Setup_fdre_C_CE)      -0.169    26.613    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         26.613    
                         arrival time                         -16.785    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.214ns (12.482%)  route 8.512ns (87.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 26.367 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.007     9.485    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.299     9.784 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.410    11.194    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1
    SLICE_X80Y64         LUT5 (Prop_lut5_I1_O)        0.124    11.318 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           1.107    12.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.549 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.839    13.388    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.165    15.677    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.801 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.984    16.785    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.529    26.367    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/C
                         clock pessimism              0.522    26.890    
                         clock uncertainty           -0.107    26.782    
    SLICE_X30Y97         FDRE (Setup_fdre_C_CE)      -0.169    26.613    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         26.613    
                         arrival time                         -16.785    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.214ns (12.482%)  route 8.512ns (87.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 26.367 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.007     9.485    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.299     9.784 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.410    11.194    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1
    SLICE_X80Y64         LUT5 (Prop_lut5_I1_O)        0.124    11.318 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           1.107    12.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.549 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.839    13.388    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.165    15.677    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.801 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.984    16.785    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.529    26.367    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.522    26.890    
                         clock uncertainty           -0.107    26.782    
    SLICE_X30Y97         FDRE (Setup_fdre_C_CE)      -0.169    26.613    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         26.613    
                         arrival time                         -16.785    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.214ns (12.482%)  route 8.512ns (87.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.367ns = ( 26.367 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.007     9.485    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.299     9.784 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.410    11.194    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1
    SLICE_X80Y64         LUT5 (Prop_lut5_I1_O)        0.124    11.318 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           1.107    12.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X64Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.549 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.839    13.388    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.165    15.677    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    15.801 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.984    16.785    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.529    26.367    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[29]/C
                         clock pessimism              0.522    26.890    
                         clock uncertainty           -0.107    26.782    
    SLICE_X30Y97         FDRE (Setup_fdre_C_CE)      -0.169    26.613    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         26.613    
                         arrival time                         -16.785    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.851ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.032ns  (logic 1.568ns (15.631%)  route 8.464ns (84.369%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.059ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.712     7.059    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X60Y63         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.419     7.478 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]_rep/Q
                         net (fo=130, routed)         2.281     9.759    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7_3
    SLICE_X82Y62         LUT6 (Prop_lut6_I3_O)        0.299    10.058 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_9/O
                         net (fo=1, routed)           1.378    11.436    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_9_n_0
    SLICE_X67Y62         LUT5 (Prop_lut5_I4_O)        0.124    11.560 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.759    12.319    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_3
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.443 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.902    13.345    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           2.680    16.149    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X37Y102        LUT4 (Prop_lut4_I0_O)        0.152    16.301 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.464    16.765    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X37Y102        LUT4 (Prop_lut4_I2_O)        0.326    17.091 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    17.091    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X37Y102        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)        0.031    26.942    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         26.942    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                  9.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.656     2.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y107        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_fdre_C_Q)         0.141     2.362 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     2.478    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y105        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.931     2.851    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y105        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.612     2.239    
    SLICE_X26Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.422    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.706%)  route 0.240ns (56.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.559     2.124    system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X37Y51         FDRE                                         r  system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     2.265 r  system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]/Q
                         net (fo=1, routed)           0.240     2.505    system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[6]
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.550 r  system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_26/O
                         net (fo=1, routed)           0.000     2.550    system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[6]
    SLICE_X41Y49         FDRE                                         r  system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.828     2.748    system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y49         FDRE                                         r  system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]/C
                         clock pessimism             -0.355     2.393    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     2.485    system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.658     2.224    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     2.365 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.183     2.547    system_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.887     2.807    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.360     2.447    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                      0.000     2.447    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.555     2.120    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X51Y41         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     2.261 r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.054     2.315    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.360 r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re/O
                         net (fo=1, routed)           0.000     2.360    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0
    SLICE_X50Y41         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.822     2.742    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X50Y41         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism             -0.609     2.133    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.121     2.254    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.658     2.224    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     2.365 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     2.554    system_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.887     2.807    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.360     2.447    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     2.447    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.596     2.161    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X97Y74         FDRE                                         r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y74         FDRE (Prop_fdre_C_Q)         0.141     2.302 r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.056     2.358    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4
    SLICE_X97Y74         FDRE                                         r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.863     2.783    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X97Y74         FDRE                                         r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.622     2.161    
    SLICE_X97Y74         FDRE (Hold_fdre_C_D)         0.078     2.239    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.576     2.141    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     2.282 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     2.338    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X29Y88         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.844     2.764    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.623     2.141    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.078     2.219    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.575     2.140    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     2.281 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     2.337    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X29Y87         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.842     2.762    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.622     2.140    
    SLICE_X29Y87         FDRE (Hold_fdre_C_D)         0.078     2.218    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.577     2.142    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     2.283 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     2.339    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X29Y90         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.845     2.765    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.623     2.142    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.078     2.220    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.576     2.141    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     2.282 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     2.338    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X29Y88         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.844     2.764    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.623     2.141    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.076     2.217    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X67Y61     system_i/AXI_GammaCorrection_A/U0/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X80Y63     system_i/AXI_GammaCorrection_A/U0/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X80Y63     system_i/AXI_GammaCorrection_A/U0/axi_awready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X80Y63     system_i/AXI_GammaCorrection_A/U0/axi_bvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X67Y61     system_i/AXI_GammaCorrection_A/U0/axi_rvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y63     system_i/AXI_GammaCorrection_A/U0/axi_wready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X96Y41     system_i/AXI_GammaCorrection_A/U0/sGammaReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X96Y41     system_i/AXI_GammaCorrection_A/U0/sGammaReg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y61     system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y61     system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y61     system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y61     system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y69     system_i/axi_vdma_b/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y69     system_i/axi_vdma_b/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y69     system_i/axi_vdma_b/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y69     system_i/axi_vdma_b/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y83     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y83     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y61     system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y61     system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y61     system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y61     system_i/axi_vdma_a/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y69     system_i/axi_vdma_b/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y69     system_i/axi_vdma_b/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y69     system_i/axi_vdma_b/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y69     system_i/axi_vdma_b/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y83     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y83     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_1/inst/clk_in1
  To Clock:  system_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_74_system_clk_wiz_1_0
  To Clock:  clk_74_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.574ns (29.577%)  route 3.748ns (70.423%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.280 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.824     1.824    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.706 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=14, routed)          2.024     4.730    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.118     4.848 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.661     5.510    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_16_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.326     5.836 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_8/O
                         net (fo=2, routed)           0.423     6.259    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_8_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.383 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.639     7.022    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_2_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.146 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.146    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X59Y32         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.546     8.280    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y32         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.010     8.270    
                         clock uncertainty           -0.153     8.117    
    SLICE_X59Y32         FDRE (Setup_fdre_C_D)        0.031     8.148    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.574ns (30.498%)  route 3.587ns (69.502%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 8.282 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.824     1.824    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.706 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=14, routed)          2.024     4.730    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X57Y32         LUT5 (Prop_lut5_I4_O)        0.118     4.848 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.661     5.510    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_16_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.326     5.836 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_8/O
                         net (fo=2, routed)           0.437     6.273    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_8_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.465     6.861    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.985    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X60Y32         FDSE                                         r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.548     8.282    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X60Y32         FDSE                                         r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.010     8.272    
                         clock uncertainty           -0.153     8.119    
    SLICE_X60Y32         FDSE (Setup_fdse_C_D)        0.029     8.148    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.642ns (14.542%)  route 3.773ns (85.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 8.223 - 6.734 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729     1.729    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     2.247 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     3.839    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=73, routed)          2.181     6.144    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X47Y35         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.489     8.223    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y35         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[6]/C
                         clock pessimism              0.004     8.227    
                         clock uncertainty           -0.153     8.074    
    SLICE_X47Y35         FDRE (Setup_fdre_C_R)       -0.429     7.645    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[6]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.642ns (14.542%)  route 3.773ns (85.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 8.223 - 6.734 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729     1.729    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     2.247 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     3.839    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=73, routed)          2.181     6.144    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X47Y35         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.489     8.223    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y35         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[7]/C
                         clock pessimism              0.004     8.227    
                         clock uncertainty           -0.153     8.074    
    SLICE_X47Y35         FDRE (Setup_fdre_C_R)       -0.429     7.645    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[7]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.642ns (14.542%)  route 3.773ns (85.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 8.223 - 6.734 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729     1.729    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     2.247 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     3.839    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=73, routed)          2.181     6.144    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X47Y35         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.489     8.223    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y35         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[9]/C
                         clock pessimism              0.004     8.227    
                         clock uncertainty           -0.153     8.074    
    SLICE_X47Y35         FDRE (Setup_fdre_C_R)       -0.429     7.645    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[9]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.766ns (17.719%)  route 3.557ns (82.281%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 8.225 - 6.734 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729     1.729    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     2.247 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     3.839    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=73, routed)          0.993     4.956    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.080 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.972     6.052    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.491     8.225    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X49Y39         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.004     8.229    
                         clock uncertainty           -0.153     8.076    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.429     7.647    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.766ns (17.719%)  route 3.557ns (82.281%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 8.225 - 6.734 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729     1.729    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     2.247 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     3.839    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=73, routed)          0.993     4.956    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.080 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.972     6.052    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.491     8.225    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X49Y39         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
                         clock pessimism              0.004     8.229    
                         clock uncertainty           -0.153     8.076    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.429     7.647    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.766ns (17.719%)  route 3.557ns (82.281%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 8.225 - 6.734 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729     1.729    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     2.247 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     3.839    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=73, routed)          0.993     4.956    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.080 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.972     6.052    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.491     8.225    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X49Y39         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/C
                         clock pessimism              0.004     8.229    
                         clock uncertainty           -0.153     8.076    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.429     7.647    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.766ns (17.719%)  route 3.557ns (82.281%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 8.225 - 6.734 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729     1.729    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     2.247 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     3.839    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=73, routed)          0.993     4.956    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.080 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.972     6.052    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.491     8.225    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X49Y39         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                         clock pessimism              0.004     8.229    
                         clock uncertainty           -0.153     8.076    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.429     7.647    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.766ns (17.742%)  route 3.551ns (82.258%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 8.206 - 6.734 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729     1.729    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     2.247 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     3.839    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=73, routed)          1.166     5.129    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.253 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.793     6.046    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.472     8.206    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y31         FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.105     8.311    
                         clock uncertainty           -0.153     8.158    
    SLICE_X52Y31         FDRE (Setup_fdre_C_R)       -0.429     7.729    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  1.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.582     0.582    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.778    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X57Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.851     0.851    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.076     0.658    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y41         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.780    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X63Y41         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.852     0.852    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y41         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.076     0.660    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.581     0.581    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X57Y39         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.777    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X57Y39         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.850     0.850    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X57Y39         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.581    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.076     0.657    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.585     0.585    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.781    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X61Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.853     0.853    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.075     0.660    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.582     0.582    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.778    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X59Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.851     0.851    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.075     0.657    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.582     0.582    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.778    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X59Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.851     0.851    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.075     0.657    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.582     0.582    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.778    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X57Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.851     0.851    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.075     0.657    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.557     0.557    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.753    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X51Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.824     0.824    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.557    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.075     0.632    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.581     0.581    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.777    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X55Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.849     0.849    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.075     0.656    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y41         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.780    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X61Y41         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.852     0.852    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y41         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X61Y41         FDRE (Hold_fdre_C_D)         0.075     0.659    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_74_system_clk_wiz_1_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y10     system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y18   system_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X62Y40     system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X50Y40     system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X50Y40     system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X50Y40     system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y40     system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y40     system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y40     system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y40     system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0
  To Clock:  clkfbout_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      998.848ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.848ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.884ns  (logic 0.419ns (47.415%)  route 0.465ns (52.585%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.465     0.884    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X97Y49         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X97Y49         FDRE (Setup_fdre_C_D)       -0.268   999.732    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                998.848    

Slack (MET) :             998.858ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.564%)  route 0.591ns (56.436%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X97Y48         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X97Y48         FDRE (Setup_fdre_C_D)       -0.095   999.905    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                998.858    

Slack (MET) :             998.868ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.320%)  route 0.448ns (51.680%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X110Y79        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)       -0.265   999.735    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                998.868    

Slack (MET) :             998.879ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.931%)  route 0.437ns (51.069%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.437     0.856    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X97Y48         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X97Y48         FDRE (Setup_fdre_C_D)       -0.265   999.735    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                998.879    

Slack (MET) :             998.884ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.023ns  (logic 0.456ns (44.557%)  route 0.567ns (55.443%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.567     1.023    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X97Y48         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X97Y48         FDRE (Setup_fdre_C_D)       -0.093   999.907    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                998.884    

Slack (MET) :             998.886ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.744%)  route 0.563ns (55.256%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.563     1.019    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X99Y48         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X99Y48         FDRE (Setup_fdre_C_D)       -0.095   999.905    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                998.886    

Slack (MET) :             998.956ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.065%)  route 0.493ns (51.935%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.493     0.949    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X113Y80        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)       -0.095   999.905    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                998.956    

Slack (MET) :             998.964ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.940ns  (logic 0.456ns (48.486%)  route 0.484ns (51.514%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.484     0.940    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X109Y79        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)       -0.095   999.905    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                998.964    

Slack (MET) :             998.984ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.746ns  (logic 0.419ns (56.153%)  route 0.327ns (43.847%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.327     0.746    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X110Y79        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)       -0.270   999.730    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                998.984    

Slack (MET) :             999.159ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.748ns  (logic 0.456ns (60.949%)  route 0.292ns (39.051%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.292     0.748    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X109Y79        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)       -0.093   999.907    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                999.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :          199  Failing Endpoints,  Worst Slack       -0.509ns,  Total Violation      -47.125ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.580ns (9.599%)  route 5.462ns (90.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 13.156 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.687    13.248    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/SS[0]
    SLICE_X32Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.651    13.156    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X32Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[39]/C
                         clock pessimism              0.334    13.491    
                         clock uncertainty           -0.227    13.264    
    SLICE_X32Y136        FDRE (Setup_fdre_C_R)       -0.524    12.740    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[39]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.580ns (9.599%)  route 5.462ns (90.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 13.156 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.687    13.248    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/SS[0]
    SLICE_X32Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.651    13.156    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X32Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[40]/C
                         clock pessimism              0.334    13.491    
                         clock uncertainty           -0.227    13.264    
    SLICE_X32Y136        FDRE (Setup_fdre_C_R)       -0.524    12.740    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[40]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.580ns (9.599%)  route 5.462ns (90.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 13.156 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.687    13.248    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/SS[0]
    SLICE_X32Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.651    13.156    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X32Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[46]/C
                         clock pessimism              0.334    13.491    
                         clock uncertainty           -0.227    13.264    
    SLICE_X32Y136        FDRE (Setup_fdre_C_R)       -0.524    12.740    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[46]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.580ns (9.599%)  route 5.462ns (90.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 13.156 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.687    13.248    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/SS[0]
    SLICE_X32Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.651    13.156    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X32Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[47]/C
                         clock pessimism              0.334    13.491    
                         clock uncertainty           -0.227    13.264    
    SLICE_X32Y136        FDRE (Setup_fdre_C_R)       -0.524    12.740    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[47]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/img_out_cols_V_c16_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.580ns (9.084%)  route 5.805ns (90.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 12.985 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         5.805    13.467    system_i/video_scaler_b/U0/img_out_cols_V_c16_U/ap_rst_n
    SLICE_X49Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.591 r  system_i/video_scaler_b/U0/img_out_cols_V_c16_U/internal_empty_n_i_1__14/O
                         net (fo=1, routed)           0.000    13.591    system_i/video_scaler_b/U0/img_out_cols_V_c16_U/internal_empty_n_i_1__14_n_0
    SLICE_X49Y94         FDRE                                         r  system_i/video_scaler_b/U0/img_out_cols_V_c16_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.480    12.985    system_i/video_scaler_b/U0/img_out_cols_V_c16_U/ap_clk
    SLICE_X49Y94         FDRE                                         r  system_i/video_scaler_b/U0/img_out_cols_V_c16_U/internal_empty_n_reg/C
                         clock pessimism              0.334    13.319    
                         clock uncertainty           -0.227    13.092    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.029    13.121    system_i/video_scaler_b/U0/img_out_cols_V_c16_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                         -13.591    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.580ns (9.598%)  route 5.463ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 13.198 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.687    13.249    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/SS[0]
    SLICE_X26Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693    13.198    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X26Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[4]/C
                         clock pessimism              0.334    13.533    
                         clock uncertainty           -0.227    13.306    
    SLICE_X26Y136        FDRE (Setup_fdre_C_R)       -0.524    12.782    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.580ns (9.598%)  route 5.463ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 13.198 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.687    13.249    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/SS[0]
    SLICE_X26Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693    13.198    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X26Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.334    13.533    
                         clock uncertainty           -0.227    13.306    
    SLICE_X26Y136        FDRE (Setup_fdre_C_R)       -0.524    12.782    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.580ns (9.598%)  route 5.463ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 13.198 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.687    13.249    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/SS[0]
    SLICE_X26Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693    13.198    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X26Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[6]/C
                         clock pessimism              0.334    13.533    
                         clock uncertainty           -0.227    13.306    
    SLICE_X26Y136        FDRE (Setup_fdre_C_R)       -0.524    12.782    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.580ns (9.598%)  route 5.463ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 13.198 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.687    13.249    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/SS[0]
    SLICE_X26Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693    13.198    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X26Y136        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[7]/C
                         clock pessimism              0.334    13.533    
                         clock uncertainty           -0.227    13.306    
    SLICE_X26Y136        FDRE (Setup_fdre_C_R)       -0.524    12.782    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/r_stage_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 0.580ns (9.622%)  route 5.448ns (90.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 13.193 - 6.667 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.859     7.206    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X110Y67        FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     7.662 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.776     8.438    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n
    SLICE_X103Y72        LUT1 (Prop_lut1_I0_O)        0.124     8.562 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/FSM_onehot_wstate[1]_i_1/O
                         net (fo=250, routed)         4.672    13.234    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_rst_n_0
    SLICE_X30Y127        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/r_stage_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.688    13.193    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/ap_clk
    SLICE_X30Y127        FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/r_stage_reg[0]/C
                         clock pessimism              0.334    13.528    
                         clock uncertainty           -0.227    13.301    
    SLICE_X30Y127        FDRE (Setup_fdre_C_R)       -0.524    12.777    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_sdivhbi_U24/video_scaler_sdivhbi_div_U/video_scaler_sdivhbi_div_u_0/r_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 -0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.184ns (23.694%)  route 0.593ns (76.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.582     2.147    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X79Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y34         FDRE (Prop_fdre_C_Q)         0.141     2.288 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/Q
                         net (fo=4, routed)           0.593     2.881    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[9]
    SLICE_X80Y35         LUT3 (Prop_lut3_I0_O)        0.043     2.924 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height[9]_i_1/O
                         net (fo=1, routed)           0.000     2.924    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/or1_out[9]
    SLICE_X80Y35         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.850     2.770    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X80Y35         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height_reg[9]/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.692    
    SLICE_X80Y35         FDRE (Hold_fdre_C_D)         0.107     2.799    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.185ns (23.781%)  route 0.593ns (76.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.582     2.147    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X79Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y34         FDRE (Prop_fdre_C_Q)         0.141     2.288 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/Q
                         net (fo=4, routed)           0.593     2.881    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[13]
    SLICE_X83Y35         LUT3 (Prop_lut3_I0_O)        0.044     2.925 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height[13]_i_1/O
                         net (fo=1, routed)           0.000     2.925    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/or1_out[13]
    SLICE_X83Y35         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.851     2.771    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X83Y35         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height_reg[13]/C
                         clock pessimism             -0.305     2.465    
                         clock uncertainty            0.227     2.693    
    SLICE_X83Y35         FDRE (Hold_fdre_C_D)         0.107     2.800    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_in_height_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.347%)  route 0.584ns (73.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.588     2.153    system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X82Y47         FDRE                                         r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         FDRE (Prop_fdre_C_Q)         0.164     2.317 r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/Q
                         net (fo=3, routed)           0.584     2.901    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[14]
    SLICE_X86Y48         LUT3 (Prop_lut3_I0_O)        0.045     2.946 r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_x[14]_i_1/O
                         net (fo=1, routed)           0.000     2.946    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/or1_out[14]
    SLICE_X86Y48         FDRE                                         r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.857     2.777    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X86Y48         FDRE                                         r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_x_reg[14]/C
                         clock pessimism             -0.305     2.471    
                         clock uncertainty            0.227     2.699    
    SLICE_X86Y48         FDRE (Hold_fdre_C_D)         0.121     2.820    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_x_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_mode_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.368%)  route 0.584ns (73.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.585     2.150    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X82Y53         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.164     2.314 r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/Q
                         net (fo=3, routed)           0.584     2.898    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[10]
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.943 r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_mode[10]_i_1/O
                         net (fo=1, routed)           0.000     2.943    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/or[10]
    SLICE_X82Y55         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_mode_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.854     2.774    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X82Y55         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_mode_reg[10]/C
                         clock pessimism             -0.305     2.469    
                         clock uncertainty            0.227     2.696    
    SLICE_X82Y55         FDRE (Hold_fdre_C_D)         0.120     2.816    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_mode_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.185ns (23.691%)  route 0.596ns (76.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.585     2.150    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X85Y53         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.141     2.291 r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=3, routed)           0.596     2.887    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[3]
    SLICE_X85Y51         LUT3 (Prop_lut3_I0_O)        0.044     2.931 r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y[3]_i_1/O
                         net (fo=1, routed)           0.000     2.931    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/or0_out[3]
    SLICE_X85Y51         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.855     2.775    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X85Y51         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[3]/C
                         clock pessimism             -0.305     2.470    
                         clock uncertainty            0.227     2.697    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.107     2.804    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.184ns (23.549%)  route 0.597ns (76.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.587     2.152    system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X84Y46         FDRE                                         r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.141     2.293 r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/Q
                         net (fo=3, routed)           0.597     2.890    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[5]
    SLICE_X88Y47         LUT3 (Prop_lut3_I0_O)        0.043     2.933 r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_y[5]_i_1/O
                         net (fo=1, routed)           0.000     2.933    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/or0_out[5]
    SLICE_X88Y47         FDRE                                         r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.857     2.777    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X88Y47         FDRE                                         r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[5]/C
                         clock pessimism             -0.305     2.471    
                         clock uncertainty            0.227     2.699    
    SLICE_X88Y47         FDRE (Hold_fdre_C_D)         0.107     2.806    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.293%)  route 0.580ns (75.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.585     2.150    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X85Y53         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.141     2.291 r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=3, routed)           0.580     2.871    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[2]
    SLICE_X85Y51         LUT3 (Prop_lut3_I0_O)        0.045     2.916 r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y[2]_i_1/O
                         net (fo=1, routed)           0.000     2.916    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/or0_out[2]
    SLICE_X85Y51         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.855     2.775    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X85Y51         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[2]/C
                         clock pessimism             -0.305     2.470    
                         clock uncertainty            0.227     2.697    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.091     2.788    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/int_start_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.183ns (23.498%)  route 0.596ns (76.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.583     2.148    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X80Y36         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDRE (Prop_fdre_C_Q)         0.141     2.289 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=4, routed)           0.596     2.885    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[3]
    SLICE_X79Y35         LUT3 (Prop_lut3_I0_O)        0.042     2.927 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width[3]_i_1/O
                         net (fo=1, routed)           0.000     2.927    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/or0_out[3]
    SLICE_X79Y35         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.850     2.770    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X79Y35         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[3]/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.692    
    SLICE_X79Y35         FDRE (Hold_fdre_C_D)         0.107     2.799    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/waddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.463%)  route 0.623ns (81.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.582     2.147    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X59Y49         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     2.288 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/Q
                         net (fo=1, routed)           0.623     2.911    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/s_axi_AXILiteS_AWADDR[1]
    SLICE_X58Y49         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/waddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.851     2.771    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y49         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/waddr_reg[1]/C
                         clock pessimism             -0.305     2.466    
                         clock uncertainty            0.227     2.693    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.089     2.782    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_mode_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.257%)  route 0.587ns (73.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.588     2.153    system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X82Y47         FDRE                                         r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         FDRE (Prop_fdre_C_Q)         0.164     2.317 r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/Q
                         net (fo=3, routed)           0.587     2.904    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[14]
    SLICE_X82Y48         LUT3 (Prop_lut3_I0_O)        0.045     2.949 r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_mode[14]_i_1/O
                         net (fo=1, routed)           0.000     2.949    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/or[14]
    SLICE_X82Y48         FDRE                                         r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_mode_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.857     2.777    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X82Y48         FDRE                                         r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_mode_reg[14]/C
                         clock pessimism             -0.305     2.471    
                         clock uncertainty            0.227     2.699    
    SLICE_X82Y48         FDRE (Hold_fdre_C_D)         0.120     2.819    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/int_mode_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_74_system_clk_wiz_1_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :          150  Failing Endpoints,  Worst Slack       -8.136ns,  Total Violation     -900.540ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.136ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        11.943ns  (logic 0.890ns (7.452%)  route 11.053ns (92.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 666.489 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196   671.650    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124   671.774 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.831   673.605    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X4Y10         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.650   666.489    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y10         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.000   666.489    
                         clock uncertainty           -0.578   665.911    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   665.468    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        665.468    
                         arrival time                        -673.604    
  -------------------------------------------------------------------
                         slack                                 -8.136    

Slack (VIOLATED) :        -7.962ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.179ns  (logic 1.870ns (15.354%)  route 10.309ns (84.646%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 666.394 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283   672.737    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124   672.861 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000   672.861    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   673.393 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   673.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   673.507 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   673.507    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   673.841 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000   673.841    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1_n_6
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555   666.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.000   666.394    
                         clock uncertainty           -0.578   665.816    
    SLICE_X71Y44         FDRE (Setup_fdre_C_D)        0.062   665.878    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                        665.878    
                         arrival time                        -673.841    
  -------------------------------------------------------------------
                         slack                                 -7.962    

Slack (VIOLATED) :        -7.886ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.068ns  (logic 1.138ns (9.430%)  route 10.930ns (90.570%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 666.393 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196   671.650    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124   671.774 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.828   672.602    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.124   672.726 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.880   673.606    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I1_O)        0.124   673.730 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000   673.730    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.554   666.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.000   666.393    
                         clock uncertainty           -0.578   665.815    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.029   665.844    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                        665.844    
                         arrival time                        -673.730    
  -------------------------------------------------------------------
                         slack                                 -7.886    

Slack (VIOLATED) :        -7.874ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.059ns  (logic 1.138ns (9.437%)  route 10.921ns (90.563%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 666.393 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196   671.650    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124   671.774 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.882   672.655    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.124   672.779 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.817   673.596    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I1_O)        0.124   673.720 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000   673.720    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1_n_0
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.554   666.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.000   666.393    
                         clock uncertainty           -0.578   665.815    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.031   665.846    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                        665.846    
                         arrival time                        -673.720    
  -------------------------------------------------------------------
                         slack                                 -7.874    

Slack (VIOLATED) :        -7.868ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.054ns  (logic 1.138ns (9.441%)  route 10.916ns (90.559%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 666.393 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196   671.650    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124   671.774 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.882   672.655    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.124   672.779 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.812   673.592    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X68Y42         LUT6 (Prop_lut6_I2_O)        0.124   673.716 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.000   673.716    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1_n_0
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.554   666.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.000   666.393    
                         clock uncertainty           -0.578   665.815    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.032   665.847    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                        665.847    
                         arrival time                        -673.716    
  -------------------------------------------------------------------
                         slack                                 -7.868    

Slack (VIOLATED) :        -7.867ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.084ns  (logic 1.775ns (14.689%)  route 10.309ns (85.311%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 666.394 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283   672.737    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124   672.861 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000   672.861    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   673.393 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   673.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   673.507 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   673.507    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   673.746 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000   673.746    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1_n_5
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555   666.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.000   666.394    
                         clock uncertainty           -0.578   665.816    
    SLICE_X71Y44         FDRE (Setup_fdre_C_D)        0.062   665.878    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                        665.878    
                         arrival time                        -673.746    
  -------------------------------------------------------------------
                         slack                                 -7.867    

Slack (VIOLATED) :        -7.866ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.094ns  (logic 1.164ns (9.624%)  route 10.930ns (90.376%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 666.393 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           2.196   671.650    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124   671.774 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.828   672.602    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X69Y42         LUT6 (Prop_lut6_I3_O)        0.124   672.726 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.880   673.606    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X68Y42         LUT5 (Prop_lut5_I1_O)        0.150   673.756 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000   673.756    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.554   666.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X68Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.000   666.393    
                         clock uncertainty           -0.578   665.815    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.075   665.890    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                        665.890    
                         arrival time                        -673.756    
  -------------------------------------------------------------------
                         slack                                 -7.866    

Slack (VIOLATED) :        -7.851ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.068ns  (logic 1.759ns (14.576%)  route 10.309ns (85.424%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 666.394 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283   672.737    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124   672.861 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000   672.861    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   673.393 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   673.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   673.507 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   673.507    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   673.730 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000   673.730    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1_n_7
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555   666.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.000   666.394    
                         clock uncertainty           -0.578   665.816    
    SLICE_X71Y44         FDRE (Setup_fdre_C_D)        0.062   665.878    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                        665.878    
                         arrival time                        -673.730    
  -------------------------------------------------------------------
                         slack                                 -7.851    

Slack (VIOLATED) :        -7.848ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.065ns  (logic 1.756ns (14.555%)  route 10.309ns (85.445%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 666.394 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283   672.737    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124   672.861 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000   672.861    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   673.393 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   673.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   673.727 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   673.727    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_6
    SLICE_X71Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555   666.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                         clock pessimism              0.000   666.394    
                         clock uncertainty           -0.578   665.816    
    SLICE_X71Y43         FDRE (Setup_fdre_C_D)        0.062   665.878    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                        665.878    
                         arrival time                        -673.727    
  -------------------------------------------------------------------
                         slack                                 -7.848    

Slack (VIOLATED) :        -7.827ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        12.044ns  (logic 1.735ns (14.406%)  route 10.309ns (85.594%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 666.394 - 660.000 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 661.662 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         1.729   661.662    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518   662.180 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          4.700   666.879    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.124   667.003 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          2.327   669.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready
    SLICE_X69Y43         LUT5 (Prop_lut5_I4_O)        0.124   669.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           3.283   672.737    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.124   672.861 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000   672.861    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   673.393 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   673.393    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   673.706 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   673.706    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_4
    SLICE_X71Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.555   666.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.000   666.394    
                         clock uncertainty           -0.578   665.816    
    SLICE_X71Y43         FDRE (Setup_fdre_C_D)        0.062   665.878    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                        665.878    
                         arrival time                        -673.706    
  -------------------------------------------------------------------
                         slack                                 -7.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/first_sof_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.254ns (8.479%)  route 2.741ns (91.521%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.349     2.097    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.142 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/first_sof_i_2/O
                         net (fo=1, routed)           1.392     3.534    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/fifo_valid_to_coupler0
    SLICE_X61Y40         LUT4 (Prop_lut4_I0_O)        0.045     3.579 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/first_sof_i_1/O
                         net (fo=1, routed)           0.000     3.579    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST_n_45
    SLICE_X61Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/first_sof_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.850     2.770    system_i/v_axi4s_vid_out_0/inst/aclk
    SLICE_X61Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/first_sof_reg/C
                         clock pessimism              0.000     2.770    
                         clock uncertainty            0.578     3.348    
    SLICE_X61Y40         FDRE (Hold_fdre_C_D)         0.092     3.440    system_i/v_axi4s_vid_out_0/inst/first_sof_reg
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.254ns (7.358%)  route 3.198ns (92.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.848     2.595    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.640 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          1.350     3.990    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.045     4.035 r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.035    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X72Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.853     2.773    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X72Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     2.773    
                         clock uncertainty            0.578     3.351    
    SLICE_X72Y44         FDRE (Hold_fdre_C_D)         0.092     3.443    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.254ns (7.356%)  route 3.199ns (92.644%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.848     2.595    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.640 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          1.351     3.991    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.045     4.036 r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.036    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X72Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.853     2.773    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X72Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     2.773    
                         clock uncertainty            0.578     3.351    
    SLICE_X72Y44         FDRE (Hold_fdre_C_D)         0.091     3.442    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.254ns (7.265%)  route 3.242ns (92.735%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.848     2.595    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          1.395     4.035    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X73Y44         LUT4 (Prop_lut4_I2_O)        0.045     4.080 r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     4.080    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1_n_1
    SLICE_X73Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.853     2.773    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X73Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     2.773    
                         clock uncertainty            0.578     3.351    
    SLICE_X73Y44         FDRE (Hold_fdre_C_D)         0.107     3.458    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.254ns (7.285%)  route 3.232ns (92.715%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.985     2.732    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.045     2.777 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           1.248     4.025    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X65Y43         LUT6 (Prop_lut6_I2_O)        0.045     4.070 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     4.070    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.851     2.771    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X65Y43         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.000     2.771    
                         clock uncertainty            0.578     3.349    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.092     3.441    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           4.070    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.254ns (7.254%)  route 3.247ns (92.746%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.848     2.595    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          1.400     4.040    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X73Y44         LUT4 (Prop_lut4_I2_O)        0.045     4.085 r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     4.085    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1_n_1
    SLICE_X73Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.853     2.773    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X73Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     2.773    
                         clock uncertainty            0.578     3.351    
    SLICE_X73Y44         FDRE (Hold_fdre_C_D)         0.092     3.443    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.254ns (7.225%)  route 3.262ns (92.775%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.848     2.595    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          1.414     4.054    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X79Y43         LUT5 (Prop_lut5_I3_O)        0.045     4.099 r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.099    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1_n_1
    SLICE_X79Y43         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.855     2.775    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X79Y43         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     2.775    
                         clock uncertainty            0.578     3.353    
    SLICE_X79Y43         FDRE (Hold_fdre_C_D)         0.092     3.445    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.254ns (7.222%)  route 3.263ns (92.778%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.848     2.595    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          1.415     4.055    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X79Y43         LUT5 (Prop_lut5_I4_O)        0.045     4.100 r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_data_V_U/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.100    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_data_V_U/count[0]_i_1_n_1
    SLICE_X79Y43         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.855     2.775    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X79Y43         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                         clock pessimism              0.000     2.775    
                         clock uncertainty            0.578     3.353    
    SLICE_X79Y43         FDRE (Hold_fdre_C_D)         0.091     3.444    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.254ns (7.189%)  route 3.279ns (92.811%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.848     2.595    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=15, routed)          1.432     4.072    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X79Y44         LUT5 (Prop_lut5_I3_O)        0.045     4.117 r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.117    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1_n_1
    SLICE_X79Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.855     2.775    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X79Y44         FDRE                                         r  system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     2.775    
                         clock uncertainty            0.578     3.353    
    SLICE_X79Y44         FDRE (Hold_fdre_C_D)         0.091     3.444    system_i/incrust_bar_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.324ns (9.133%)  route 3.224ns (90.867%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=436, routed)         0.584     0.584    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y40         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.848     2.596    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/aresetn
    SLICE_X69Y43         LUT5 (Prop_lut5_I0_O)        0.045     2.641 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_2/O
                         net (fo=5, routed)           1.376     4.016    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X71Y42         LUT5 (Prop_lut5_I3_O)        0.045     4.061 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000     4.061    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     4.131 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.131    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_7
    SLICE_X71Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.851     2.771    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X71Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.000     2.771    
                         clock uncertainty            0.578     3.349    
    SLICE_X71Y42         FDRE (Hold_fdre_C_D)         0.105     3.454    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           4.131    
  -------------------------------------------------------------------
                         slack                                  0.678    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_50_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.442ns  (logic 0.642ns (14.454%)  route 3.800ns (85.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.320ns = ( 26.320 - 20.000 ) 
    Source Clock Delay      (SCD):    7.074ns = ( 20.407 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.727    20.407    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y48         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    20.925 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=10, routed)          1.170    22.095    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124    22.219 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.630    24.849    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X33Y30         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.481    26.320    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X33Y30         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism              0.334    26.654    
                         clock uncertainty           -0.227    26.427    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    26.222    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         26.222    
                         arrival time                         -24.849    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.552ns  (logic 0.642ns (14.104%)  route 3.910ns (85.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 26.403 - 20.000 ) 
    Source Clock Delay      (SCD):    7.074ns = ( 20.407 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.727    20.407    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y48         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    20.925 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=10, routed)          1.170    22.095    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124    22.219 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.740    24.959    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X30Y37         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.564    26.403    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X30Y37         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                         clock pessimism              0.334    26.737    
                         clock uncertainty           -0.227    26.510    
    SLICE_X30Y37         FDRE (Setup_fdre_C_CE)      -0.169    26.341    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]
  -------------------------------------------------------------------
                         required time                         26.341    
                         arrival time                         -24.959    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.461ns  (logic 0.642ns (14.393%)  route 3.819ns (85.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.402ns = ( 26.402 - 20.000 ) 
    Source Clock Delay      (SCD):    7.074ns = ( 20.407 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.727    20.407    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y48         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    20.925 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=10, routed)          1.170    22.095    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124    22.219 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.649    24.868    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X30Y35         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.563    26.402    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X30Y35         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                         clock pessimism              0.334    26.736    
                         clock uncertainty           -0.227    26.509    
    SLICE_X30Y35         FDRE (Setup_fdre_C_CE)      -0.169    26.340    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -24.868    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.411ns  (logic 0.642ns (14.554%)  route 3.769ns (85.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 26.401 - 20.000 ) 
    Source Clock Delay      (SCD):    7.074ns = ( 20.407 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.727    20.407    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y48         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    20.925 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=10, routed)          1.170    22.095    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124    22.219 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.599    24.818    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562    26.401    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                         clock pessimism              0.334    26.735    
                         clock uncertainty           -0.227    26.508    
    SLICE_X30Y34         FDRE (Setup_fdre_C_CE)      -0.169    26.339    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]
  -------------------------------------------------------------------
                         required time                         26.339    
                         arrival time                         -24.818    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.411ns  (logic 0.642ns (14.554%)  route 3.769ns (85.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 26.401 - 20.000 ) 
    Source Clock Delay      (SCD):    7.074ns = ( 20.407 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.727    20.407    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y48         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    20.925 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=10, routed)          1.170    22.095    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124    22.219 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.599    24.818    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562    26.401    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism              0.334    26.735    
                         clock uncertainty           -0.227    26.508    
    SLICE_X30Y34         FDRE (Setup_fdre_C_CE)      -0.169    26.339    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         26.339    
                         arrival time                         -24.818    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.411ns  (logic 0.642ns (14.554%)  route 3.769ns (85.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 26.401 - 20.000 ) 
    Source Clock Delay      (SCD):    7.074ns = ( 20.407 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.727    20.407    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y48         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    20.925 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=10, routed)          1.170    22.095    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124    22.219 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.599    24.818    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562    26.401    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                         clock pessimism              0.334    26.735    
                         clock uncertainty           -0.227    26.508    
    SLICE_X30Y34         FDRE (Setup_fdre_C_CE)      -0.169    26.339    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]
  -------------------------------------------------------------------
                         required time                         26.339    
                         arrival time                         -24.818    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.411ns  (logic 0.642ns (14.554%)  route 3.769ns (85.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 26.401 - 20.000 ) 
    Source Clock Delay      (SCD):    7.074ns = ( 20.407 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.727    20.407    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y48         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    20.925 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=10, routed)          1.170    22.095    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124    22.219 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.599    24.818    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562    26.401    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                         clock pessimism              0.334    26.735    
                         clock uncertainty           -0.227    26.508    
    SLICE_X30Y34         FDRE (Setup_fdre_C_CE)      -0.169    26.339    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]
  -------------------------------------------------------------------
                         required time                         26.339    
                         arrival time                         -24.818    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.411ns  (logic 0.642ns (14.554%)  route 3.769ns (85.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 26.401 - 20.000 ) 
    Source Clock Delay      (SCD):    7.074ns = ( 20.407 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.727    20.407    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y48         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    20.925 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=10, routed)          1.170    22.095    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124    22.219 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.599    24.818    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562    26.401    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X30Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism              0.334    26.735    
                         clock uncertainty           -0.227    26.508    
    SLICE_X30Y34         FDRE (Setup_fdre_C_CE)      -0.169    26.339    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                         26.339    
                         arrival time                         -24.818    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.282ns  (logic 0.580ns (13.546%)  route 3.702ns (86.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 26.391 - 20.000 ) 
    Source Clock Delay      (SCD):    7.077ns = ( 20.410 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730    20.410    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X64Y49         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456    20.866 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.501    22.367    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X64Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.491 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.201    24.692    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X79Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.552    26.391    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X79Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism              0.334    26.725    
                         clock uncertainty           -0.227    26.498    
    SLICE_X79Y34         FDRE (Setup_fdre_C_CE)      -0.205    26.293    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -24.692    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.282ns  (logic 0.580ns (13.546%)  route 3.702ns (86.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 26.391 - 20.000 ) 
    Source Clock Delay      (SCD):    7.077ns = ( 20.410 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.730    20.410    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X64Y49         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456    20.866 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.501    22.367    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X64Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.491 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.201    24.692    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X79Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.552    26.391    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X79Y34         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.334    26.725    
                         clock uncertainty           -0.227    26.498    
    SLICE_X79Y34         FDRE (Setup_fdre_C_CE)      -0.205    26.293    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.293    
                         arrival time                         -24.692    
  -------------------------------------------------------------------
                         slack                                  1.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.567%)  route 0.379ns (64.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.582     2.147    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X82Y62         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.164     2.311 r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=12, routed)          0.163     2.474    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X83Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.519 r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.216     2.735    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X81Y56         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.854     2.774    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X81Y56         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism             -0.305     2.469    
                         clock uncertainty            0.227     2.696    
    SLICE_X81Y56         FDRE (Hold_fdre_C_CE)       -0.039     2.657    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.567%)  route 0.379ns (64.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.582     2.147    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X82Y62         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.164     2.311 r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=12, routed)          0.163     2.474    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X83Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.519 r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.216     2.735    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X81Y56         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.854     2.774    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X81Y56         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                         clock pessimism             -0.305     2.469    
                         clock uncertainty            0.227     2.696    
    SLICE_X81Y56         FDRE (Hold_fdre_C_CE)       -0.039     2.657    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.567%)  route 0.379ns (64.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.582     2.147    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X82Y62         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.164     2.311 r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=12, routed)          0.163     2.474    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X83Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.519 r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.216     2.735    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X81Y56         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.854     2.774    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X81Y56         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
                         clock pessimism             -0.305     2.469    
                         clock uncertainty            0.227     2.696    
    SLICE_X81Y56         FDRE (Hold_fdre_C_CE)       -0.039     2.657    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.959%)  route 0.539ns (72.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.571     2.136    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X66Y72         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164     2.300 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.539     2.839    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.045     2.884 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__2/O
                         net (fo=1, routed)           0.000     2.884    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__2_n_0
    SLICE_X64Y72         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.837     2.757    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X64Y72         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism             -0.305     2.451    
                         clock uncertainty            0.227     2.679    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.091     2.770    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.112%)  route 0.597ns (80.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.579     2.144    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X57Y96         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[30]/Q
                         net (fo=1, routed)           0.597     2.882    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[32]
    SLICE_X61Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.840     2.760    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X61Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                         clock pessimism             -0.305     2.454    
                         clock uncertainty            0.227     2.682    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.070     2.752    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.304%)  route 0.612ns (76.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.581     2.146    system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X87Y64         FDRE                                         r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.141     2.287 r  system_i/incrust_score_1/U0/incrust_score_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=9, routed)           0.612     2.899    system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/m_axi_awready
    SLICE_X86Y64         LUT6 (Prop_lut6_I3_O)        0.045     2.944 r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1/O
                         net (fo=1, routed)           0.000     2.944    system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1_n_0
    SLICE_X86Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.850     2.770    system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X86Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.692    
    SLICE_X86Y64         FDRE (Hold_fdre_C_D)         0.120     2.812    system_i/ps7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.939%)  route 0.591ns (76.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.582     2.147    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X60Y52         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.141     2.288 f  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=5, routed)           0.591     2.879    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/m_axi_bvalid
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.045     2.924 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.924    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X61Y56         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.850     2.770    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X61Y56         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.692    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.092     2.784    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.610%)  route 0.660ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.558     2.123    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X44Y38         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     2.264 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[20]/Q
                         net (fo=1, routed)           0.660     2.924    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[22]
    SLICE_X58Y52         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.850     2.770    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X58Y52         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.692    
    SLICE_X58Y52         FDRE (Hold_fdre_C_D)         0.090     2.782    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/rdata_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.850%)  route 0.607ns (81.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.585     2.150    system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/ap_clk
    SLICE_X81Y55         FDRE                                         r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/rdata_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.141     2.291 r  system_i/incrust_score_0/U0/incrust_score_AXILiteS_s_axi_U/rdata_data_reg[10]/Q
                         net (fo=1, routed)           0.607     2.898    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[12]
    SLICE_X65Y55         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.850     2.770    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X65Y55         FDRE                                         r  system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.692    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.061     2.753    system_i/ps7_0_axi_periph/m13_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.440%)  route 0.624ns (81.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.578     2.143    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X59Y92         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     2.284 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/Q
                         net (fo=1, routed)           0.624     2.908    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[8]
    SLICE_X59Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.843     2.763    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X59Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism             -0.305     2.457    
                         clock uncertainty            0.227     2.685    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.076     2.761    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_74_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.287ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.479%)  route 0.829ns (64.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.829     1.285    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X60Y44         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.252%)  route 0.622ns (59.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.622     1.041    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X56Y39         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X56Y39         FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.860%)  route 0.606ns (59.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.606     1.025    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X59Y42         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)       -0.267     6.400    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.194ns  (logic 0.456ns (38.194%)  route 0.738ns (61.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.738     1.194    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X57Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X57Y40         FDRE (Setup_fdre_C_D)       -0.093     6.574    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.569%)  route 0.758ns (62.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.758     1.214    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X54Y41         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)       -0.047     6.620    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.196ns  (logic 0.456ns (38.121%)  route 0.740ns (61.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.740     1.196    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X62Y38         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X62Y38         FDRE (Setup_fdre_C_D)       -0.047     6.620    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.503%)  route 0.591ns (58.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X54Y39         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)       -0.220     6.447    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.101ns  (logic 0.518ns (47.030%)  route 0.583ns (52.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.583     1.101    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X65Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X65Y40         FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (46.000%)  route 0.492ns (54.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.492     0.911    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y41         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X63Y41         FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.170%)  route 0.469ns (52.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.888    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X57Y40         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X57Y40         FDRE (Setup_fdre_C_D)       -0.270     6.397    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  5.509    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.718ns (25.278%)  route 2.122ns (74.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     9.880    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y57         FDPE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.523    13.028    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y57         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.658    13.686    
                         clock uncertainty           -0.085    13.601    
    SLICE_X26Y57         FDPE (Recov_fdpe_C_PRE)     -0.361    13.240    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.718ns (25.278%)  route 2.122ns (74.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     9.880    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y57         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.523    13.028    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y57         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.658    13.686    
                         clock uncertainty           -0.085    13.601    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.361    13.240    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.718ns (25.278%)  route 2.122ns (74.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     9.880    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y57         FDPE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.523    13.028    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y57         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.658    13.686    
                         clock uncertainty           -0.085    13.601    
    SLICE_X26Y57         FDPE (Recov_fdpe_C_PRE)     -0.319    13.282    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.718ns (25.278%)  route 2.122ns (74.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     9.880    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y57         FDPE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.523    13.028    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y57         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.658    13.686    
                         clock uncertainty           -0.085    13.601    
    SLICE_X26Y57         FDPE (Recov_fdpe_C_PRE)     -0.319    13.282    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.718ns (25.278%)  route 2.122ns (74.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     9.880    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y57         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.523    13.028    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y57         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.658    13.686    
                         clock uncertainty           -0.085    13.601    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.319    13.282    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.718ns (25.278%)  route 2.122ns (74.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     9.880    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y57         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.523    13.028    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y57         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.658    13.686    
                         clock uncertainty           -0.085    13.601    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.319    13.282    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.718ns (26.597%)  route 1.982ns (73.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.098     9.740    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y58         FDPE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.523    13.028    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y58         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.658    13.686    
                         clock uncertainty           -0.085    13.601    
    SLICE_X26Y58         FDPE (Recov_fdpe_C_PRE)     -0.361    13.240    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.718ns (26.597%)  route 1.982ns (73.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.098     9.740    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y58         FDPE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.523    13.028    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y58         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.658    13.686    
                         clock uncertainty           -0.085    13.601    
    SLICE_X26Y58         FDPE (Recov_fdpe_C_PRE)     -0.361    13.240    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.718ns (28.126%)  route 1.835ns (71.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 13.027 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.951     9.593    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X27Y60         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.522    13.027    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y60         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.658    13.685    
                         clock uncertainty           -0.085    13.600    
    SLICE_X27Y60         FDCE (Recov_fdce_C_CLR)     -0.405    13.195    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.718ns (28.444%)  route 1.806ns (71.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 13.025 - 6.667 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.693     7.040    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.419     7.459 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.884     8.343    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299     8.642 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.922     9.564    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X27Y62         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       1.520    13.025    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y62         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.658    13.683    
                         clock uncertainty           -0.085    13.598    
    SLICE_X27Y62         FDCE (Recov_fdce_C_CLR)     -0.405    13.193    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  3.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.613     2.178    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y49        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.319 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.221     2.540    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X104Y48        FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X104Y48        FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.588     2.215    
    SLICE_X104Y48        FDCE (Remov_fdce_C_CLR)     -0.067     2.148    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.613     2.178    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y49        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.319 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.221     2.540    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X104Y48        FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X104Y48        FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.588     2.215    
    SLICE_X104Y48        FDCE (Remov_fdce_C_CLR)     -0.067     2.148    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.613     2.178    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y49        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.319 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.221     2.540    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X104Y48        FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X104Y48        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.588     2.215    
    SLICE_X104Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     2.144    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.613     2.178    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y49        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.319 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.221     2.540    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X104Y48        FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X104Y48        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.588     2.215    
    SLICE_X104Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     2.144    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.613     2.178    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y49        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.319 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.221     2.540    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X104Y48        FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X104Y48        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.588     2.215    
    SLICE_X104Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     2.144    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.613     2.178    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y49        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDPE (Prop_fdpe_C_Q)         0.141     2.319 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.221     2.540    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X104Y48        FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X104Y48        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.588     2.215    
    SLICE_X104Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     2.144    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.602     2.167    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X100Y80        FDPE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDPE (Prop_fdpe_C_Q)         0.148     2.315 f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     2.498    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X101Y80        FDCE                                         f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.870     2.790    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X101Y80        FDCE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.610     2.180    
    SLICE_X101Y80        FDCE (Remov_fdce_C_CLR)     -0.145     2.035    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.602     2.167    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X100Y80        FDPE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDPE (Prop_fdpe_C_Q)         0.148     2.315 f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     2.498    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X101Y80        FDCE                                         f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.870     2.790    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X101Y80        FDCE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.610     2.180    
    SLICE_X101Y80        FDCE (Remov_fdce_C_CLR)     -0.145     2.035    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.556%)  route 0.184ns (55.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.613     2.178    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X102Y49        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDPE (Prop_fdpe_C_Q)         0.148     2.326 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.184     2.510    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X103Y49        FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y49        FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.612     2.191    
    SLICE_X103Y49        FDCE (Remov_fdce_C_CLR)     -0.145     2.046    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.556%)  route 0.184ns (55.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.613     2.178    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X102Y49        FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDPE (Prop_fdpe_C_Q)         0.148     2.326 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.184     2.510    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X103Y49        FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28409, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y49        FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.612     2.191    
    SLICE_X103Y49        FDCE (Remov_fdce_C_CLR)     -0.145     2.046    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200_system_clk_wiz_0_0
  To Clock:  clk_200_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.561%)  route 0.829ns (66.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.512ns = ( 11.512 - 5.000 ) 
    Source Clock Delay      (SCD):    7.200ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.853     7.200    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.419     7.619 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.829     8.448    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X110Y73        FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.674    11.512    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X110Y73        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.623    12.135    
                         clock uncertainty           -0.081    12.054    
    SLICE_X110Y73        FDCE (Recov_fdce_C_CLR)     -0.580    11.474    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.474    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.419ns (36.680%)  route 0.723ns (63.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.439ns = ( 11.439 - 5.000 ) 
    Source Clock Delay      (SCD):    7.200ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.853     7.200    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.419     7.619 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.723     8.342    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X104Y70        FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.601    11.439    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X104Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.623    12.062    
                         clock uncertainty           -0.081    11.981    
    SLICE_X104Y70        FDPE (Recov_fdpe_C_PRE)     -0.533    11.448    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.419ns (34.607%)  route 0.792ns (65.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.525ns = ( 11.525 - 5.000 ) 
    Source Clock Delay      (SCD):    7.214ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.867     7.214    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.419     7.633 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.792     8.425    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X112Y59        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.687    11.525    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.663    12.188    
                         clock uncertainty           -0.081    12.107    
    SLICE_X112Y59        FDPE (Recov_fdpe_C_PRE)     -0.536    11.571    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.419ns (36.680%)  route 0.723ns (63.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.439ns = ( 11.439 - 5.000 ) 
    Source Clock Delay      (SCD):    7.200ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.853     7.200    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.419     7.619 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.723     8.342    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X104Y70        FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.601    11.439    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X104Y70        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.623    12.062    
                         clock uncertainty           -0.081    11.981    
    SLICE_X104Y70        FDCE (Recov_fdce_C_CLR)     -0.491    11.490    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.419ns (34.607%)  route 0.792ns (65.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.525ns = ( 11.525 - 5.000 ) 
    Source Clock Delay      (SCD):    7.214ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.867     7.214    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.419     7.633 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.792     8.425    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X112Y59        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.687    11.525    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y59        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.663    12.188    
                         clock uncertainty           -0.081    12.107    
    SLICE_X112Y59        FDCE (Recov_fdce_C_CLR)     -0.494    11.613    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.419ns (38.114%)  route 0.680ns (61.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.214ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.867     7.214    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.419     7.633 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.680     8.313    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X113Y56        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X113Y56        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.663    12.190    
                         clock uncertainty           -0.081    12.109    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.577    11.532    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.419ns (38.114%)  route 0.680ns (61.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.214ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.867     7.214    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.419     7.633 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.680     8.313    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X113Y56        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X113Y56        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.663    12.190    
                         clock uncertainty           -0.081    12.109    
    SLICE_X113Y56        FDPE (Recov_fdpe_C_PRE)     -0.531    11.578    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.250%)  route 0.649ns (60.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.509ns = ( 11.509 - 5.000 ) 
    Source Clock Delay      (SCD):    7.200ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.853     7.200    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.419     7.619 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.649     8.268    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X109Y73        FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.671    11.509    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X109Y73        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.664    12.173    
                         clock uncertainty           -0.081    12.092    
    SLICE_X109Y73        FDPE (Recov_fdpe_C_PRE)     -0.534    11.558    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  3.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.642%)  route 0.221ns (63.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.637     2.202    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.128     2.330 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.221     2.551    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X113Y56        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.910     2.830    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X113Y56        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.611     2.219    
    SLICE_X113Y56        FDCE (Remov_fdce_C_CLR)     -0.145     2.074    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.642%)  route 0.221ns (63.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.637     2.202    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.128     2.330 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.221     2.551    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X113Y56        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.910     2.830    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X113Y56        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.611     2.219    
    SLICE_X113Y56        FDPE (Remov_fdpe_C_PRE)     -0.148     2.071    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.817%)  route 0.251ns (66.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.628     2.193    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.128     2.321 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.251     2.572    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X109Y73        FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.892     2.812    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X109Y73        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.609     2.203    
    SLICE_X109Y73        FDPE (Remov_fdpe_C_PRE)     -0.149     2.054    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.790%)  route 0.288ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.637     2.202    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.128     2.330 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.288     2.618    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X112Y59        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.909     2.829    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y59        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.611     2.218    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.121     2.097    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.790%)  route 0.288ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.637     2.202    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y58        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDPE (Prop_fdpe_C_Q)         0.128     2.330 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.288     2.618    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X112Y59        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.909     2.829    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.611     2.218    
    SLICE_X112Y59        FDPE (Remov_fdpe_C_PRE)     -0.125     2.093    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.615%)  route 0.319ns (71.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.628     2.193    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.128     2.321 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.319     2.640    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X104Y70        FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.870     2.790    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X104Y70        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.589     2.201    
    SLICE_X104Y70        FDCE (Remov_fdce_C_CLR)     -0.120     2.081    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.479%)  route 0.321ns (71.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.628     2.193    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.128     2.321 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.321     2.643    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X110Y73        FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.895     2.815    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X110Y73        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.589     2.226    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.146     2.080    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.615%)  route 0.319ns (71.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.628     2.193    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.128     2.321 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.319     2.640    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X104Y70        FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.870     2.790    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X104Y70        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.589     2.201    
    SLICE_X104Y70        FDPE (Remov_fdpe_C_PRE)     -0.124     2.077    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.423ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.729%)  route 0.610ns (59.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.610     1.029    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X92Y52         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X92Y52         FDRE (Setup_fdre_C_D)       -0.215     6.452    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.452    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.664%)  route 0.638ns (58.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.638     1.094    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X92Y52         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X92Y52         FDRE (Setup_fdre_C_D)       -0.045     6.622    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.321%)  route 0.448ns (51.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X103Y83        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X101Y83        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y83        FDRE (Setup_fdre_C_D)       -0.267     6.400    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.268%)  route 0.623ns (57.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.623     1.079    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X92Y53         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)       -0.047     6.620    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.742ns  (logic 0.419ns (56.489%)  route 0.323ns (43.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.323     0.742    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X101Y82        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.583%)  route 0.445ns (49.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.901    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X101Y82        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.943ns  (logic 0.456ns (48.343%)  route 0.487ns (51.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.487     0.943    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X92Y52         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X92Y52         FDRE (Setup_fdre_C_D)       -0.047     6.620    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.729ns  (logic 0.419ns (57.493%)  route 0.310ns (42.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.310     0.729    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X98Y51         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X98Y51         FDRE (Setup_fdre_C_D)       -0.222     6.445    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.836ns  (logic 0.518ns (61.953%)  route 0.318ns (38.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X102Y82        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.318     0.836    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X101Y82        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)       -0.093     6.574    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.774ns  (logic 0.456ns (58.906%)  route 0.318ns (41.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y83        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.318     0.774    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X101Y83        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y83        FDRE (Setup_fdre_C_D)       -0.093     6.574    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  5.800    





