# set the working dir, where all compiled verilog goes
vlib work

# compile all verilog modules in mux.v to working dir
# could also have multiple verilog files
vlog keyboard.v

#load simulation using mux as the top level simulation module
vsim keyboard

#log all signals and add some signals to waveform window
log {/*}
# add wave {/*} would add all items in top level simulation module
add wave {/*}


force {ps_clk} 1
force {ps_data} 0 
force {clk} 0



run 10ns

force {ps_clk} 0 
force {ps_data} 0                                                                    
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 0
force {clk} 0


run 10ns

force {ps_clk} 0
force {ps_data} 0
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 0
force {clk} 0


run 10ns


force {ps_clk} 0
force {ps_data} 0
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 0
force {clk} 0


run 10ns

force {ps_clk} 0
force {ps_data} 1
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 1
force {clk} 0


run 10ns

force {ps_clk} 0
force {ps_data} 1
force {clk} 1


run 10ns

force {ps_clk} 1
force {ps_data} 1 
force {clk} 0


run 10ns


force {ps_clk} 0
force {ps_data} 0
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 0
force {clk} 0


run 10ns


force {ps_clk} 0
force {ps_data} 1
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 1
force {clk} 0


run 10ns

force {ps_clk} 0
force {ps_data} 0
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 0
force {clk} 0


run 10ns

force {ps_clk} 0
force {ps_data} 0
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 0
force {clk} 0


run 10ns

force {ps_clk} 0
force {ps_data} 0
force {clk} 1


run 10ns


force {ps_clk} 1
force {ps_data} 0
force {clk} 0


run 10ns

force {ps_clk} 0
force {ps_data} 0
force {clk} 1

run 10ns


force {ps_clk} 1
force {ps_data} 0
force {clk} 0


run 10ns





