// Seed: 1352388939
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3, id_4;
  type_7 id_5 (
      id_4,
      id_3
  );
endmodule
`timescale 1ps / 1ps
