$comment
	File created using the following command:
		vcd file Projeto_1.msim.vcd -direction
$end
$date
	Wed Sep 22 10:43:28 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module main_vhd_vec_tst $end
$var wire 1 ! clock_1 $end
$var wire 1 " LEDG [3] $end
$var wire 1 # LEDG [2] $end
$var wire 1 $ LEDG [1] $end
$var wire 1 % LEDG [0] $end
$var wire 1 & LEDR [17] $end
$var wire 1 ' LEDR [16] $end
$var wire 1 ( LEDR [15] $end
$var wire 1 ) LEDR [14] $end
$var wire 1 * LEDR [13] $end
$var wire 1 + LEDR [12] $end
$var wire 1 , LEDR [11] $end
$var wire 1 - LEDR [10] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 RESULT_ULA [3] $end
$var wire 1 9 RESULT_ULA [2] $end
$var wire 1 : RESULT_ULA [1] $end
$var wire 1 ; RESULT_ULA [0] $end
$var wire 1 < sW [2] $end
$var wire 1 = sW [1] $end
$var wire 1 > sW [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_clock_1 $end
$var wire 1 I ww_sW [2] $end
$var wire 1 J ww_sW [1] $end
$var wire 1 K ww_sW [0] $end
$var wire 1 L ww_RESULT_ULA [3] $end
$var wire 1 M ww_RESULT_ULA [2] $end
$var wire 1 N ww_RESULT_ULA [1] $end
$var wire 1 O ww_RESULT_ULA [0] $end
$var wire 1 P ww_LEDG [3] $end
$var wire 1 Q ww_LEDG [2] $end
$var wire 1 R ww_LEDG [1] $end
$var wire 1 S ww_LEDG [0] $end
$var wire 1 T ww_LEDR [17] $end
$var wire 1 U ww_LEDR [16] $end
$var wire 1 V ww_LEDR [15] $end
$var wire 1 W ww_LEDR [14] $end
$var wire 1 X ww_LEDR [13] $end
$var wire 1 Y ww_LEDR [12] $end
$var wire 1 Z ww_LEDR [11] $end
$var wire 1 [ ww_LEDR [10] $end
$var wire 1 \ ww_LEDR [9] $end
$var wire 1 ] ww_LEDR [8] $end
$var wire 1 ^ ww_LEDR [7] $end
$var wire 1 _ ww_LEDR [6] $end
$var wire 1 ` ww_LEDR [5] $end
$var wire 1 a ww_LEDR [4] $end
$var wire 1 b ww_LEDR [3] $end
$var wire 1 c ww_LEDR [2] $end
$var wire 1 d ww_LEDR [1] $end
$var wire 1 e ww_LEDR [0] $end
$var wire 1 f \clock_1~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 g \clock_1~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 h \clock_1~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 i \clock_1~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 j \RESULT_ULA[0]~output_o\ $end
$var wire 1 k \RESULT_ULA[1]~output_o\ $end
$var wire 1 l \RESULT_ULA[2]~output_o\ $end
$var wire 1 m \RESULT_ULA[3]~output_o\ $end
$var wire 1 n \LEDG[0]~output_o\ $end
$var wire 1 o \LEDG[1]~output_o\ $end
$var wire 1 p \LEDG[2]~output_o\ $end
$var wire 1 q \LEDG[3]~output_o\ $end
$var wire 1 r \LEDR[0]~output_o\ $end
$var wire 1 s \LEDR[1]~output_o\ $end
$var wire 1 t \LEDR[2]~output_o\ $end
$var wire 1 u \LEDR[3]~output_o\ $end
$var wire 1 v \LEDR[4]~output_o\ $end
$var wire 1 w \LEDR[5]~output_o\ $end
$var wire 1 x \LEDR[6]~output_o\ $end
$var wire 1 y \LEDR[7]~output_o\ $end
$var wire 1 z \LEDR[8]~output_o\ $end
$var wire 1 { \LEDR[9]~output_o\ $end
$var wire 1 | \LEDR[10]~output_o\ $end
$var wire 1 } \LEDR[11]~output_o\ $end
$var wire 1 ~ \LEDR[12]~output_o\ $end
$var wire 1 !! \LEDR[13]~output_o\ $end
$var wire 1 "! \LEDR[14]~output_o\ $end
$var wire 1 #! \LEDR[15]~output_o\ $end
$var wire 1 $! \LEDR[16]~output_o\ $end
$var wire 1 %! \LEDR[17]~output_o\ $end
$var wire 1 &! \clock_1~input_o\ $end
$var wire 1 '! \clock_1~inputclkctrl_outclk\ $end
$var wire 1 (! \auto_clock|Add1~0_combout\ $end
$var wire 1 )! \auto_clock|count~1_combout\ $end
$var wire 1 *! \auto_clock|Add1~1\ $end
$var wire 1 +! \auto_clock|Add1~2_combout\ $end
$var wire 1 ,! \auto_clock|count~0_combout\ $end
$var wire 1 -! \auto_clock|Add1~3\ $end
$var wire 1 .! \auto_clock|Add1~4_combout\ $end
$var wire 1 /! \auto_clock|Add1~5\ $end
$var wire 1 0! \auto_clock|Add1~6_combout\ $end
$var wire 1 1! \auto_clock|Add1~7\ $end
$var wire 1 2! \auto_clock|Add1~8_combout\ $end
$var wire 1 3! \auto_clock|Add1~9\ $end
$var wire 1 4! \auto_clock|Add1~10_combout\ $end
$var wire 1 5! \auto_clock|Add1~11\ $end
$var wire 1 6! \auto_clock|Add1~12_combout\ $end
$var wire 1 7! \auto_clock|Add1~13\ $end
$var wire 1 8! \auto_clock|Add1~14_combout\ $end
$var wire 1 9! \auto_clock|Add1~15\ $end
$var wire 1 :! \auto_clock|Add1~16_combout\ $end
$var wire 1 ;! \auto_clock|Add1~17\ $end
$var wire 1 <! \auto_clock|Add1~18_combout\ $end
$var wire 1 =! \auto_clock|Add1~19\ $end
$var wire 1 >! \auto_clock|Add1~20_combout\ $end
$var wire 1 ?! \auto_clock|Add1~21\ $end
$var wire 1 @! \auto_clock|Add1~22_combout\ $end
$var wire 1 A! \auto_clock|Add1~23\ $end
$var wire 1 B! \auto_clock|Add1~24_combout\ $end
$var wire 1 C! \auto_clock|Add1~25\ $end
$var wire 1 D! \auto_clock|Add1~26_combout\ $end
$var wire 1 E! \auto_clock|Add1~27\ $end
$var wire 1 F! \auto_clock|Add1~28_combout\ $end
$var wire 1 G! \auto_clock|Add1~29\ $end
$var wire 1 H! \auto_clock|Add1~30_combout\ $end
$var wire 1 I! \auto_clock|Add1~31\ $end
$var wire 1 J! \auto_clock|Add1~32_combout\ $end
$var wire 1 K! \auto_clock|Add1~33\ $end
$var wire 1 L! \auto_clock|Add1~34_combout\ $end
$var wire 1 M! \auto_clock|Add1~35\ $end
$var wire 1 N! \auto_clock|Add1~36_combout\ $end
$var wire 1 O! \auto_clock|Add1~37\ $end
$var wire 1 P! \auto_clock|Add1~38_combout\ $end
$var wire 1 Q! \auto_clock|Add1~39\ $end
$var wire 1 R! \auto_clock|Add1~40_combout\ $end
$var wire 1 S! \auto_clock|Add1~41\ $end
$var wire 1 T! \auto_clock|Add1~42_combout\ $end
$var wire 1 U! \auto_clock|Add1~43\ $end
$var wire 1 V! \auto_clock|Add1~44_combout\ $end
$var wire 1 W! \auto_clock|Add1~45\ $end
$var wire 1 X! \auto_clock|Add1~46_combout\ $end
$var wire 1 Y! \auto_clock|Add1~47\ $end
$var wire 1 Z! \auto_clock|Add1~48_combout\ $end
$var wire 1 [! \auto_clock|Add1~49\ $end
$var wire 1 \! \auto_clock|Add1~50_combout\ $end
$var wire 1 ]! \auto_clock|Add1~51\ $end
$var wire 1 ^! \auto_clock|Add1~52_combout\ $end
$var wire 1 _! \auto_clock|Equal0~7_combout\ $end
$var wire 1 `! \auto_clock|Equal0~5_combout\ $end
$var wire 1 a! \auto_clock|Equal0~0_combout\ $end
$var wire 1 b! \auto_clock|Equal0~2_combout\ $end
$var wire 1 c! \auto_clock|Equal0~3_combout\ $end
$var wire 1 d! \auto_clock|Equal0~1_combout\ $end
$var wire 1 e! \auto_clock|Equal0~4_combout\ $end
$var wire 1 f! \auto_clock|Equal0~6_combout\ $end
$var wire 1 g! \auto_clock|Equal0~8_combout\ $end
$var wire 1 h! \auto_clock|vector_aux[0]~21_combout\ $end
$var wire 1 i! \auto_clock|vector_aux[1]~7_combout\ $end
$var wire 1 j! \auto_clock|vector_aux[1]~8\ $end
$var wire 1 k! \auto_clock|vector_aux[2]~9_combout\ $end
$var wire 1 l! \auto_clock|vector_aux[2]~10\ $end
$var wire 1 m! \auto_clock|vector_aux[3]~11_combout\ $end
$var wire 1 n! \auto_clock|vector_aux[3]~12\ $end
$var wire 1 o! \auto_clock|vector_aux[4]~13_combout\ $end
$var wire 1 p! \sum|bit0|HA1|sum~combout\ $end
$var wire 1 q! \sW[0]~input_o\ $end
$var wire 1 r! \auto_clock|vector_aux[4]~14\ $end
$var wire 1 s! \auto_clock|vector_aux[5]~15_combout\ $end
$var wire 1 t! \auto_clock|vector_aux[5]~16\ $end
$var wire 1 u! \auto_clock|vector_aux[6]~17_combout\ $end
$var wire 1 v! \auto_clock|vector_aux[6]~18\ $end
$var wire 1 w! \auto_clock|vector_aux[7]~19_combout\ $end
$var wire 1 x! \greater|result[0]~0_combout\ $end
$var wire 1 y! \greater|result[0]~1_combout\ $end
$var wire 1 z! \greater|result[0]~2_combout\ $end
$var wire 1 {! \sW[1]~input_o\ $end
$var wire 1 |! \greater|X[3]~0_combout\ $end
$var wire 1 }! \equal|result[0]~0_combout\ $end
$var wire 1 ~! \Mux3~0_combout\ $end
$var wire 1 !" \lesser|result[0]~0_combout\ $end
$var wire 1 "" \lesser|result[0]~1_combout\ $end
$var wire 1 #" \lesser|result[0]~2_combout\ $end
$var wire 1 $" \Mux3~1_combout\ $end
$var wire 1 %" \sW[2]~input_o\ $end
$var wire 1 &" \Mux3~2_combout\ $end
$var wire 1 '" \sum|bit1|HA2|sum~combout\ $end
$var wire 1 (" \decr|bit1_dec|HA2|sum~0_combout\ $end
$var wire 1 )" \incr|bit1|HA2|sum~combout\ $end
$var wire 1 *" \Mux2~0_combout\ $end
$var wire 1 +" \Mux2~1_combout\ $end
$var wire 1 ," \Mux0~0_combout\ $end
$var wire 1 -" \Mux2~2_combout\ $end
$var wire 1 ." \incr|bit1|cout~0_combout\ $end
$var wire 1 /" \incr|bit2|HA2|sum~combout\ $end
$var wire 1 0" \diff|bit1|cout~combout\ $end
$var wire 1 1" \diff|bit2|HA2|sum~combout\ $end
$var wire 1 2" \sum|bit1|cout~0_combout\ $end
$var wire 1 3" \sum|bit2|HA2|sum~combout\ $end
$var wire 1 4" \Mux1~0_combout\ $end
$var wire 1 5" \decr|bit1|cout~combout\ $end
$var wire 1 6" \decr|bit1_dec|cout~0_combout\ $end
$var wire 1 7" \decr|bit2_dec|HA2|sum~combout\ $end
$var wire 1 8" \Mux1~1_combout\ $end
$var wire 1 9" \Mux1~2_combout\ $end
$var wire 1 :" \decr|bit2_dec|cout~0_combout\ $end
$var wire 1 ;" \decr|bit3_dec|HA2|sum~combout\ $end
$var wire 1 <" \sum|bit3|HA2|sum~combout\ $end
$var wire 1 =" \diff|bit3|HA2|sum~combout\ $end
$var wire 1 >" \Mux0~1_combout\ $end
$var wire 1 ?" \incr|bit3|HA2|sum~combout\ $end
$var wire 1 @" \Mux0~2_combout\ $end
$var wire 1 A" \Mux0~3_combout\ $end
$var wire 1 B" \flags|LEDG~2_combout\ $end
$var wire 1 C" \flags|Add0~0_combout\ $end
$var wire 1 D" \flags|LEDG[0]~3_combout\ $end
$var wire 1 E" \flags|LEDG[0]~4_combout\ $end
$var wire 1 F" \flags|LEDG[0]~5_combout\ $end
$var wire 1 G" \sum|bit2|cout~0_combout\ $end
$var wire 1 H" \flags|LEDG[1]~6_combout\ $end
$var wire 1 I" \flags|LEDG[1]~7_combout\ $end
$var wire 1 J" \flags|LEDG[1]~8_combout\ $end
$var wire 1 K" \flags|LEDG[1]~14_combout\ $end
$var wire 1 L" \flags|LEDG[2]~9_combout\ $end
$var wire 1 M" \flags|LEDG[3]~10_combout\ $end
$var wire 1 N" \flags|LEDG[3]~11_combout\ $end
$var wire 1 O" \flags|LEDG~12_combout\ $end
$var wire 1 P" \flags|LEDG[3]~13_combout\ $end
$var wire 1 Q" \equal|result\ [3] $end
$var wire 1 R" \equal|result\ [2] $end
$var wire 1 S" \equal|result\ [1] $end
$var wire 1 T" \equal|result\ [0] $end
$var wire 1 U" \auto_clock|vector_aux\ [7] $end
$var wire 1 V" \auto_clock|vector_aux\ [6] $end
$var wire 1 W" \auto_clock|vector_aux\ [5] $end
$var wire 1 X" \auto_clock|vector_aux\ [4] $end
$var wire 1 Y" \auto_clock|vector_aux\ [3] $end
$var wire 1 Z" \auto_clock|vector_aux\ [2] $end
$var wire 1 [" \auto_clock|vector_aux\ [1] $end
$var wire 1 \" \auto_clock|vector_aux\ [0] $end
$var wire 1 ]" \auto_clock|count\ [26] $end
$var wire 1 ^" \auto_clock|count\ [25] $end
$var wire 1 _" \auto_clock|count\ [24] $end
$var wire 1 `" \auto_clock|count\ [23] $end
$var wire 1 a" \auto_clock|count\ [22] $end
$var wire 1 b" \auto_clock|count\ [21] $end
$var wire 1 c" \auto_clock|count\ [20] $end
$var wire 1 d" \auto_clock|count\ [19] $end
$var wire 1 e" \auto_clock|count\ [18] $end
$var wire 1 f" \auto_clock|count\ [17] $end
$var wire 1 g" \auto_clock|count\ [16] $end
$var wire 1 h" \auto_clock|count\ [15] $end
$var wire 1 i" \auto_clock|count\ [14] $end
$var wire 1 j" \auto_clock|count\ [13] $end
$var wire 1 k" \auto_clock|count\ [12] $end
$var wire 1 l" \auto_clock|count\ [11] $end
$var wire 1 m" \auto_clock|count\ [10] $end
$var wire 1 n" \auto_clock|count\ [9] $end
$var wire 1 o" \auto_clock|count\ [8] $end
$var wire 1 p" \auto_clock|count\ [7] $end
$var wire 1 q" \auto_clock|count\ [6] $end
$var wire 1 r" \auto_clock|count\ [5] $end
$var wire 1 s" \auto_clock|count\ [4] $end
$var wire 1 t" \auto_clock|count\ [3] $end
$var wire 1 u" \auto_clock|count\ [2] $end
$var wire 1 v" \auto_clock|count\ [1] $end
$var wire 1 w" \auto_clock|count\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0?
1@
xA
1B
1C
1D
1E
1F
1G
0H
0j
0k
0l
0m
0n
0o
0p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
1)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
11!
02!
03!
04!
15!
06!
07!
08!
19!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
1]!
0^!
1_!
1`!
0a!
1b!
1c!
1d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
1$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
11"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
1O"
1P"
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
xQ"
xR"
xS"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
1f
1g
1h
0i
1"
0#
0$
0%
$end
#1000000
