[
  {
    "type": "mcq",
    "question": "Why is ROM technically described as \"program memory\"?",
    "options": [
      {
        "id": "A",
        "text": "Because it has a faster access time than RAM."
      },
      {
        "id": "B",
        "text": "Because it is volatile and clears data upon restart."
      },
      {
        "id": "C",
        "text": "Because it is designed to hold the code."
      },
      {
        "id": "D",
        "text": "Because it uses P-regions for data storage."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 2,
    "id": "Embedded Systems Final P(1) MCQ::p2::q1"
  },
  {
    "type": "mcq",
    "question": "Which feature primarily differentiates a Floating Gate MOSFET (FGM) from a\nconventional MOSFET?",
    "options": [
      {
        "id": "A",
        "text": "The FGM lacks a Source and Drain region."
      },
      {
        "id": "B",
        "text": "The FGM has a gate that is electrically isolated and not directly connected to control"
      },
      {
        "id": "C",
        "text": "The FGM allows current to flow from the P-region to the N-region without voltage."
      },
      {
        "id": "D",
        "text": "The FGM cannot store a binary value."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 3,
    "id": "Embedded Systems Final P(1) MCQ::p3::q2"
  },
  {
    "type": "mcq",
    "question": "What implies the \"non-volatile\" nature of the Floating Gate MOSFET?",
    "options": [
      {
        "id": "A",
        "text": "The continuous application of power to the gate."
      },
      {
        "id": "B",
        "text": "The flow of electrons from Source to Drain."
      },
      {
        "id": "C",
        "text": "The connection of the gate to the ground (P region)."
      },
      {
        "id": "D",
        "text": "The oxide layer surrounding the gate."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 4,
    "id": "Embedded Systems Final P(1) MCQ::p4::q3"
  },
  {
    "type": "mcq",
    "question": "Why is the term \"Floating\" used to describe the gate in this specific transistor\nstructure?",
    "options": [
      {
        "id": "A",
        "text": "Because it is suspended between two isolating materials."
      },
      {
        "id": "B",
        "text": "Because it physically moves between the source and drain."
      },
      {
        "id": "C",
        "text": "Because it floats on top of the N+ regions without touching the P body."
      },
      {
        "id": "D",
        "text": "Because its voltage fluctuates randomly."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 5,
    "id": "Embedded Systems Final P(1) MCQ::p5::q4"
  },
  {
    "type": "mcq",
    "question": "In the standard MOSFET structure described, what is the function of the voltage\napplied to the gate?",
    "options": [
      {
        "id": "A",
        "text": "It charges the P region to become an insulator."
      },
      {
        "id": "B",
        "text": "It permanently stores data in the drain."
      },
      {
        "id": "C",
        "text": "It creates a conductive path for electrons to flow between the source and drain."
      },
      {
        "id": "D",
        "text": "It converts the N+ regions into P regions."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 6,
    "id": "Embedded Systems Final P(1) MCQ::p6::q5"
  },
  {
    "type": "mcq",
    "question": "Which statement correctly compares the access time of ROM and RAM?",
    "options": [
      {
        "id": "A",
        "text": "ROM is faster than RAM."
      },
      {
        "id": "B",
        "text": "ROM and RAM have the same access time."
      },
      {
        "id": "C",
        "text": "ROM is slower than RAM."
      },
      {
        "id": "D",
        "text": "ROM access time is variable, while RAM is constant."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 7,
    "id": "Embedded Systems Final P(1) MCQ::p7::q6"
  },
  {
    "type": "mcq",
    "question": "What is the function of the oxide layer surrounding the floating gate?",
    "options": [
      {
        "id": "A",
        "text": "It conducts electricity to the gate."
      },
      {
        "id": "B",
        "text": "It acts as the drain for the current."
      },
      {
        "id": "C",
        "text": "It converts the charge into heat."
      },
      {
        "id": "D",
        "text": "It allows the gate to retain charge by isolating it."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 8,
    "id": "Embedded Systems Final P(1) MCQ::p8::q7"
  },
  {
    "type": "mcq",
    "question": "Why is ROM considered non-volatile memory?",
    "options": [
      {
        "id": "A",
        "text": "Because it uses RAM internally"
      },
      {
        "id": "B",
        "text": "Because it stores data using electric current continuously"
      },
      {
        "id": "C",
        "text": "Because it retains stored information even when power is removed"
      },
      {
        "id": "D",
        "text": "Because it has a faster access time than RAM"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 9,
    "id": "Embedded Systems Final P(1) MCQ::p9::q8"
  },
  {
    "type": "mcq",
    "question": "In a Floating Gate MOSFET, what represents the bit value (0 or 1)?",
    "options": [
      {
        "id": "A",
        "text": "The voltage of the drain."
      },
      {
        "id": "B",
        "text": "The size of the P region."
      },
      {
        "id": "C",
        "text": "The speed of the electron flow."
      },
      {
        "id": "D",
        "text": "The charge stored inside the floating gate."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 10,
    "id": "Embedded Systems Final P(1) MCQ::p10::q9"
  },
  {
    "type": "mcq",
    "question": "Why is the \"Floating Gate\" capable of non-volatile storage?",
    "options": [
      {
        "id": "A",
        "text": "It is constantly powered by a small battery inside the chip."
      },
      {
        "id": "B",
        "text": "It is surrounded by an insulating oxide layer that traps charge even without power."
      },
      {
        "id": "C",
        "text": "It is connected to the ground, allowing current to flow continuously."
      },
      {
        "id": "D",
        "text": "It is made of magnetic material that resists electrical chan"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 11,
    "id": "Embedded Systems Final P(1) MCQ::p11::q10"
  },
  {
    "type": "mcq",
    "question": "Physically, what happens to the electrons during the \"Programming State\"?",
    "options": [
      {
        "id": "A",
        "text": "They are repelled from the Floating Gate into the Source."
      },
      {
        "id": "B",
        "text": "They are neutralized by positive charges in the Control Gate."
      },
      {
        "id": "C",
        "text": "They flow freely from Source to Drain without stopping."
      },
      {
        "id": "D",
        "text": "They break through the first isolating region and get trapped in the Floating Gate."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 12,
    "id": "Embedded Systems Final P(1) MCQ::p12::q11"
  },
  {
    "type": "mcq",
    "question": "If a Floating Gate contains trapped negative charges (electrons), how does the\nsystem interpret this state?",
    "options": [
      {
        "id": "A",
        "text": "As a Logic 1 (Erased State)."
      },
      {
        "id": "B",
        "text": "As a Logic 0 (Programmed State)."
      },
      {
        "id": "C",
        "text": "As a \"High Impedance\" state."
      },
      {
        "id": "D",
        "text": "As a system error."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 13,
    "id": "Embedded Systems Final P(1) MCQ::p13::q12"
  },
  {
    "type": "mcq",
    "question": "Which physics principle explains the \"Erasing\" mechanism ?",
    "options": [
      {
        "id": "A",
        "text": "Gravity pulling electrons down to the ground."
      },
      {
        "id": "B",
        "text": "Magnetic fields repelling the electrons."
      },
      {
        "id": "C",
        "text": "Unlike poles attract."
      },
      {
        "id": "D",
        "text": "Heat expanding the oxide layer to release charge."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 14,
    "id": "Embedded Systems Final P(1) MCQ::p14::q13"
  },
  {
    "type": "mcq",
    "question": "To erase the data (reset to Logic 1), what specific voltage condition is applied?",
    "options": [
      {
        "id": "A",
        "text": "High positive voltage is applied to the Drain."
      },
      {
        "id": "B",
        "text": "High negative voltage is applied to the Control Gate."
      },
      {
        "id": "C",
        "text": "Power is completely removed from the circuit."
      },
      {
        "id": "D",
        "text": "The Source and Drain are short-circuited."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 15,
    "id": "Embedded Systems Final P(1) MCQ::p15::q14"
  },
  {
    "type": "mcq",
    "question": "In the \"Programmed State,\" the value of the bit is considered _____, and the\ncharge in the floating gate is _____.",
    "options": [
      {
        "id": "A",
        "text": "One; Positive"
      },
      {
        "id": "B",
        "text": "Zero; Positive"
      },
      {
        "id": "C",
        "text": "One; Negative"
      },
      {
        "id": "D",
        "text": "Zero; Negative"
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 16,
    "id": "Embedded Systems Final P(1) MCQ::p16::q15"
  },
  {
    "type": "mcq",
    "question": "What is the function of the \"Control Gate\" in a Floating Gate MOSFET?",
    "options": [
      {
        "id": "A",
        "text": "To store the data permanently."
      },
      {
        "id": "B",
        "text": "To connect directly to the floating gate to charge it."
      },
      {
        "id": "C",
        "text": "To isolate the transistor from the rest of the circuit."
      },
      {
        "id": "D",
        "text": "To apply voltage that influences the floating gate."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 17,
    "id": "Embedded Systems Final P(1) MCQ::p17::q16"
  },
  {
    "type": "mcq",
    "question": "How is code physically written onto a standard ROM chip when using a \"burner\" or\n\"flasher\"?",
    "options": [
      {
        "id": "A",
        "text": "The burner uses magnetic fields to align electrons."
      },
      {
        "id": "B",
        "text": "The burner applies high voltage to physically break an isolator."
      },
      {
        "id": "C",
        "text": "The burner uses a laser to etch the surface of the chip."
      },
      {
        "id": "D",
        "text": "The burner sends standard 5V logic signals to request a data save."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 18,
    "id": "Embedded Systems Final P(1) MCQ::p18::q17"
  },
  {
    "type": "mcq",
    "question": "You are designing a cheap electronic toy for children that will be mass-produced (1\nmillion units). The code will never change. Which memory type is most cost-effective?",
    "options": [
      {
        "id": "A",
        "text": "PROM"
      },
      {
        "id": "B",
        "text": "RAM"
      },
      {
        "id": "C",
        "text": "Mask Programmable ROM"
      },
      {
        "id": "D",
        "text": "Flash Memory"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 19,
    "id": "Embedded Systems Final P(1) MCQ::p19::q18"
  },
  {
    "type": "mcq",
    "question": "A software engineer discovers a critical bug in the code of a device that uses Mask\nProgrammable ROM. What is the only solution?",
    "options": [
      {
        "id": "A",
        "text": "Send a software update to the user to overwrite the bad code."
      },
      {
        "id": "B",
        "text": "Use a high-voltage burner to reset the chip."
      },
      {
        "id": "C",
        "text": "The entire chip must be discarded and replaced with a new one."
      },
      {
        "id": "D",
        "text": "Erase the specific sector containing the bug and rewrite it."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 20,
    "id": "Embedded Systems Final P(1) MCQ::p20::q19"
  },
  {
    "type": "mcq",
    "question": "What is the fundamental difference between Mask Programmable ROM and PROM\nregarding who performs the programming?",
    "options": [
      {
        "id": "A",
        "text": "Mask ROM is programmed by the user; PROM is programmed by the factory."
      },
      {
        "id": "B",
        "text": "Mask ROM is programmed by the factory; PROM is programmed by the user."
      },
      {
        "id": "C",
        "text": "Both are programmed by the user, but PROM is faster."
      },
      {
        "id": "D",
        "text": "Both are programmed by the factory, but Mask ROM is cheaper."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 21,
    "id": "Embedded Systems Final P(1) MCQ::p21::q20"
  },
  {
    "type": "mcq",
    "question": "In a PROM chip, the memory structure is based on \"Fuses.\" If a fuse is \"burned,\"\nwhat logical value does it represent ?",
    "options": [
      {
        "id": "A",
        "text": "Logic 0"
      },
      {
        "id": "B",
        "text": "Logic 1"
      },
      {
        "id": "C",
        "text": "High Impedance"
      },
      {
        "id": "D",
        "text": "It returns to a blank state"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 22,
    "id": "Embedded Systems Final P(1) MCQ::p22::q21"
  },
  {
    "type": "mcq",
    "question": "Why is PROM considered an \"OTP\" (One Time Programmable) memory?",
    "options": [
      {
        "id": "A",
        "text": "Because it requires a password (OTP) to access."
      },
      {
        "id": "B",
        "text": "Because it can only be read one time before self-destructing."
      },
      {
        "id": "C",
        "text": "Because once the internal fuses are burned, they cannot be physically restored."
      },
      {
        "id": "D",
        "text": "Because it can only store one byte of data."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 23,
    "id": "Embedded Systems Final P(1) MCQ::p23::q22"
  },
  {
    "type": "mcq",
    "question": "Which device is used to write or \"burn\" code onto a ROM chip?",
    "options": [
      {
        "id": "A",
        "text": "The Microprocessor"
      },
      {
        "id": "B",
        "text": "The Compiler"
      },
      {
        "id": "C",
        "text": "The Burner or Flasher"
      },
      {
        "id": "D",
        "text": "The Operating System"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 24,
    "id": "Embedded Systems Final P(1) MCQ::p24::q23"
  },
  {
    "type": "mcq",
    "question": "What is the advantage of EPROM over the PROM and Mask ROM ?",
    "options": [
      {
        "id": "A",
        "text": "It is cheaper to manufacture in large quantities."
      },
      {
        "id": "B",
        "text": "It has a faster access time than RAM."
      },
      {
        "id": "C",
        "text": "It does not require any power to retain data."
      },
      {
        "id": "D",
        "text": "The chip can be erased and reprogrammed multiple times."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 25,
    "id": "Embedded Systems Final P(1) MCQ::p25::q24"
  },
  {
    "type": "mcq",
    "question": "Why is it necessary to cover the window of an EPROM chip when it is in use (not\nbeing erased)?",
    "options": [
      {
        "id": "A",
        "text": "To keep the chip warm."
      },
      {
        "id": "B",
        "text": "To prevent external radiation and noise from accidentally corrupting the data."
      },
      {
        "id": "C",
        "text": "To prevent the ultraviolet light from leaking out of the chip."
      },
      {
        "id": "D",
        "text": "Because the window is conductive and might short-circuit the board."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 26,
    "id": "Embedded Systems Final P(1) MCQ::p26::q25"
  },
  {
    "type": "mcq",
    "question": "Why is Flash memory preferred over E^2PROM for mass storage devices despite\nhaving lower endurance?",
    "options": [
      {
        "id": "A",
        "text": "Because Flash uses byte-level access which is more precise."
      },
      {
        "id": "B",
        "text": "Because Flash is significantly cheaper per bit, allowing for higher density."
      },
      {
        "id": "C",
        "text": "Because Flash never wears out, unlike E^2PROM."
      },
      {
        "id": "D",
        "text": "Because Flash is volatile and faster to clear."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 27,
    "id": "Embedded Systems Final P(1) MCQ::p27::q26"
  },
  {
    "type": "mcq",
    "question": "What is the primary operational trade-off you face when writing data to Flash\nmemory compared to E^2PROM?",
    "options": [
      {
        "id": "A",
        "text": "Flash requires a battery to write data."
      },
      {
        "id": "B",
        "text": "Flash cannot store binary code, only text."
      },
      {
        "id": "C",
        "text": "Flash is much slower to read than E^2PROM."
      },
      {
        "id": "D",
        "text": "To change a single piece of data in Flash, you must erase and rewrite an entire"
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 28,
    "id": "Embedded Systems Final P(1) MCQ::p28::q27"
  },
  {
    "type": "mcq",
    "question": "NVRAM is described as having the advantages of both RAM and ROM How is this\nphysically achieved in the \"SRAM + Battery\" type?",
    "options": [
      {
        "id": "A",
        "text": "It uses a special magnetic material that doesn't need power."
      },
      {
        "id": "B",
        "text": "It uses a standard volatile SRAM chip but keeps it powered continuously using a"
      },
      {
        "id": "C",
        "text": "It writes data to a hard drive immediately."
      },
      {
        "id": "D",
        "text": "It uses a capacitor that generates electricity from heat."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 29,
    "id": "Embedded Systems Final P(1) MCQ::p29::q28"
  },
  {
    "type": "mcq",
    "question": "Regarding \"Endurance\" (the number of times memory can be erased/written),\nwhich scenario correctly matches the memory type?",
    "options": [
      {
        "id": "A",
        "text": "E^2PROM is best for frequently updated configuration data because it has higher"
      },
      {
        "id": "B",
        "text": "Flash is best for data that changes every second because it has high endurance"
      },
      {
        "id": "C",
        "text": "Both have infinite endurance and never degrade."
      },
      {
        "id": "D",
        "text": "NVRAM has the lowest endurance of all types."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 30,
    "id": "Embedded Systems Final P(1) MCQ::p30::q29"
  },
  {
    "type": "mcq",
    "question": "Why is Flash memory generally considered faster for large data transfers than\nE^2PROM?",
    "options": [
      {
        "id": "A",
        "text": "Because Flash uses \"Block Access,\" dealing with large chunks of data at once."
      },
      {
        "id": "B",
        "text": "Because Flash is located inside the CPU registers."
      },
      {
        "id": "C",
        "text": "Because E^2PROM requires a manual switch to be erased."
      },
      {
        "id": "D",
        "text": "Because Flash uses a battery to boost speed."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 31,
    "id": "Embedded Systems Final P(1) MCQ::p31::q30"
  },
  {
    "type": "mcq",
    "question": "In the hybrid NVRAM type defined as \"(SRAM + E^2PROM + Small Battery)\", what\noccurs exactly when the main power is disconnected?",
    "options": [
      {
        "id": "A",
        "text": "The data is lost immediately, as SRAM is volatile."
      },
      {
        "id": "B",
        "text": "The battery powers the system indefinitely to keep the SRAM running."
      },
      {
        "id": "C",
        "text": "The system uses the battery energy to transfer critical data from the volatile SRAM"
      },
      {
        "id": "D",
        "text": "The E^2PROM transfers its empty space to the SRAM."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 32,
    "id": "Embedded Systems Final P(1) MCQ::p32::q31"
  },
  {
    "type": "mcq",
    "question": "If you have a variable stored in Flash memory and you want to change its value\nfrom 0 to 1, why is this operation complex?",
    "options": [
      {
        "id": "A",
        "text": "Because Flash is Read-Only and cannot be changed."
      },
      {
        "id": "B",
        "text": "Because you must erase the whole block which sets bits to 1."
      },
      {
        "id": "C",
        "text": "Because you need a UV light to erase Flash memory."
      },
      {
        "id": "D",
        "text": "Because Flash memory is volatile and the data doesn't exist."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 33,
    "id": "Embedded Systems Final P(1) MCQ::p33::q32"
  },
  {
    "type": "mcq",
    "question": "How does the CPU interact differently with Internal E^2PROM versus External\nE^2PROM?",
    "options": [
      {
        "id": "A",
        "text": "Internal is accessed via communication protocols (like I2C/SPI); External is on the"
      },
      {
        "id": "B",
        "text": "Internal is accessed directly via the master bus; External requires communication"
      },
      {
        "id": "C",
        "text": "There is no difference; both are accessed exactly the same way."
      },
      {
        "id": "D",
        "text": "External E^2PROM is wireless."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 34,
    "id": "Embedded Systems Final P(1) MCQ::p34::q33"
  },
  {
    "type": "mcq",
    "question": "CPU speed is faster than RAM speed. What problem does this speed mismatch\ncreate that Cache Memory solves?",
    "options": [
      {
        "id": "A",
        "text": "The CPU heats up waiting for the RAM."
      },
      {
        "id": "B",
        "text": "The RAM overwrites data because the CPU is too fast."
      },
      {
        "id": "C",
        "text": "The CPU wastes time waiting for data to arrive from the slower main memory."
      },
      {
        "id": "D",
        "text": "The Bus system gets overloaded with too much data."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 35,
    "id": "Embedded Systems Final P(1) MCQ::p35::q34"
  },
  {
    "type": "mcq",
    "question": "When the CPU requests a specific address (e.g., 3001), the Cache controller fetches\nthat address plus the next few addresses (e.g., 3002, 3003). What is the reasoning\nbehind this behavior?",
    "options": [
      {
        "id": "A",
        "text": "To fill up the empty space in the Cache as quickly as possible."
      },
      {
        "id": "B",
        "text": "To test if the RAM is working correctly."
      },
      {
        "id": "C",
        "text": "Because it is highly probable that the CPU will need the sequential instructions/data"
      },
      {
        "id": "D",
        "text": "Because the bus cannot transfer a single address alone; it must transfer a block."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 36,
    "id": "Embedded Systems Final P(1) MCQ::p36::q35"
  },
  {
    "type": "mcq",
    "question": "If the \"Hit Ratio\" of a system is very low (e.g., 10%), what does this indicate\nabout the system's performance?",
    "options": [
      {
        "id": "A",
        "text": "The system is performing excellently; the CPU rarely accesses RAM."
      },
      {
        "id": "B",
        "text": "The system experiences frequent cache misses."
      },
      {
        "id": "C",
        "text": "The Cache memory is too large."
      },
      {
        "id": "D",
        "text": "The CPU is running too slowly."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 37,
    "id": "Embedded Systems Final P(1) MCQ::p37::q36"
  },
  {
    "type": "mcq",
    "question": "What is the specific role of the \"Controller\" inside the Cache system?",
    "options": [
      {
        "id": "A",
        "text": "To manage the logic of fetching addresses from main memory."
      },
      {
        "id": "B",
        "text": "To permanently store the Operating System code."
      },
      {
        "id": "C",
        "text": "To increase the voltage going to the CPU."
      },
      {
        "id": "D",
        "text": "To calculate the mathematical operations for the CPU."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 38,
    "id": "Embedded Systems Final P(1) MCQ::p38::q37"
  },
  {
    "type": "mcq",
    "question": "Physically, where is the Cache Memory located in the computer architecture\ndescribed?",
    "options": [
      {
        "id": "A",
        "text": "Inside the Hard Disk Drive."
      },
      {
        "id": "B",
        "text": "Strictly on the motherboard, far away from the CPU."
      },
      {
        "id": "C",
        "text": "Between the RAM and the Hard Disk."
      },
      {
        "id": "D",
        "text": "Between the CPU and the Main Memory."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 39,
    "id": "Embedded Systems Final P(1) MCQ::p39::q38"
  },
  {
    "type": "mcq",
    "question": "In a scenario where a \"Cache Miss\" occurs, what is the immediate next step\nthe system must take?",
    "options": [
      {
        "id": "A",
        "text": "The system crashes and restarts."
      },
      {
        "id": "B",
        "text": "The Controller fetches the required data from the slower Main Memory into"
      },
      {
        "id": "C",
        "text": "The CPU skips that instruction and moves to the next one."
      },
      {
        "id": "D",
        "text": "The data is marked as \"deleted.\""
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 40,
    "id": "Embedded Systems Final P(1) MCQ::p40::q39"
  },
  {
    "type": "mcq",
    "question": "Physically, Cache Memory is constructed using which type of technology?",
    "options": [
      {
        "id": "A",
        "text": "Static RAM"
      },
      {
        "id": "B",
        "text": "Dynamic RAM"
      },
      {
        "id": "C",
        "text": "Flash Memory"
      },
      {
        "id": "D",
        "text": "Magnetic Tape"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 41,
    "id": "Embedded Systems Final P(1) MCQ::p41::q40"
  },
  {
    "type": "mcq",
    "question": "Why is Cache Memory typically smaller in size compared to Main Memory?",
    "options": [
      {
        "id": "A",
        "text": "Because it is slower."
      },
      {
        "id": "B",
        "text": "Because it is high cost per bit ."
      },
      {
        "id": "C",
        "text": "Because the CPU cannot address large memories."
      },
      {
        "id": "D",
        "text": "Because it is volatile."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 42,
    "id": "Embedded Systems Final P(1) MCQ::p42::q41"
  },
  {
    "type": "mcq",
    "question": "A CPU makes 200 memory references (access attempts). If the data is found in\nthe Cache 170 times (Hits) and not found 30 times (Misses), what is the Hit Ratio?",
    "options": [
      {
        "id": "A",
        "text": "15%"
      },
      {
        "id": "B",
        "text": "30%"
      },
      {
        "id": "C",
        "text": "85%"
      },
      {
        "id": "D",
        "text": "90%"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 43,
    "id": "Embedded Systems Final P(1) MCQ::p43::q42"
  },
  {
    "type": "mcq",
    "question": "In a multi-core processor architecture, where is Level 1 (L1) cache typically\nlocated?",
    "options": [
      {
        "id": "A",
        "text": "Outside the microprocessor on the motherboard."
      },
      {
        "id": "B",
        "text": "Inside the MCU but shared between all cores."
      },
      {
        "id": "C",
        "text": "Inside each individual core."
      },
      {
        "id": "D",
        "text": "On the hard drive controller."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 44,
    "id": "Embedded Systems Final P(1) MCQ::p44::q43"
  },
  {
    "type": "mcq",
    "question": "Which of the following correctly orders the memory types from FASTEST to\nSLOWEST ?",
    "options": [
      {
        "id": "A",
        "text": "L3 Cache > L2 Cache > L1 Cache > RAM"
      },
      {
        "id": "B",
        "text": "RAM > L1 Cache > Register Files > ROM"
      },
      {
        "id": "C",
        "text": "Register Files > L1 Cache > L2 Cache > L3 Cache"
      },
      {
        "id": "D",
        "text": "ROM > RAM > L3 Cache > Register Files"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 45,
    "id": "Embedded Systems Final P(1) MCQ::p45::q44"
  },
  {
    "type": "mcq",
    "question": "How is the \"notification\" for cache coherence physically managed?",
    "options": [
      {
        "id": "A",
        "text": "The Operating System sends a software interrupt."
      },
      {
        "id": "B",
        "text": "The Cache Controller of the modifying core communicates with the controllers"
      },
      {
        "id": "C",
        "text": "The user must manually update the variable."
      },
      {
        "id": "D",
        "text": "The L3 cache overwrites L1 automatically every second."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 46,
    "id": "Embedded Systems Final P(1) MCQ::p46::q45"
  },
  {
    "type": "mcq",
    "question": "What major problem can occur in multi-core processors when Core 1 and Core\n2 cache the same address?",
    "options": [
      {
        "id": "A",
        "text": "Data inconsistency."
      },
      {
        "id": "B",
        "text": "One core will stop working."
      },
      {
        "id": "C",
        "text": "The processor will overheat immediately."
      },
      {
        "id": "D",
        "text": "The L3 cache will become full."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 47,
    "id": "Embedded Systems Final P(1) MCQ::p47::q46"
  },
  {
    "type": "mcq",
    "question": "If Core 1 modifies a value in its L1 cache that is also stored in Core 2's cache,\nwhich mechanism ensures that Core 2 is notified of this change?",
    "options": [
      {
        "id": "A",
        "text": "Cache Miss"
      },
      {
        "id": "B",
        "text": "Cache Coherence"
      },
      {
        "id": "C",
        "text": "Block Access"
      },
      {
        "id": "D",
        "text": "Register Files"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 48,
    "id": "Embedded Systems Final P(1) MCQ::p48::q47"
  },
  {
    "type": "mcq",
    "question": "Why does the FPU \"lowers CPU load\"?",
    "options": [
      {
        "id": "A",
        "text": "Because the FPU takes over the job of cooling the processor."
      },
      {
        "id": "B",
        "text": "Because the FPU shuts down the main CPU during calculations."
      },
      {
        "id": "C",
        "text": "Because the main CPU can offload complex math tasks to the FPU."
      },
      {
        "id": "D",
        "text": "Because the FPU increases the clock speed of the entire system."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 49,
    "id": "Embedded Systems Final P(1) MCQ::p49::q48"
  },
  {
    "type": "mcq",
    "question": "You are comparing a modern Intel Core processor with an ancient Intel 8086\nsystem. Regarding the FPU, what is the key architectural difference?",
    "options": [
      {
        "id": "A",
        "text": "The modern processor has no FPU; the 8086 had a built-in one."
      },
      {
        "id": "B",
        "text": "The modern processor has the FPU integrated inside the chip; the 8086"
      },
      {
        "id": "C",
        "text": "The modern processor uses software for math; the 8086 used hardware."
      },
      {
        "id": "D",
        "text": "Both systems use external FPU chips."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 50,
    "id": "Embedded Systems Final P(1) MCQ::p50::q49"
  },
  {
    "type": "mcq",
    "question": "Which of the following applications would see the massive performance\nimprovement by adding an FPU to the hardware?",
    "options": [
      {
        "id": "A",
        "text": "A 3D flight simulator game involving complex physics."
      },
      {
        "id": "B",
        "text": "A digital thermometer display."
      },
      {
        "id": "C",
        "text": "A simple text editor (Notepad)."
      },
      {
        "id": "D",
        "text": "A basic calculator doing 1 + 1."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 51,
    "id": "Embedded Systems Final P(1) MCQ::p51::q50"
  },
  {
    "type": "mcq",
    "question": "If a system lacks a hardware FPU, how does it handle a calculation like\nsquare_root(3.14)?",
    "options": [
      {
        "id": "A",
        "text": "It returns an error and crashes."
      },
      {
        "id": "B",
        "text": "It approximates the result using integer estimation, which is very fast."
      },
      {
        "id": "C",
        "text": "It performs the calculation using software algorithms on the main CPU, which is"
      },
      {
        "id": "D",
        "text": "It sends the data to the RAM to calculate."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 52,
    "id": "Embedded Systems Final P(1) MCQ::p52::q51"
  },
  {
    "type": "mcq",
    "question": "Why are Trigonometric functions listed as FPU functions?",
    "options": [
      {
        "id": "A",
        "text": "Because they are simple additions."
      },
      {
        "id": "B",
        "text": "Because they are integer-based logic operations."
      },
      {
        "id": "C",
        "text": "Because they involve complex non-linear mathematical curves requiring"
      },
      {
        "id": "D",
        "text": "Because they are used to control the fan speed."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 53,
    "id": "Embedded Systems Final P(1) MCQ::p53::q52"
  },
  {
    "type": "mcq",
    "question": "Which of the following best describes the logical sequence of a memory\noperation when an MPU is present?",
    "options": [
      {
        "id": "A",
        "text": "Access Cache → Check MPU → Access RAM."
      },
      {
        "id": "B",
        "text": "CPU initiates access → MPU validates permissions → Access proceeds to RAM."
      },
      {
        "id": "C",
        "text": "CPU writes to RAM → MPU checks the data later for errors."
      },
      {
        "id": "D",
        "text": "MPU encrypts address → CPU decrypts address → Access RAM."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 54,
    "id": "Embedded Systems Final P(1) MCQ::p54::q53"
  },
  {
    "type": "mcq",
    "question": "The MPU's location. Which statement is physically accurate?",
    "options": [
      {
        "id": "A",
        "text": "The MPU is a hardware component integrated inside the microcontroller."
      },
      {
        "id": "B",
        "text": "The MPU is a software program running in the background."
      },
      {
        "id": "C",
        "text": "The MPU is a separate chip soldered on the motherboard between the CPU"
      },
      {
        "id": "D",
        "text": "The MPU is located inside the power supply unit to control voltage."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 55,
    "id": "Embedded Systems Final P(1) MCQ::p55::q54"
  },
  {
    "type": "mcq",
    "question": "What happens if the MPU detects a violation (e.g., a program tries to write to\na Read-Only region)?",
    "options": [
      {
        "id": "A",
        "text": "The access is blocked, preventing the memory modification."
      },
      {
        "id": "B",
        "text": "The access is allowed, but a warning is logged"
      },
      {
        "id": "C",
        "text": "The CPU automatically shuts down permanently."
      },
      {
        "id": "D",
        "text": "The MPU modifies the data to make it safe."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 56,
    "id": "Embedded Systems Final P(1) MCQ::p56::q55"
  },
  {
    "type": "mcq",
    "question": "If an Operating System (OS) wants to ensure that a specific memory region\ncontaining \"Kernel Code\" cannot be modified by a user application, how does it\nuse the MPU?",
    "options": [
      {
        "id": "A",
        "text": "It physically removes the write wires from that memory region."
      },
      {
        "id": "B",
        "text": "It configures the MPU registers to mark that region as \"Read-Only\" for"
      },
      {
        "id": "C",
        "text": "It moves the Kernel Code to the Hard Drive."
      },
      {
        "id": "D",
        "text": "It tells the Cache to stop working for that region."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 57,
    "id": "Embedded Systems Final P(1) MCQ::p57::q56"
  },
  {
    "type": "mcq",
    "question": "By restricting which parts of memory a program can read or write, the MPU\nhelps achieve:",
    "options": [
      {
        "id": "A",
        "text": "Higher voltage consumption."
      },
      {
        "id": "B",
        "text": "Fault isolation and system security."
      },
      {
        "id": "C",
        "text": "Faster internet speeds."
      },
      {
        "id": "D",
        "text": "Larger storage capacity."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 58,
    "id": "Embedded Systems Final P(1) MCQ::p58::q57"
  },
  {
    "type": "mcq",
    "question": "In a complex system running both Linux and an RTOS on the same\nmicrocontroller, what is the primary function of the MPU in this specific context?",
    "options": [
      {
        "id": "A",
        "text": "To increase the clock speed for the Linux kernel."
      },
      {
        "id": "B",
        "text": "To act as a network bridge between the two operating systems."
      },
      {
        "id": "C",
        "text": "To physically map and enforce memory ranges so that Linux and RTOS."
      },
      {
        "id": "D",
        "text": "To merge the two operating systems into a single code base."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 59,
    "id": "Embedded Systems Final P(1) MCQ::p59::q58"
  },
  {
    "type": "mcq",
    "question": "where is the \"Hypervisor\" layer placed in the system hierarchy?",
    "options": [
      {
        "id": "A",
        "text": "On top of the Operating Systems (Application layer)."
      },
      {
        "id": "B",
        "text": "Inside the Cloud."
      },
      {
        "id": "C",
        "text": "Beneath each Operating System (between the OS and the hardware)."
      },
      {
        "id": "D",
        "text": "Inside the MPU registers."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 60,
    "id": "Embedded Systems Final P(1) MCQ::p60::q59"
  },
  {
    "type": "mcq",
    "question": "If a task running in \"User Mode\" (Unprivileged) attempts to write data to a\nmemory region configured as \"Read-Only\" and \"Privileged Access Only,\" what is\nthe immediate hardware consequence described?",
    "options": [
      {
        "id": "A",
        "text": "The system generates a \"Bus Fault,\" and the system is stopped."
      },
      {
        "id": "B",
        "text": "The MPU automatically fixes the permission and allows the write."
      },
      {
        "id": "C",
        "text": "The data is written to a temporary buffer instead."
      },
      {
        "id": "D",
        "text": "The CPU switches to a backup core."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 61,
    "id": "Embedded Systems Final P(1) MCQ::p61::q60"
  },
  {
    "type": "mcq",
    "question": "How does the physical nature of the MPU?",
    "options": [
      {
        "id": "A",
        "text": "It is a software script running inside the Linux kernel."
      },
      {
        "id": "B",
        "text": "It is a hardware circuit that splits RAM into ranges of addresses."
      },
      {
        "id": "C",
        "text": "It is an external firewall device connected via USB."
      },
      {
        "id": "D",
        "text": "It is a type of volatile cache memory."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 62,
    "id": "Embedded Systems Final P(1) MCQ::p62::q61"
  },
  {
    "type": "mcq",
    "question": "If you configure a memory region as \"Executable allowed\" but \"Read-Only,\"\nwhich of the following actions is valid?",
    "options": [
      {
        "id": "A",
        "text": "Running a program code stored in that region."
      },
      {
        "id": "B",
        "text": "Saving a new variable value into that region."
      },
      {
        "id": "C",
        "text": "Deleting the region."
      },
      {
        "id": "D",
        "text": "Both A and B."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 63,
    "id": "Embedded Systems Final P(1) MCQ::p63::q62"
  },
  {
    "type": "mcq",
    "question": "Which of the following is NOT listed as a direct provision/benefit of the MPU?",
    "options": [
      {
        "id": "A",
        "text": "Fault detection."
      },
      {
        "id": "B",
        "text": "Memory protection."
      },
      {
        "id": "C",
        "text": "Increasing the physical size of the RAM."
      },
      {
        "id": "D",
        "text": "Improved reliability and security."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 64,
    "id": "Embedded Systems Final P(1) MCQ::p64::q63"
  },
  {
    "type": "mcq",
    "question": "What is the core function of the Memory Management Unit (MMU)?",
    "options": [
      {
        "id": "A",
        "text": "To increase the physical size of the RAM chip."
      },
      {
        "id": "B",
        "text": "To translate virtual addresses used by software into physical addresses in hardware."
      },
      {
        "id": "C",
        "text": "To protect the CPU from overheating."
      },
      {
        "id": "D",
        "text": "To manage the voltage supply to the memory."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 65,
    "id": "Embedded Systems Final P(1) MCQ::p65::q64"
  },
  {
    "type": "mcq",
    "question": "In the context of MMU and Paging, where is the \"rest\" of the application data\nstored when it is not currently active in the 1 GB physical RAM?",
    "options": [
      {
        "id": "A",
        "text": "It is deleted permanently."
      },
      {
        "id": "B",
        "text": "It is stored in the CPU registers."
      },
      {
        "id": "C",
        "text": "It is stored on the ROM."
      },
      {
        "id": "D",
        "text": "It is stored in the Disk."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 66,
    "id": "Embedded Systems Final P(1) MCQ::p66::q65"
  },
  {
    "type": "mcq",
    "question": "If you are selecting a microcontroller for a project and you absolutely need to run a\nstandard desktop-style Linux distribution, which two features does the text say you\nmust check for?",
    "options": [
      {
        "id": "A",
        "text": "Core Speed and Presence of an MMU."
      },
      {
        "id": "B",
        "text": "RAM size and WiFi capability."
      },
      {
        "id": "C",
        "text": "Presence of an FPU and Bluetooth."
      },
      {
        "id": "D",
        "text": "Battery life and Screen resolution."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 67,
    "id": "Embedded Systems Final P(1) MCQ::p67::q66"
  },
  {
    "type": "mcq",
    "question": "Without an MMU, how does a standard microcontroller handle memory\naddresses?",
    "options": [
      {
        "id": "A",
        "text": "It uses virtual addresses just like a PC."
      },
      {
        "id": "B",
        "text": "It uses physical addresses directly."
      },
      {
        "id": "C",
        "text": "It cannot use RAM at all."
      },
      {
        "id": "D",
        "text": "It uses cloud storage."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 68,
    "id": "Embedded Systems Final P(1) MCQ::p68::q67"
  },
  {
    "type": "mcq",
    "question": "Why is the presence of an MMU considered a critical factor for running full\noperating systems like Linux on a microcontroller?",
    "options": [
      {
        "id": "A",
        "text": "Because Linux requires virtual memory management to map its processes and"
      },
      {
        "id": "B",
        "text": "Because Linux cannot run on ARM processors."
      },
      {
        "id": "C",
        "text": "Because the MMU contains the Linux kernel code."
      },
      {
        "id": "D",
        "text": "Because Linux requires a touch screen."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 69,
    "id": "Embedded Systems Final P(1) MCQ::p69::q68"
  },
  {
    "type": "mcq",
    "question": "You have a system with only 1 GB of physical RAM, but you want to run a large game\nthat requires 8 GB of memory space. How does the MMU handle this situation?",
    "options": [
      {
        "id": "A",
        "text": "It compresses the game’s 8 GB memory requirements into 1 GB using file compression"
      },
      {
        "id": "B",
        "text": "It uses virtual memory to give the application the illusion of 8 GB of memory, while managing"
      },
      {
        "id": "C",
        "text": "It expands the system’s RAM by downloading additional memory resources from the internet."
      },
      {
        "id": "D",
        "text": "It prevents the application from running and causes an immediate system crash."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 70,
    "id": "Embedded Systems Final P(1) MCQ::p70::q69"
  },
  {
    "type": "mcq",
    "question": "In the flow of operation described for a dual-core system, the Core\ncommunicates with the OS, and then the access request is sent to:",
    "options": [
      {
        "id": "A",
        "text": "The hard drive controller to directly read or write data."
      },
      {
        "id": "B",
        "text": "The Hypervisor, then the MPU to validate the address range."
      },
      {
        "id": "C",
        "text": "The user interface layer to request permission for access."
      },
      {
        "id": "D",
        "text": "The neighboring core to synchronize execution and memory access."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 71,
    "id": "Embedded Systems Final P(1) MCQ::p71::q70"
  },
  {
    "type": "mcq",
    "question": "What is the name of the technique used by the Operating System to manage\nmemory chunks between RAM and Disk?",
    "options": [
      {
        "id": "A",
        "text": "Paging"
      },
      {
        "id": "B",
        "text": "Caching"
      },
      {
        "id": "C",
        "text": "Thrashing"
      },
      {
        "id": "D",
        "text": "Polling"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 72,
    "id": "Embedded Systems Final P(1) MCQ::p72::q71"
  },
  {
    "type": "mcq",
    "question": "If a microcontroller lacks an MMU, which limitation is it most likely to face\nregarding Operating Systems?",
    "options": [
      {
        "id": "A",
        "text": "It cannot perform math operations."
      },
      {
        "id": "B",
        "text": "It cannot use interruptions."
      },
      {
        "id": "C",
        "text": "It cannot run standard, full-featured operating systems like Linux."
      },
      {
        "id": "D",
        "text": "It consumes too much power."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 73,
    "id": "Embedded Systems Final P(1) MCQ::p73::q72"
  },
  {
    "type": "mcq",
    "question": "Control Bus signals described (Active Low), if the system is currently\nperforming a \"Memory Write\" operation, what logic levels would you expect to\nsee on the control lines?",
    "options": [
      {
        "id": "A",
        "text": "All lines are set to 0."
      },
      {
        "id": "B",
        "text": "All lines are set to 1."
      },
      {
        "id": "C",
        "text": "The specific Write line ( MWTC) is 0, and all other lines are 1."
      },
      {
        "id": "D",
        "text": "The specific Write line ( MWTC) is 1, and all other lines are 0."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 74,
    "id": "Embedded Systems Final P(1) MCQ::p74::q73"
  },
  {
    "type": "mcq",
    "question": "Which bus is responsible for carrying the actual instruction code or variable\nvalue between the CPU and Memory?",
    "options": [
      {
        "id": "A",
        "text": "Address Bus"
      },
      {
        "id": "B",
        "text": "Control Bus"
      },
      {
        "id": "C",
        "text": "Data Bus"
      },
      {
        "id": "D",
        "text": "System Clock"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 75,
    "id": "Embedded Systems Final P(1) MCQ::p75::q74"
  },
  {
    "type": "mcq",
    "question": "When the CPU wants to send a document to a Printer (Output Device), how\ndo the buses behave?",
    "options": [
      {
        "id": "A",
        "text": "Address Bus selects the Printer; Data Bus carries text from CPU to Printer;"
      },
      {
        "id": "B",
        "text": "Address Bus selects the Printer; Data Bus reads status from Printer; Control"
      },
      {
        "id": "C",
        "text": "The CPU waits for the Printer to take control of the Address Bus."
      },
      {
        "id": "D",
        "text": "The Control Bus carries the actual text data."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 76,
    "id": "Embedded Systems Final P(1) MCQ::p76::q75"
  },
  {
    "type": "mcq",
    "question": "What is the definition of \"Active Low\" logic ?",
    "options": [
      {
        "id": "A",
        "text": "The signal is active when the voltage is High (Logic 1)."
      },
      {
        "id": "B",
        "text": "The signal is active when the voltage is Low (Logic 0)."
      },
      {
        "id": "C",
        "text": "The signal is active only when the system is powered down."
      },
      {
        "id": "D",
        "text": "The signal is always 0, regardless of activity."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 77,
    "id": "Embedded Systems Final P(1) MCQ::p77::q76"
  },
  {
    "type": "mcq",
    "question": "Why does the text distinguish between \"MRDC\" (Memory Read) and \"IORC\"\n(I/O Read) instead of just having one universal \"Read\" signal?",
    "options": [
      {
        "id": "A",
        "text": "Because Memory and Peripherals are addressed differently and need distinct"
      },
      {
        "id": "B",
        "text": "Because I/O devices are faster than Memory."
      },
      {
        "id": "C",
        "text": "Because the Data Bus cannot handle I/O data."
      },
      {
        "id": "D",
        "text": "Because MRDC is for writing and IORC is for reading."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 78,
    "id": "Embedded Systems Final P(1) MCQ::p78::q77"
  },
  {
    "type": "mcq",
    "question": "If the CPU places the value 0x1000 on the Address Bus and asserts the MRDC\n(Read) signal, what is the expected response?",
    "options": [
      {
        "id": "A",
        "text": "The RAM at location 0x1000 will overwrite the CPU."
      },
      {
        "id": "B",
        "text": "The Memory at address 0x1000 will place its stored data onto the Data Bus for"
      },
      {
        "id": "C",
        "text": "The Printer will print the number 1000."
      },
      {
        "id": "D",
        "text": "The specific address 0x1000 is erased."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 79,
    "id": "Embedded Systems Final P(1) MCQ::p79::q78"
  },
  {
    "type": "mcq",
    "question": "The CPU is connected to Memory using a \"Bus Set.\" What are the three\nspecific buses that make up this set?",
    "options": [
      {
        "id": "A",
        "text": "Input Bus, Output Bus, Power Bus"
      },
      {
        "id": "B",
        "text": "Address Bus, Control Bus, Data Bus"
      },
      {
        "id": "C",
        "text": "RAM Bus, ROM Bus, CPU Bus"
      },
      {
        "id": "D",
        "text": "System Bus, Universal Bus, Serial Bus"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 80,
    "id": "Embedded Systems Final P(1) MCQ::p80::q79"
  },
  {
    "type": "mcq",
    "question": "Which of the following best describes the directionality of the \"Data Bus\" in a\ngeneral sense?",
    "options": [
      {
        "id": "A",
        "text": "Uni-Directional (Microprocessor → RAM)"
      },
      {
        "id": "B",
        "text": "Uni-Directional (ROM → Microprocessor)"
      },
      {
        "id": "C",
        "text": "Bi-Directional (RAM → Microprocessor)"
      },
      {
        "id": "D",
        "text": "Omni-Directional"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 81,
    "id": "Embedded Systems Final P(1) MCQ::p81::q80"
  },
  {
    "type": "mcq",
    "question": "When the microprocessor interacts specifically with ROM (Read Only\nMemory), how does the Data Bus behave?",
    "options": [
      {
        "id": "A",
        "text": "It remains Bi-Directional."
      },
      {
        "id": "B",
        "text": "It becomes Uni-Directional (Microprocessor reads from ROM only)."
      },
      {
        "id": "C",
        "text": "It becomes Uni-Directional (Microprocessor writes to ROM only)."
      },
      {
        "id": "D",
        "text": "It disconnects completely."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 82,
    "id": "Embedded Systems Final P(1) MCQ::p82::q81"
  },
  {
    "type": "mcq",
    "question": "What is the direction of the \"Address Bus\"?",
    "options": [
      {
        "id": "A",
        "text": "Bi-Directional (CPU ↔ Memory)"
      },
      {
        "id": "B",
        "text": "Omni-Directional"
      },
      {
        "id": "C",
        "text": "Uni-Directional"
      },
      {
        "id": "D",
        "text": "It depends on the voltage."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 83,
    "id": "Embedded Systems Final P(1) MCQ::p83::q82"
  },
  {
    "type": "mcq",
    "question": "Which control signal is used specifically for writing data to RAM?",
    "options": [
      {
        "id": "A",
        "text": "MRDC"
      },
      {
        "id": "B",
        "text": "IORC"
      },
      {
        "id": "C",
        "text": "MWTC"
      },
      {
        "id": "D",
        "text": "ALC"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 84,
    "id": "Embedded Systems Final P(1) MCQ::p84::q83"
  },
  {
    "type": "mcq",
    "question": "Why is the Data Bus considered \"Bi-Directional\" when connecting to RAM, but\neffectively \"Uni-Directional\" when connecting to ROM?",
    "options": [
      {
        "id": "A",
        "text": "Because ROM is faster than RAM."
      },
      {
        "id": "B",
        "text": "Because the CPU can both Read from and Write to RAM, but can only Read"
      },
      {
        "id": "C",
        "text": "Because ROM uses a different voltage than RAM."
      },
      {
        "id": "D",
        "text": "Because the Address Bus interferes with the ROM data."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 85,
    "id": "Embedded Systems Final P(1) MCQ::p85::q84"
  },
  {
    "type": "mcq",
    "question": "In a Von-Neumann system, if the CPU is currently executing an instruction\nfetched from ROM, can it immediately fetch data from RAM at the exact same\ninstant?",
    "options": [
      {
        "id": "A",
        "text": "Yes, because RAM and ROM have different address ranges."
      },
      {
        "id": "B",
        "text": "Yes, because the bus is split into two channels."
      },
      {
        "id": "C",
        "text": "No, because there is only one bus set."
      },
      {
        "id": "D",
        "text": "No, because RAM is slower than ROM."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 86,
    "id": "Embedded Systems Final P(1) MCQ::p86::q85"
  },
  {
    "type": "mcq",
    "question": "The Von-Neumann as \"Memory Mapped.\" What does this imply for the\naddresses of RAM and ROM?",
    "options": [
      {
        "id": "A",
        "text": "They have distinct, non-overlapping ranges ."
      },
      {
        "id": "B",
        "text": "They have identical addresses ."
      },
      {
        "id": "C",
        "text": "The CPU cannot distinguish between them."
      },
      {
        "id": "D",
        "text": "They are mapped to different ports on the motherboard."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 87,
    "id": "Embedded Systems Final P(1) MCQ::p87::q86"
  },
  {
    "type": "mcq",
    "question": "Why is the Harvard Architecture described as being able to solve the\n\"bottleneck\" found in Von-Neumann systems?",
    "options": [
      {
        "id": "A",
        "text": "Because it uses a faster CPU clock."
      },
      {
        "id": "B",
        "text": "Because the CPU is connected with two different address buses."
      },
      {
        "id": "C",
        "text": "Because it removes ROM entirely from the system."
      },
      {
        "id": "D",
        "text": "Because it compresses the data on the bus."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 88,
    "id": "Embedded Systems Final P(1) MCQ::p88::q87"
  },
  {
    "type": "mcq",
    "question": "Which assembly instructions indicate that the CPU is communicating with\nRAM in a Harvard system?",
    "options": [
      {
        "id": "A",
        "text": "Load / Store"
      },
      {
        "id": "B",
        "text": "Read / Write"
      },
      {
        "id": "C",
        "text": "Input / Output"
      },
      {
        "id": "D",
        "text": "Fetch / Decode"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 89,
    "id": "Embedded Systems Final P(1) MCQ::p89::q88"
  },
  {
    "type": "mcq",
    "question": "If you are writing software for a Harvard-based controller and you use the\nassembly instructions \"Read\" or \"Write\", which memory is the target?",
    "options": [
      {
        "id": "A",
        "text": "RAM"
      },
      {
        "id": "B",
        "text": "The Hard Disk"
      },
      {
        "id": "C",
        "text": "ROM"
      },
      {
        "id": "D",
        "text": "The Cache"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 90,
    "id": "Embedded Systems Final P(1) MCQ::p90::q89"
  },
  {
    "type": "mcq",
    "question": "Regarding writing to memory: The text states that the CPU cannot natively\n\"Write\" to ROM during normal operation. How is code typically placed onto a\nFlash ROM initially?",
    "options": [
      {
        "id": "A",
        "text": "The CPU uses the \"Store\" command."
      },
      {
        "id": "B",
        "text": "Using an additional part like a \"burner\" or flash driver to burn the program."
      },
      {
        "id": "C",
        "text": "The RAM copies itself to the ROM automatically."
      },
      {
        "id": "D",
        "text": "It is impossible to write to Flash memory."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 91,
    "id": "Embedded Systems Final P(1) MCQ::p91::q90"
  },
  {
    "type": "mcq",
    "question": "Which architecture allows the specific advantage of \"Completing a fetch cycle\nin ROM while simultaneously accessing data in RAM\"?",
    "options": [
      {
        "id": "A",
        "text": "Von-Neumann Architecture"
      },
      {
        "id": "B",
        "text": "Single-Bus Architecture"
      },
      {
        "id": "C",
        "text": "Harvard Architecture"
      },
      {
        "id": "D",
        "text": "Memory-Mapped Architecture"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 92,
    "id": "Embedded Systems Final P(1) MCQ::p92::q91"
  },
  {
    "type": "mcq",
    "question": "What is the defining characteristic of the Von Neumann architecture in terms\nof memory organization?",
    "options": [
      {
        "id": "A",
        "text": "It separates data memory and instruction memory into two independent memory"
      },
      {
        "id": "B",
        "text": "It uses a single shared memory system where instructions, data, and I/O devices"
      },
      {
        "id": "C",
        "text": "It implements a port-mapped addressing scheme with overlapping address ranges."
      },
      {
        "id": "D",
        "text": "It relies on wireless connections between the CPU and memory components."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 93,
    "id": "Embedded Systems Final P(1) MCQ::p93::q92"
  },
  {
    "type": "mcq",
    "question": "In the Harvard Architecture, RAM and ROM are described as having the \"same\naddress range\" (e.g., both might have an address 100). How does this affect the\nCPU?",
    "options": [
      {
        "id": "A",
        "text": "The CPU causes a system failure due to an address conflict between memories."
      },
      {
        "id": "B",
        "text": "The CPU relies on the specific software instruction being executed to"
      },
      {
        "id": "C",
        "text": "The CPU arbitrarily selects one of the available memories to access."
      },
      {
        "id": "D",
        "text": "The CPU combines the contents of both memories into a single data output."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 94,
    "id": "Embedded Systems Final P(1) MCQ::p94::q93"
  },
  {
    "type": "mcq",
    "question": "In a Von-Neumann system, if RAM uses addresses 0-255 and ROM uses 256-\n511, what is this configuration called?",
    "options": [
      {
        "id": "A",
        "text": "Port Mapped"
      },
      {
        "id": "B",
        "text": "Memory Mapped"
      },
      {
        "id": "C",
        "text": "Cloud Storage"
      },
      {
        "id": "D",
        "text": "Virtual Memory"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 95,
    "id": "Embedded Systems Final P(1) MCQ::p95::q94"
  },
  {
    "type": "mcq",
    "question": "Why is the Harvard Architecture generally capable of higher performance and\neasier pipelining compared to Von-Neumann?",
    "options": [
      {
        "id": "A",
        "text": "Because it runs at a higher voltage."
      },
      {
        "id": "B",
        "text": "Because it uses a single shared bus that streamlines the data flow."
      },
      {
        "id": "C",
        "text": "Because it has separate buses for Instructions and Data, allowing simultaneous"
      },
      {
        "id": "D",
        "text": "Because it is cheaper to manufacture."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 96,
    "id": "Embedded Systems Final P(1) MCQ::p96::q95"
  },
  {
    "type": "mcq",
    "question": "If your project has a very strict budget and minimizing hardware cost (fewer\ncables/pins) is the #1 priority, which architecture should you choose?",
    "options": [
      {
        "id": "A",
        "text": "Harvard Architecture"
      },
      {
        "id": "B",
        "text": "Von-Neumann Architecture"
      },
      {
        "id": "C",
        "text": "Dual-Core Architecture"
      },
      {
        "id": "D",
        "text": "Pipeline Architecture"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 97,
    "id": "Embedded Systems Final P(1) MCQ::p97::q96"
  },
  {
    "type": "mcq",
    "question": "What is the primary cause of the \"waste of time\" described in the Von-\nNeumann architecture?",
    "options": [
      {
        "id": "A",
        "text": "The CPU must wait for the single bus to become free."
      },
      {
        "id": "B",
        "text": "The cables are too long, causing signal delay."
      },
      {
        "id": "C",
        "text": "The CPU is constantly modifying its own code."
      },
      {
        "id": "D",
        "text": "The ROM is physically disconnected from the system."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 98,
    "id": "Embedded Systems Final P(1) MCQ::p98::q97"
  },
  {
    "type": "mcq",
    "question": "\"No memory alignment problems\" as a benefit of Harvard Architecture. Why\nis this the case?",
    "options": [
      {
        "id": "A",
        "text": "Because the separate memory systems reduce conflicts between code and data"
      },
      {
        "id": "B",
        "text": "Because the memory is arranged in a circle."
      },
      {
        "id": "C",
        "text": "Because Von-Neumann systems do not use memory addresses."
      },
      {
        "id": "D",
        "text": "Because it uses a single shared bus for everything."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 99,
    "id": "Embedded Systems Final P(1) MCQ::p99::q98"
  },
  {
    "type": "mcq",
    "question": "Why does the Harvard Architecture require \"more cables\" on the\nmotherboard or chip?",
    "options": [
      {
        "id": "A",
        "text": "Because the cables must be thicker to handle the speed."
      },
      {
        "id": "B",
        "text": "Because it needs two independent sets of buses for parallel connection."
      },
      {
        "id": "C",
        "text": "To connect the external power supply."
      },
      {
        "id": "D",
        "text": "Because it uses older, inefficient technology."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 100,
    "id": "Embedded Systems Final P(1) MCQ::p100::q99"
  },
  {
    "type": "mcq",
    "question": "In a Von Neumann system, which feature enables the use of self-modifying\ncode?",
    "options": [
      {
        "id": "A",
        "text": "The high implementation cost of the system allows advanced processing features."
      },
      {
        "id": "B",
        "text": "The system does not distinguish between an instruction and a data value, as they"
      },
      {
        "id": "C",
        "text": "The physical separation of RAM and ROM prevents unintended code modification."
      },
      {
        "id": "D",
        "text": "The CPU pipeline automatically alters program instructions during execution."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 101,
    "id": "Embedded Systems Final P(1) MCQ::p101::q100"
  },
  {
    "type": "mcq",
    "question": "In a Harvard Architecture system configured for Memory-Mapped I/O, which assembly\ninstructions does the CPU use to communicate with Input/Output peripherals?",
    "options": [
      {
        "id": "A",
        "text": "IN and OUT"
      },
      {
        "id": "B",
        "text": "READ and WRITE"
      },
      {
        "id": "C",
        "text": "LOAD and STORE"
      },
      {
        "id": "D",
        "text": "PUSH and POP"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 2,
    "id": "Embedded Systems Final P(2) MCQ::p2::q1"
  },
  {
    "type": "mcq",
    "question": "If you are a programmer prioritizing \"Ease of Development\" (writing in C Language)\nover maximum hardware speed, which connection method/bus would you choose\naccording to the \"2nd architecture\"?",
    "options": [
      {
        "id": "A",
        "text": "Bus no. 3 (Port-Mapped)"
      },
      {
        "id": "B",
        "text": "Bus no. 1 (Memory-Mapped)"
      },
      {
        "id": "C",
        "text": "The ROM Bus"
      },
      {
        "id": "D",
        "text": "A Wireless connection"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 3,
    "id": "Embedded Systems Final P(2) MCQ::p3::q2"
  },
  {
    "type": "mcq",
    "question": "In a Port-Mapped architecture, how does the CPU distinguish between accessing RAM\naddress 0x100 and I/O Port address 0x100?",
    "options": [
      {
        "id": "A",
        "text": "It uses the specific instruction type to activate the correct bus."
      },
      {
        "id": "B",
        "text": "It checks if the address is odd or even."
      },
      {
        "id": "C",
        "text": "It cannot distinguish them; this causes a system crash."
      },
      {
        "id": "D",
        "text": "It relies on the compiler to change the address number."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 4,
    "id": "Embedded Systems Final P(2) MCQ::p4::q3"
  },
  {
    "type": "mcq",
    "question": "What is the major performance advantage of using Port-Mapped I/O (Bus set no. 3)\ncompared to Memory-Mapped?",
    "options": [
      {
        "id": "A",
        "text": "It allows the CPU to access RAM, ROM, and I/O simultaneously."
      },
      {
        "id": "B",
        "text": "It allows the use of Python scripts."
      },
      {
        "id": "C",
        "text": "It reduces the number of pins on the chip."
      },
      {
        "id": "D",
        "text": "It merges RAM and I/O into one memory."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 5,
    "id": "Embedded Systems Final P(2) MCQ::p5::q4"
  },
  {
    "type": "mcq",
    "question": "When using Memory-Mapped I/O, how are the addresses of RAM and I/O organized?",
    "options": [
      {
        "id": "A",
        "text": "They share the exact same address numbers."
      },
      {
        "id": "B",
        "text": "I/O does not have addresses."
      },
      {
        "id": "C",
        "text": "They are mapped to different ranges within the same map."
      },
      {
        "id": "D",
        "text": "RAM takes all addresses, and I/O uses a separate cable."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 6,
    "id": "Embedded Systems Final P(2) MCQ::p6::q5"
  },
  {
    "type": "mcq",
    "question": "In \"Memory-Mapped\" I/O connection, which assembly instructions does the CPU use to\ncommunicate with I/O devices?",
    "options": [
      {
        "id": "A",
        "text": "Read & Write"
      },
      {
        "id": "B",
        "text": "In & Out"
      },
      {
        "id": "C",
        "text": "Load & Store"
      },
      {
        "id": "D",
        "text": "Push & Pop"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 7,
    "id": "Embedded Systems Final P(2) MCQ::p7::q6"
  },
  {
    "type": "mcq",
    "question": "In a \"Port-Mapped\" system, how does the CPU know which component (RAM, ROM, or I/O)\nit is addressing?",
    "options": [
      {
        "id": "A",
        "text": "By the specific address number only."
      },
      {
        "id": "B",
        "text": "By the specific assembly instruction used."
      },
      {
        "id": "C",
        "text": "By checking the device temperature."
      },
      {
        "id": "D",
        "text": "It relies on the operating system to guess."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 8,
    "id": "Embedded Systems Final P(2) MCQ::p8::q7"
  },
  {
    "type": "mcq",
    "question": "In a Von Neumann PC, once the Operating System is loaded, the processor interacts almost\nexclusively with the RAM. What does this imply about the nature of \"data\" and \"instructions\"\nin this architecture?",
    "options": [
      {
        "id": "A",
        "text": "They must be stored in separate physical chips to avoid corruption."
      },
      {
        "id": "B",
        "text": "They share the same communication pathway, potentially creating a bottleneck."
      },
      {
        "id": "C",
        "text": "The processor cannot distinguish between a command and a piece of data."
      },
      {
        "id": "D",
        "text": "The Hard Disk becomes the primary Fetch source for the Pipelining process."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 9,
    "id": "Embedded Systems Final P(2) MCQ::p9::q8"
  },
  {
    "type": "mcq",
    "question": "Consider a processor with a 3-stage pipeline (Fetch, Decode, Execute). During the 3rd clock\ncycle of a program's execution, what is the status of the first three instructions?",
    "options": [
      {
        "id": "A",
        "text": "Instruction 1 is fetching, Instruction 2 is decoding, Instruction 3 is executing."
      },
      {
        "id": "B",
        "text": "Instruction 1 is executing, Instruction 2 is decoding, Instruction 3 is fetching."
      },
      {
        "id": "C",
        "text": "All three instructions are being executed simultaneously to save time."
      },
      {
        "id": "D",
        "text": "The CPU is idle while waiting for the first instruction to finish the full cycle."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 10,
    "id": "Embedded Systems Final P(2) MCQ::p10::q9"
  },
  {
    "type": "mcq",
    "question": "If a specific architecture \"cannot support pipelining\", what is the most likely consequence\nfor its performance?",
    "options": [
      {
        "id": "A",
        "text": "The CPU will produce more heat."
      },
      {
        "id": "B",
        "text": "The bus width will automatically decrease to 32-bits."
      },
      {
        "id": "C",
        "text": "The CPU will be unable to load the Operating System from the Hard Disk."
      },
      {
        "id": "D",
        "text": "Each instruction must completely finish all stages before the next one begins."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 11,
    "id": "Embedded Systems Final P(2) MCQ::p11::q10"
  },
  {
    "type": "mcq",
    "question": "Why is Harvard architecture more \"suitable\" for Microcontrollers dealing with ROM and\nFlash?",
    "options": [
      {
        "id": "A",
        "text": "Flash memory requires two wires while RAM requires only one."
      },
      {
        "id": "B",
        "text": "Harvard allows simultaneous access to permanent program code and temporary data."
      },
      {
        "id": "C",
        "text": "ROM cannot be used in a Von Neumann architecture."
      },
      {
        "id": "D",
        "text": "Flash memory is too large to fit on a PC motherboard."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 12,
    "id": "Embedded Systems Final P(2) MCQ::p12::q11"
  },
  {
    "type": "mcq",
    "question": "A system encounters a \"huge number of wires\" (64 × 2) due to its high bit-count. This is a\ncritique of which architectural choice in a large-scale system?",
    "options": [
      {
        "id": "A",
        "text": "Using separate buses for data and instructions in a large-scale system."
      },
      {
        "id": "B",
        "text": "Using Instruction Pipelining in a 64-bit PC."
      },
      {
        "id": "C",
        "text": "Using a single bus (Von Neumann) for both RAM and I/O."
      },
      {
        "id": "D",
        "text": "Loading the OS into the RAM instead of the ROM."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 13,
    "id": "Embedded Systems Final P(2) MCQ::p13::q12"
  },
  {
    "type": "mcq",
    "question": "Based on the logic of the text, if we moved a PC's processor and RAM onto a single,\nmicroscopic silicon chip (System on Chip), which architecture would become more attractive?",
    "options": [
      {
        "id": "A",
        "text": "Von Neumann, because the scale is now small."
      },
      {
        "id": "B",
        "text": "Von Neumann, because Flash memory is only used in large PCs."
      },
      {
        "id": "C",
        "text": "Neither, as pipelining only works on large motherboards."
      },
      {
        "id": "D",
        "text": "Harvard, because the \"space between components\" issues are resolved."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 14,
    "id": "Embedded Systems Final P(2) MCQ::p14::q13"
  },
  {
    "type": "mcq",
    "question": "A developer writes a program strictly in C-Language without using any special assembly\ncommands. When compiled, the code accesses I/O devices using standard pointer operations.\nWhich I/O connection method is this system using?",
    "options": [
      {
        "id": "A",
        "text": "Port-Mapped I/O, because C is a high-level language."
      },
      {
        "id": "B",
        "text": "Memory-Mapped I/O, because the compiler converts C code into Load & Store instructions."
      },
      {
        "id": "C",
        "text": "Port-Mapped I/O, because it requires a specific range of addresses."
      },
      {
        "id": "D",
        "text": "The \"2nd Way\" using Bus Set 3."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 15,
    "id": "Embedded Systems Final P(2) MCQ::p15::q14"
  },
  {
    "type": "mcq",
    "question": "Consider a system where the RAM has addresses 0x0000 to 0xFFFF. In a Memory-Mapped\ndesign, if you add an I/O device, what happens to the available memory space?",
    "options": [
      {
        "id": "A",
        "text": "The memory space doubles."
      },
      {
        "id": "B",
        "text": "Nothing changes; RAM and I/O overlap perfectly."
      },
      {
        "id": "C",
        "text": "The I/O device gets a totally separate address 0x0000."
      },
      {
        "id": "D",
        "text": "You must sacrifice a portion of the RAM addresses to map the I/O device."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 16,
    "id": "Embedded Systems Final P(2) MCQ::p16::q15"
  },
  {
    "type": "mcq",
    "question": "You are designing a high-speed controller that must read a sensor value (Input) and update\na variable in memory (RAM) in the exact same clock cycle. Which architecture must you\nchoose?",
    "options": [
      {
        "id": "A",
        "text": "Memory-Mapped, because it uses a single bus for simplicity."
      },
      {
        "id": "B",
        "text": "Memory-Mapped, because Load and Store are faster than In and Out."
      },
      {
        "id": "C",
        "text": "Von Neumann, because it is faster than Harvard."
      },
      {
        "id": "D",
        "text": "Port-Mapped, because it uses different bus sets for RAM and I/O."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 17,
    "id": "Embedded Systems Final P(2) MCQ::p17::q16"
  },
  {
    "type": "mcq",
    "question": "If you were designing a system where minimizing the physical number of traces/wires on\nthe PCB motherboard is the critical constraint , which architecture is the logical choice?",
    "options": [
      {
        "id": "A",
        "text": "Von Neumann Architecture"
      },
      {
        "id": "B",
        "text": "Harvard Architecture"
      },
      {
        "id": "C",
        "text": "Modified Harvard Architecture"
      },
      {
        "id": "D",
        "text": "Dual-Port Architecture"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 18,
    "id": "Embedded Systems Final P(2) MCQ::p18::q17"
  },
  {
    "type": "mcq",
    "question": "In a pipelined processor, while the CPU is decoding the first instruction, what is typically\nhappening to the second instruction?",
    "options": [
      {
        "id": "A",
        "text": "It is being Executed."
      },
      {
        "id": "B",
        "text": "It is being Fetched."
      },
      {
        "id": "C",
        "text": "It is waiting in the Hard Disk."
      },
      {
        "id": "D",
        "text": "It is being erased."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 19,
    "id": "Embedded Systems Final P(2) MCQ::p19::q18"
  },
  {
    "type": "mcq",
    "question": "You have a microcontroller rated at 12 MIPS. If this microcontroller is a standard RISC\nmachine, what can you infer about its Clock Speed?",
    "options": [
      {
        "id": "A",
        "text": "It is running at exactly 1 MHz."
      },
      {
        "id": "B",
        "text": "It is likely running close to 12 MHz."
      },
      {
        "id": "C",
        "text": "It must be running at 24 MHz because of the Von Neumann bottleneck."
      },
      {
        "id": "D",
        "text": "It is running at 4 MHz because there are 3 stages (F, D, E)."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 20,
    "id": "Embedded Systems Final P(2) MCQ::p20::q19"
  },
  {
    "type": "mcq",
    "question": "A system architect is debugging a processor design. They notice that every time the CPU\nattempts to \"Fetch\" a new instruction while simultaneously writing a result to memory, the\nsystem pauses (stalls). What is the most likely architectural cause of this bottleneck?",
    "options": [
      {
        "id": "A",
        "text": "The system is using Harvard Architecture, which requires two separate cycles for safety."
      },
      {
        "id": "B",
        "text": "The system is using a Von Neumann, creating a resource conflict between the code and data."
      },
      {
        "id": "C",
        "text": "The processor is running in RISC mode, which is too fast for the memory."
      },
      {
        "id": "D",
        "text": "The pipeline depth is too short."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 21,
    "id": "Embedded Systems Final P(2) MCQ::p21::q20"
  },
  {
    "type": "mcq",
    "question": "Given two microcontrollers running at the exact same clock frequency (e.g., 16 MHz), one\nutilizing RISC architecture and the other CISC. Which architecture achieves a higher MIPS\nrating, and what is the primary reason?",
    "options": [
      {
        "id": "A",
        "text": "RISC; because it supports pipelining, allowing most instructions to execute in a single clock"
      },
      {
        "id": "B",
        "text": "CISC; because its instructions naturally require multiple clock cycles to complete."
      },
      {
        "id": "C",
        "text": "CISC; because it eliminates the need to access RAM during execution."
      },
      {
        "id": "D",
        "text": "RISC; because it uses Von Neumann architecture which is inherently faster for calculation."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 22,
    "id": "Embedded Systems Final P(2) MCQ::p22::q21"
  },
  {
    "type": "mcq",
    "question": "A developer is writing a program to add two large numbers (e.g., 50,000 + 50,000) which\nrequires 16 bits of data. If they use an \"8-bit Microcontroller\" as defined in the text, how will\nthe Arithmetic Logic Unit (ALU) handle this operation?",
    "options": [
      {
        "id": "A",
        "text": "It will execute the addition in a single cycle because the clock speed is fast enough."
      },
      {
        "id": "B",
        "text": "It will automatically upgrade the bus width to 16-bits for this instruction."
      },
      {
        "id": "C",
        "text": "It must divide the operation into multiple steps."
      },
      {
        "id": "D",
        "text": "It will fail because an 8-bit microcontroller cannot handle numbers larger than 255."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 23,
    "id": "Embedded Systems Final P(2) MCQ::p23::q22"
  },
  {
    "type": "mcq",
    "question": "If T (Period) represents the time of one cycle, and the system clock frequency is 8 MHz, how\nis T calculated?",
    "options": [
      {
        "id": "A",
        "text": "T = 8,000,000 seconds"
      },
      {
        "id": "B",
        "text": "T = 1 / 8 seconds"
      },
      {
        "id": "C",
        "text": "T = 1 / 8,000,000 seconds"
      },
      {
        "id": "D",
        "text": "T = 8 × 10⁶ seconds"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 24,
    "id": "Embedded Systems Final P(2) MCQ::p24::q23"
  },
  {
    "type": "mcq",
    "question": "If you have a 64-bit microcontroller, what is the size of the two operands that enter the\nALU?",
    "options": [
      {
        "id": "A",
        "text": "One is 32-bit and the other is 32-bit."
      },
      {
        "id": "B",
        "text": "Each operand is 8-bit."
      },
      {
        "id": "C",
        "text": "Each operand is 64-bit."
      },
      {
        "id": "D",
        "text": "The operand size depends on the clock speed."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 25,
    "id": "Embedded Systems Final P(2) MCQ::p25::q24"
  },
  {
    "type": "mcq",
    "question": "A student uses MATLAB to model a processor's behavior. Which method of clock generation\n?",
    "options": [
      {
        "id": "A",
        "text": "Circuit Generation."
      },
      {
        "id": "B",
        "text": "Simulation."
      },
      {
        "id": "C",
        "text": "Code Generation (Arduino)."
      },
      {
        "id": "D",
        "text": "Manual Logic Gate construction."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 26,
    "id": "Embedded Systems Final P(2) MCQ::p26::q25"
  },
  {
    "type": "mcq",
    "question": "In a RISC architecture where \"one instruction takes one cycle,\" if you increase the Clock\nFrequency from 8 MHz to 16 MHz, what happens to the execution speed (MIPS)?",
    "options": [
      {
        "id": "A",
        "text": "It doubles."
      },
      {
        "id": "B",
        "text": "It stays the same."
      },
      {
        "id": "C",
        "text": "It decreases by half."
      },
      {
        "id": "D",
        "text": "It becomes unstable."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 27,
    "id": "Embedded Systems Final P(2) MCQ::p27::q26"
  },
  {
    "type": "mcq",
    "question": "In the acronym MIPS (Millions Instructions Per Second), what type of \"Instructions\" are\nbeing counted?",
    "options": [
      {
        "id": "A",
        "text": "C++ lines of code."
      },
      {
        "id": "B",
        "text": "High-level language statements."
      },
      {
        "id": "C",
        "text": "Assembly instructions."
      },
      {
        "id": "D",
        "text": "User mouse clicks."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 28,
    "id": "Embedded Systems Final P(2) MCQ::p28::q27"
  },
  {
    "type": "mcq",
    "question": "You are designing a toy controller that will be used inside a heavy industrial drill. The device\nwill experience extreme physical shaking and vibration constantly. Based on the \"Noise\nImmunity (Vibration)\" spec, which clock source is the safest choice to avoid mechanical failure?",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "Neither; all oscillators fail under vibration."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 29,
    "id": "Embedded Systems Final P(2) MCQ::p29::q28"
  },
  {
    "type": "mcq",
    "question": "A USB communication module requires the clock signal to stabilize extremely quickly\n(lowest settling time) as soon as the device powers on to prevent connection errors. Which\ncomponent offers the fastest startup performance?",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "Neither."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 30,
    "id": "Embedded Systems Final P(2) MCQ::p30::q29"
  },
  {
    "type": "mcq",
    "question": "Why are Ceramic Resonators and Crystal Oscillators classified as \"Mechanical\", unlike the\n\"Electrical\" RC Oscillator?",
    "options": [
      {
        "id": "A",
        "text": "Because they rely on magnetic field interactions inside conductive materials to generate"
      },
      {
        "id": "B",
        "text": "Because they function by physically vibrating a natural material to generate the wave."
      },
      {
        "id": "C",
        "text": "Because they generate oscillations using only electrical resistance and capacitance effects."
      },
      {
        "id": "D",
        "text": "Because they depend on purely electronic charge movement without any physical"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 31,
    "id": "Embedded Systems Final P(2) MCQ::p31::q30"
  },
  {
    "type": "mcq",
    "question": "A satellite navigation system requires precise timing that is unaffected by the extreme heat\nand cold of space (Temperature Immunity). Which component should be immediately\ndisqualified?",
    "options": [
      {
        "id": "A",
        "text": "Crystal Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "RC Oscillator"
      },
      {
        "id": "D",
        "text": "Both A and B"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 32,
    "id": "Embedded Systems Final P(2) MCQ::p32::q31"
  },
  {
    "type": "mcq",
    "question": "An engineer notices that their clock signal becomes unstable and frequency drifts\nwhenever the device is placed near a strong magnet or heavy electrical machinery (high EMI).\nWhat is the most likely culprit?",
    "options": [
      {
        "id": "A",
        "text": "The system is using a Crystal Oscillator."
      },
      {
        "id": "B",
        "text": "The system is using a Ceramic Resonator."
      },
      {
        "id": "C",
        "text": "The system is using an RC Oscillator."
      },
      {
        "id": "D",
        "text": "The system is using a 555 timer with a Crystal."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 33,
    "id": "Embedded Systems Final P(2) MCQ::p33::q32"
  },
  {
    "type": "mcq",
    "question": "What is the relationship between \"Settling Time\" and \"Performance\" according to the\nCrystal Oscillator description?",
    "options": [
      {
        "id": "A",
        "text": "As performance increases , the time it takes to stabilize increases."
      },
      {
        "id": "B",
        "text": "As performance increases , the time it takes to stabilize decreases."
      },
      {
        "id": "C",
        "text": "Settling time is constant across all devices."
      },
      {
        "id": "D",
        "text": "High accuracy requires a long settling time to \"warm up.\""
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 34,
    "id": "Embedded Systems Final P(2) MCQ::p34::q33"
  },
  {
    "type": "mcq",
    "question": "Which of the following components are primarily used in an RC Oscillator feedback network\nto generate a clock signal?",
    "options": [
      {
        "id": "A",
        "text": "Inductors and Capacitors"
      },
      {
        "id": "B",
        "text": "Resistors and Capacitors"
      },
      {
        "id": "C",
        "text": "Crystals and Resistors"
      },
      {
        "id": "D",
        "text": "Ceramic Resonators and Amplifiers"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 35,
    "id": "Embedded Systems Final P(2) MCQ::p35::q34"
  },
  {
    "type": "mcq",
    "question": "The Embedded Systems commonly use a Harvard CPU internally (separate buses for Code\nand Data), yet I/O devices are \"Memory Mapped\" into the Data space. What is the practical\nconsequence of this design for a programmer?",
    "options": [
      {
        "id": "A",
        "text": "The programmer must use special IN and OUT assembly instructions to talk to the GPIO."
      },
      {
        "id": "B",
        "text": "The programmer treats I/O registers exactly like variables in RAM, using Load and Store."
      },
      {
        "id": "C",
        "text": "The CPU must stop fetching code instructions whenever it communicates with an I/O device."
      },
      {
        "id": "D",
        "text": "The I/O devices are mapped into the \"Program Memory\" space, making them read-only."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 36,
    "id": "Embedded Systems Final P(2) MCQ::p36::q35"
  },
  {
    "type": "mcq",
    "question": "A digital designer is verifying the System Bus connection. The CPU attempts to send a\ncommand to a GPIO peripheral. In this specific transaction, how are the roles defined?",
    "options": [
      {
        "id": "A",
        "text": "CPU is Slave; GPIO is Master."
      },
      {
        "id": "B",
        "text": "CPU is Master; System Bus is Master; GPIO is Master."
      },
      {
        "id": "C",
        "text": "CPU is Master ; GPIO is Slave."
      },
      {
        "id": "D",
        "text": "GPIO is Master ; CPU is Slave."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 37,
    "id": "Embedded Systems Final P(2) MCQ::p37::q36"
  },
  {
    "type": "mcq",
    "question": "A GPIO peripheral has a designated Base Address of 0x4000. The register capable of\ntoggling the output pin is located at Offset 0x04. What address must the CPU place on the\naddress bus to write to this specific register?",
    "options": [
      {
        "id": "A",
        "text": "0x4004"
      },
      {
        "id": "B",
        "text": "0x0004"
      },
      {
        "id": "C",
        "text": "0x4000"
      },
      {
        "id": "D",
        "text": "0x3FFC"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 38,
    "id": "Embedded Systems Final P(2) MCQ::p38::q37"
  },
  {
    "type": "mcq",
    "question": "If a system were using \"Port Mapped\" I/O instead of the \"Memory Mapped\" method , how\nwould the CPU's interaction with the I/O change?",
    "options": [
      {
        "id": "A",
        "text": "The CPU would require distinct instructions separate from the RAM."
      },
      {
        "id": "B",
        "text": "The CPU would use the same Load / Store instructions but with different addresses."
      },
      {
        "id": "C",
        "text": "The I/O devices would sit inside the ROM address space instead of the RAM space."
      },
      {
        "id": "D",
        "text": "The CPU would need to be a Von Neumann architecture."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 39,
    "id": "Embedded Systems Final P(2) MCQ::p39::q38"
  },
  {
    "type": "mcq",
    "question": "In a bus architecture connecting a CPU to a GPIO peripheral, which role does the CPU's port\nplay?",
    "options": [
      {
        "id": "A",
        "text": "Slave Port ."
      },
      {
        "id": "B",
        "text": "Master Port."
      },
      {
        "id": "C",
        "text": "Neutral Port."
      },
      {
        "id": "D",
        "text": "Router Port."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 40,
    "id": "Embedded Systems Final P(2) MCQ::p40::q39"
  },
  {
    "type": "mcq",
    "question": "In an embedded system with a Harvard CPU, where do I/O peripherals typically appear?",
    "options": [
      {
        "id": "A",
        "text": "Inside the program address space (Flash/ROM)."
      },
      {
        "id": "B",
        "text": "On a dedicated I/O bus separate from memory."
      },
      {
        "id": "C",
        "text": "Inside the data address space (RAM space)."
      },
      {
        "id": "D",
        "text": "Within the CPU registers."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 41,
    "id": "Embedded Systems Final P(2) MCQ::p41::q40"
  },
  {
    "type": "mcq",
    "question": "If the CPU is the \"Master to AXI\" and the System Bus interface is the \"Slave to AXI,\" who is\nresponsible for ensuring the data reaches the correct destination?",
    "options": [
      {
        "id": "A",
        "text": "The CPU (Master), because it schedules all internal transfers and directly forwards data to"
      },
      {
        "id": "B",
        "text": "The AXI Slave port, because it decodes the address and routes the traffic to the correct"
      },
      {
        "id": "C",
        "text": "The GPIO Peripheral, because it interprets bus signals and redirects transactions across the"
      },
      {
        "id": "D",
        "text": "The Programmer, because they define the memory map and manually control data routing"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 42,
    "id": "Embedded Systems Final P(2) MCQ::p42::q41"
  },
  {
    "type": "mcq",
    "question": "Consider a scenario where two different GPIO ports (Port A and Port B) are connected to\nthe same System Bus.\nPort A has Base 0x1000.\nPort B has Base 0x2000.\nBoth have a Direction Register (DR) at Offset 0x00.\nHow does the CPU distinguish between writing to Port A's DR versus Port B's DR?",
    "options": [
      {
        "id": "A",
        "text": "It cannot distinguish; writing to Offset 0x00 writes to both."
      },
      {
        "id": "B",
        "text": "By the Base Address portion."
      },
      {
        "id": "C",
        "text": "By sending a special \"Select Port\" command before the \"Write Data\" command."
      },
      {
        "id": "D",
        "text": "By using different bus wires for each port."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 43,
    "id": "Embedded Systems Final P(2) MCQ::p43::q42"
  },
  {
    "type": "mcq",
    "question": "A developer is reading the TRM for a new microcontroller. They find the \"Memory Map\"\nsection, but it only lists the Base Address for the GPIO Port A (0x4000) and its Size (0x400).\nWhy does the Memory Map section not typically list the specific address of the \"Direction\nRegister\"?",
    "options": [
      {
        "id": "A",
        "text": "Because the specific register addresses are calculated using Offsets found in the detailed"
      },
      {
        "id": "B",
        "text": "Because the Direction Register is located in the CPU, not the peripheral."
      },
      {
        "id": "C",
        "text": "Because the Direction Register address is dynamic and changes every time the device"
      },
      {
        "id": "D",
        "text": "Because the TRM is missing critical information."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 44,
    "id": "Embedded Systems Final P(2) MCQ::p44::q43"
  },
  {
    "type": "mcq",
    "question": "What is the function of the registers within a peripheral?",
    "options": [
      {
        "id": "A",
        "text": "To execute the physical hardware process directly."
      },
      {
        "id": "B",
        "text": "To store the Technical Reference Manual (TRM)."
      },
      {
        "id": "C",
        "text": "To allow the software to control the hardware by writing 0 or 1."
      },
      {
        "id": "D",
        "text": "To generate the clock signal for the bus."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 45,
    "id": "Embedded Systems Final P(2) MCQ::p45::q44"
  },
  {
    "type": "mcq",
    "question": "What crucial information does the Embedded System Engineer look up in the TRM?",
    "options": [
      {
        "id": "A",
        "text": "The price of the microcontroller."
      },
      {
        "id": "B",
        "text": "The bus addresses and GPIO register offsets."
      },
      {
        "id": "C",
        "text": "The source code for the operating system."
      },
      {
        "id": "D",
        "text": "The physical dimensions of the chip."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 46,
    "id": "Embedded Systems Final P(2) MCQ::p46::q45"
  },
  {
    "type": "mcq",
    "question": "In the TRM sections described, what does\n\"Section 1: Memory Mapped\" typically contain?",
    "options": [
      {
        "id": "A",
        "text": "The specific offsets for the Direction Register only."
      },
      {
        "id": "B",
        "text": "The power consumption metrics."
      },
      {
        "id": "C",
        "text": "The C++ code for the drivers."
      },
      {
        "id": "D",
        "text": "The base address and size for all peripherals."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 47,
    "id": "Embedded Systems Final P(2) MCQ::p47::q46"
  },
  {
    "type": "mcq",
    "question": "When connecting a CPU to a system bus of type AXI, how should the CPU interface be\nconfigured?",
    "options": [
      {
        "id": "A",
        "text": "Master to AXI"
      },
      {
        "id": "B",
        "text": "Slave to AXI"
      },
      {
        "id": "C",
        "text": "Master to Peripheral"
      },
      {
        "id": "D",
        "text": "Slave to Peripheral"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 48,
    "id": "Embedded Systems Final P(2) MCQ::p48::q47"
  },
  {
    "type": "mcq",
    "question": "A System Integrator is trying to connect a generic \"M1\" Master to a \"GPIO\" Slave.\nThe Master speaks \"Protocol X\" and the Slave speaks \"Protocol AHP\".\nIf they connect them directly wire-to-wire, communication fails.\nAccording to the text, what architectural component is missing?",
    "options": [
      {
        "id": "A",
        "text": "A Bus Matrix"
      },
      {
        "id": "B",
        "text": "An AXI Interconnect"
      },
      {
        "id": "C",
        "text": "A Bridge"
      },
      {
        "id": "D",
        "text": "A second CPU to translate"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 49,
    "id": "Embedded Systems Final P(2) MCQ::p49::q48"
  },
  {
    "type": "mcq",
    "question": "The CPU core is internally Harvard (separate buses for code/data),\nyet the programmer sees a Memory Mapped (Von Neumann-style) unified address space.\nWhich hardware component is responsible for creating this \"illusion\"?",
    "options": [
      {
        "id": "A",
        "text": "The ALU"
      },
      {
        "id": "B",
        "text": "The Bus Matrix"
      },
      {
        "id": "C",
        "text": "The GPIO Slave"
      },
      {
        "id": "D",
        "text": "The Bridge"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 50,
    "id": "Embedded Systems Final P(2) MCQ::p50::q49"
  },
  {
    "type": "mcq",
    "question": "In a complex AXI system, the text states that the CPU, DSP, and GPU are all \"Masters\".\nIf the AXI Interconnect (the bus itself) sits in the middle,\nhow does the Interconnect define its relationship to these Masters?",
    "options": [
      {
        "id": "A",
        "text": "The Interconnect acts as a Master to them."
      },
      {
        "id": "B",
        "text": "The Interconnect provides \"Slave Interfaces\" to accept commands from the CPU, DSP, and GPU."
      },
      {
        "id": "C",
        "text": "The Interconnect selectively processes requests and services only one processing unit at a time."
      },
      {
        "id": "D",
        "text": "The Interconnect converts all Masters into Slaves."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 51,
    "id": "Embedded Systems Final P(2) MCQ::p51::q50"
  },
  {
    "type": "mcq",
    "question": "A designer is writing Verilog code for a System Bus.\nThey decide to add a new GPU (Master) to the system.\nAccording to the logic in the text, what must be added to the Bus Interconnect design\nto support this new GPU?",
    "options": [
      {
        "id": "A",
        "text": "A new Slave Interface on the bus to receive transactions from the GPU"
      },
      {
        "id": "B",
        "text": "A new Master Port on the bus to control the GPU"
      },
      {
        "id": "C",
        "text": "A new Bridge to convert the GPU to a CPU"
      },
      {
        "id": "D",
        "text": "Nothing; the bus automatically detects new hardware"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 52,
    "id": "Embedded Systems Final P(2) MCQ::p52::q51"
  },
  {
    "type": "mcq",
    "question": "What component is required if a slave peripheral uses an interface type (e.g., AHP) that is\ndifferent from the system bus master's interface?",
    "options": [
      {
        "id": "A",
        "text": "A Bus Matrix"
      },
      {
        "id": "B",
        "text": "A Bridge"
      },
      {
        "id": "C",
        "text": "A DSP"
      },
      {
        "id": "D",
        "text": "An Arbiter"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 53,
    "id": "Embedded Systems Final P(2) MCQ::p53::q52"
  },
  {
    "type": "mcq",
    "question": "An Interrupt \"temporarily halts the normal execution.\" If the processor is in the middle of a\nmathematical calculation when an interrupt occurs, what happens after the special routine (ISR) is\nfinished?",
    "options": [
      {
        "id": "A",
        "text": "The processor restarts the mathematical calculation from the very beginning."
      },
      {
        "id": "B",
        "text": "The processor abandons the calculation and moves to the next task in the main program."
      },
      {
        "id": "C",
        "text": "The processor returns to the main program and resumes the calculation."
      },
      {
        "id": "D",
        "text": "The processor shuts down to prevent data corruption."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 54,
    "id": "Embedded Systems Final P(2) MCQ::p54::q53"
  },
  {
    "type": "mcq",
    "question": "A critical safety sensor in a factory must trigger an alarm immediately if a machine overheats.\nWhy is \"Polling\" considered risky for this specific \"high-priority task\"?",
    "options": [
      {
        "id": "A",
        "text": "Polling depends on periodic software checks, which are inherently slower than direct"
      },
      {
        "id": "B",
        "text": "Polling, the processor might not check the sensor status in time to prevent an accident."
      },
      {
        "id": "C",
        "text": "Polling interrupts the main program too frequently."
      },
      {
        "id": "D",
        "text": "Polling cannot read data from sensors, only from serial ports."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 55,
    "id": "Embedded Systems Final P(2) MCQ::p55::q54"
  },
  {
    "type": "mcq",
    "question": "A battery-powered embedded system needs to conserve energy. Why would an engineer\nprefer using an \"Interrupt\" over \"Polling\" to detect a button press that happens only once a day?",
    "options": [
      {
        "id": "A",
        "text": "Because Polling requires the CPU to \"continuously check\" the button status in a loop, wasting"
      },
      {
        "id": "B",
        "text": "Because interrupts are handled entirely in software and reduce the need for continuous"
      },
      {
        "id": "C",
        "text": "Because Polling cannot detect high-priority tasks."
      },
      {
        "id": "D",
        "text": "Because Interrupts allow the device to stop the current operation permanently."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 56,
    "id": "Embedded Systems Final P(2) MCQ::p56::q55"
  },
  {
    "type": "mcq",
    "question": "What is the name of the special routine that the processor executes when an interrupt\noccurs?",
    "options": [
      {
        "id": "A",
        "text": "Polling Loop"
      },
      {
        "id": "B",
        "text": "Main Program"
      },
      {
        "id": "C",
        "text": "Interrupt Service Routine"
      },
      {
        "id": "D",
        "text": "Status Register"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 57,
    "id": "Embedded Systems Final P(2) MCQ::p57::q56"
  },
  {
    "type": "mcq",
    "question": "How does \"Polling\" determine if a device needs attention?",
    "options": [
      {
        "id": "A",
        "text": "The device sends a high-priority signal to the CPU."
      },
      {
        "id": "B",
        "text": "The device forces the CPU to stop its current operation immediately."
      },
      {
        "id": "C",
        "text": "The processor waits for a user to manually input a command."
      },
      {
        "id": "D",
        "text": "The processor continuously checks the status of the device in a loop."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 58,
    "id": "Embedded Systems Final P(2) MCQ::p58::q57"
  },
  {
    "type": "mcq",
    "question": "In the \"Interrupt Processing Flow,\" step 4 involves \"Context Saving\" (registers and flags). If a\npoorly written ISR skips this step, but executes the rest of the routine perfectly, what is the\nmost likely outcome when the CPU returns to the main program?",
    "options": [
      {
        "id": "A",
        "text": "The main program will run faster because it skipped a step."
      },
      {
        "id": "B",
        "text": "The main program may crash or produce incorrect calculation results."
      },
      {
        "id": "C",
        "text": "The Interrupt Vector Table will point to the wrong address."
      },
      {
        "id": "D",
        "text": "The hardware sensor will stop generating signals."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 59,
    "id": "Embedded Systems Final P(2) MCQ::p59::q58"
  },
  {
    "type": "mcq",
    "question": "Compare \"Software Interrupts\" and \"Internal Interrupts\". Which scenario best fits a\n\"Software Interrupt\"?",
    "options": [
      {
        "id": "A",
        "text": "The voltage drops below 3.3V, triggering a Brown-out reset."
      },
      {
        "id": "B",
        "text": "A wire is disconnected from the GPIO pin."
      },
      {
        "id": "C",
        "text": "A timer hardware module reaches its maximum count (Overflow)."
      },
      {
        "id": "D",
        "text": "The user's code intentionally executes a specific command to request a service from the OS."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 60,
    "id": "Embedded Systems Final P(2) MCQ::p60::q59"
  },
  {
    "type": "mcq",
    "question": "If an \"External Interrupt\" (e.g., from a sensor) occurs exactly while the CPU is executing\nStep 4 (Context Saving) of a previous interrupt, what typically happens (assuming standard\npriority logic)?",
    "options": [
      {
        "id": "A",
        "text": "The CPU must finish the critical context-saving."
      },
      {
        "id": "B",
        "text": "The CPU immediately abandons saving context and jumps to the new interrupt."
      },
      {
        "id": "C",
        "text": "The new interrupt is deleted and ignored forever."
      },
      {
        "id": "D",
        "text": "The Vector Table is erased."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 61,
    "id": "Embedded Systems Final P(2) MCQ::p61::q60"
  },
  {
    "type": "mcq",
    "question": "A battery-powered system is designed to detect a rare intrusion event that happens\nperhaps once a year. Why is an Interrupt-based design superior to Polling in terms of\n\"Efficiency\" for this specific scenario?",
    "options": [
      {
        "id": "A",
        "text": "Because interrupts allow the CPU to sleep and conserve battery until the event occurs."
      },
      {
        "id": "B",
        "text": "Because polling requires the CPU to increase its clock speed to catch the event."
      },
      {
        "id": "C",
        "text": "Because interrupts generate more power for the battery when the signal arrives."
      },
      {
        "id": "D",
        "text": "Because polling stops the intrusion sensor from functioning correctly in the dark."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 62,
    "id": "Embedded Systems Final P(2) MCQ::p62::q61"
  },
  {
    "type": "mcq",
    "question": "A student claims that a single-core microcontroller using interrupts is performing \"Parallel\nProcessing\" (doing two things at the exact same instant). Based on definition of \"Multitasking,\"\nwhy is this statement technically incorrect?",
    "options": [
      {
        "id": "A",
        "text": "Because the processor creates an illusion of parallelism by rapid context switching."
      },
      {
        "id": "B",
        "text": "Because interrupts block all other tasks until the system is fully reset."
      },
      {
        "id": "C",
        "text": "Because parallel processing requires the use of Software Interrupts only."
      },
      {
        "id": "D",
        "text": "Because the Interrupt Vector Table prevents two tasks from loading at once."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 63,
    "id": "Embedded Systems Final P(2) MCQ::p63::q62"
  },
  {
    "type": "mcq",
    "question": "Consider a safety system for an airbag. Why is \"Real-time Response\" (a benefit of\nInterrupts) considered critical here, making Polling a dangerous choice?",
    "options": [
      {
        "id": "A",
        "text": "Polling loops might be stuck executing other code when the crash happens, delaying the"
      },
      {
        "id": "B",
        "text": "Polling generates too much heat, which could accidentally trigger the airbag explosives."
      },
      {
        "id": "C",
        "text": "Interrupts are the only mechanism that can read data from a mechanical crash sensor."
      },
      {
        "id": "D",
        "text": "Interrupts allow the airbag to deploy before the crash actually happens (predictive)."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 64,
    "id": "Embedded Systems Final P(2) MCQ::p64::q63"
  },
  {
    "type": "mcq",
    "question": "Which of the following scenarios describes a \"Software Interrupt\" as, rather than an\nInternal or Hardware interrupt?",
    "options": [
      {
        "id": "A",
        "text": "A temperature sensor sends a high voltage signal to a pin."
      },
      {
        "id": "B",
        "text": "A watchdog timer overflows because the system hung."
      },
      {
        "id": "C",
        "text": "A user program executes a specific instruction to request a service."
      },
      {
        "id": "D",
        "text": "A button is pressed by the user to reset the screen."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 65,
    "id": "Embedded Systems Final P(2) MCQ::p65::q64"
  },
  {
    "type": "mcq",
    "question": "If an ISR (Interrupt Service Routine) is written with a while(1) infinite loop inside it, how\ndoes this affect the \"Resource Management\" of the processor?",
    "options": [
      {
        "id": "A",
        "text": "It improves management by keeping the CPU focused on one task."
      },
      {
        "id": "B",
        "text": "It fails to return control, causing the main program to hang indefinitely."
      },
      {
        "id": "C",
        "text": "It allows the main program to run in the background simultaneously."
      },
      {
        "id": "D",
        "text": "It forces the processor to create a new thread for the main program."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 66,
    "id": "Embedded Systems Final P(2) MCQ::p66::q65"
  },
  {
    "type": "mcq",
    "question": "How does \"Context Switching\" enable the \"Multitasking\" capability ?",
    "options": [
      {
        "id": "A",
        "text": "By allowing the ISR to run on a separate processor core."
      },
      {
        "id": "B",
        "text": "By permanently deleting the old task to make room for the new one."
      },
      {
        "id": "C",
        "text": "By saving the old task's state so it can be seamlessly resumed later."
      },
      {
        "id": "D",
        "text": "By increasing the clock speed to run both tasks in the same cycle."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 67,
    "id": "Embedded Systems Final P(2) MCQ::p67::q66"
  },
  {
    "type": "mcq",
    "question": "A \"Watchdog Timeout\" is classified as an \"Internal Interrupt.\", what is the function of this\nspecific type of interrupt?",
    "options": [
      {
        "id": "A",
        "text": "To read external user inputs from keyboards or mice."
      },
      {
        "id": "B",
        "text": "To recover the system from errors or software faults."
      },
      {
        "id": "C",
        "text": "To generate a clock signal for external peripherals."
      },
      {
        "id": "D",
        "text": "To facilitate communication between two different chips."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 68,
    "id": "Embedded Systems Final P(2) MCQ::p68::q67"
  },
  {
    "type": "mcq",
    "question": "In the \"Interrupt Processing Flow,\" what is the functional relationship between the\n\"Interrupt Signal\" and the \"Interrupt Vector Lookup\"?",
    "options": [
      {
        "id": "A",
        "text": "The Signal is the physical trigger; the Lookup is finding where the code is."
      },
      {
        "id": "B",
        "text": "The Signal executes the code; the Lookup saves the register context."
      },
      {
        "id": "C",
        "text": "The Signal restores the context; the Lookup generates the trigger."
      },
      {
        "id": "D",
        "text": "The Signal is software-only; the Lookup is hardware-only."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 69,
    "id": "Embedded Systems Final P(2) MCQ::p69::q68"
  },
  {
    "type": "mcq",
    "question": "A system designer wants to ensure the CPU is not wasting energy by constantly checking if\na button has been pressed. Which approach should they use to improve \"Efficiency\"?",
    "options": [
      {
        "id": "A",
        "text": "Increase the clock speed of the Polling loop."
      },
      {
        "id": "B",
        "text": "Use an Interrupt mechanism."
      },
      {
        "id": "C",
        "text": "Use a second processor just for the button."
      },
      {
        "id": "D",
        "text": "Remove the button from the system."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 70,
    "id": "Embedded Systems Final P(2) MCQ::p70::q69"
  },
  {
    "type": "mcq",
    "question": "What is the correct logical sequence of events when an interrupt occurs?",
    "options": [
      {
        "id": "A",
        "text": "Execute ISR → Save Context → Lookup Vector → Trigger."
      },
      {
        "id": "B",
        "text": "Trigger → Lookup Vector → Save Context → Execute ISR → Restore Context."
      },
      {
        "id": "C",
        "text": "Trigger → Restore Context → Execute ISR → Save Context."
      },
      {
        "id": "D",
        "text": "Execute ISR → Trigger → Return to Main."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 71,
    "id": "Embedded Systems Final P(2) MCQ::p71::q70"
  },
  {
    "type": "mcq",
    "question": "What is the specific function of the \"Interrupt Vector Table\"?",
    "options": [
      {
        "id": "A",
        "text": "It saves the current state of the registers."
      },
      {
        "id": "B",
        "text": "It maps each interrupt source to its corresponding Interrupt Service Routine (ISR)."
      },
      {
        "id": "C",
        "text": "It generates the clock signal for the system."
      },
      {
        "id": "D",
        "text": "It acts as a buffer for sensor data."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 72,
    "id": "Embedded Systems Final P(2) MCQ::p72::q71"
  },
  {
    "type": "mcq",
    "question": "During a \"Critical Section\" of code where a shared variable is being updated, the\nprogrammer chooses to \"Disable Interrupts\" globally. What is the primary risk if this disabled\nperiod lasts too long?",
    "options": [
      {
        "id": "A",
        "text": "The Interrupt Vector Table will be erased from memory due to inactivity."
      },
      {
        "id": "B",
        "text": "The microcontroller will enter a sleep mode and fail to wake up again."
      },
      {
        "id": "C",
        "text": "Important external events might be missed or delayed beyond their valid window."
      },
      {
        "id": "D",
        "text": "The shared variable will become read-only and cannot be updated by the main program."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 73,
    "id": "Embedded Systems Final P(2) MCQ::p73::q72"
  },
  {
    "type": "mcq",
    "question": "A system has two interrupts: a \"Timer\" (High Priority) and a \"Button\" (Low Priority). If the\nuser presses the button, and the Timer interrupt fires while the Button ISR is already executing,\nwhat happens in a system that supports \"Interrupt Nesting\"?",
    "options": [
      {
        "id": "A",
        "text": "The Button ISR is paused, the Timer ISR executes to completion."
      },
      {
        "id": "B",
        "text": "The Timer ISR is ignored until the Button ISR finishes because the button was pressed first."
      },
      {
        "id": "C",
        "text": "The system resets because two interrupts cannot be active at the same time."
      },
      {
        "id": "D",
        "text": "The Timer ISR and Button ISR execute simultaneously on the same processor core."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 74,
    "id": "Embedded Systems Final P(2) MCQ::p74::q73"
  },
  {
    "type": "mcq",
    "question": "What is the functional difference between \"Disabling Interrupts\" and \"Masking Interrupts\"\n?",
    "options": [
      {
        "id": "A",
        "text": "Disabling turns off the power to the CPU; Masking turns off the power to the peripherals."
      },
      {
        "id": "B",
        "text": "Disabling affects the Vector Table; Masking affects the Context Switching mechanism."
      },
      {
        "id": "C",
        "text": "Disabling stops all interrupts; Masking disables only specific interrupts based on priority."
      },
      {
        "id": "D",
        "text": "Disabling is permanent until reboot; Masking is temporary for a few milliseconds."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 75,
    "id": "Embedded Systems Final P(2) MCQ::p75::q74"
  },
  {
    "type": "mcq",
    "question": "Why are \"Memory Errors\" (like ECC faults) typically assigned to Non-Maskable Interrupts\n(NMI) instead of Maskable Interrupts?",
    "options": [
      {
        "id": "A",
        "text": "Because memory errors are low-priority events that can be handled whenever the CPU is"
      },
      {
        "id": "B",
        "text": "Because if the memory is corrupted, the system cannot safely execute any other code."
      },
      {
        "id": "C",
        "text": "Because Maskable Interrupts cannot access the RAM, only the Flash memory."
      },
      {
        "id": "D",
        "text": "Because NMIs are faster to execute than Maskable interrupts."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 76,
    "id": "Embedded Systems Final P(2) MCQ::p76::q75"
  },
  {
    "type": "mcq",
    "question": "What is the function of a Watchdog Timer in an embedded system?",
    "options": [
      {
        "id": "A",
        "text": "To handle periodic tasks by generating regular hardware interrupts."
      },
      {
        "id": "B",
        "text": "To manage serial communication events such as data reception."
      },
      {
        "id": "C",
        "text": "To reset the system automatically in case of a software malfunction."
      },
      {
        "id": "D",
        "text": "To process signals from external devices like switches and sensors."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 77,
    "id": "Embedded Systems Final P(2) MCQ::p77::q76"
  },
  {
    "type": "mcq",
    "question": "How does the length of an Interrupt Service Routine (ISR) affect system performance?",
    "options": [
      {
        "id": "A",
        "text": "Longer ISRs increase the latency for subsequent waiting interrupts."
      },
      {
        "id": "B",
        "text": "Longer ISRs decrease the time required for context switching."
      },
      {
        "id": "C",
        "text": "Shorter ISRs prevent the processor from saving its state correctly."
      },
      {
        "id": "D",
        "text": "Shorter ISRs cause the Watchdog Timer to reset the system often."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 78,
    "id": "Embedded Systems Final P(2) MCQ::p78::q77"
  },
  {
    "type": "mcq",
    "question": "Which of the following is classified as an \"External Communication Interface\"?",
    "options": [
      {
        "id": "A",
        "text": "I2C"
      },
      {
        "id": "B",
        "text": "SPI"
      },
      {
        "id": "C",
        "text": "RS232 C"
      },
      {
        "id": "D",
        "text": "UART"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 79,
    "id": "Embedded Systems Final P(2) MCQ::p79::q78"
  },
  {
    "type": "mcq",
    "question": "A system architect is designing a circuit that requires simultaneous transmission and\nreception of data (Full Duplex) between a microcontroller and a high-speed memory card. The\nnumber of available pins is not a concern. Based on the text, which interface is the optimal\nchoice and why?",
    "options": [
      {
        "id": "A",
        "text": "I2C; because it uses only two wires, simplifying the board layout significantly."
      },
      {
        "id": "B",
        "text": "SPI; because it supports Full Duplex mode allowing simultaneous data flow."
      },
      {
        "id": "C",
        "text": "UART; because it can handle interrupts and manage device speed efficiently."
      },
      {
        "id": "D",
        "text": "I2C; because it supports a \"High Speed\" mode of 3.4 Mbps for the memory."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 80,
    "id": "Embedded Systems Final P(2) MCQ::p80::q79"
  },
  {
    "type": "mcq",
    "question": "UART is described as \"Asynchronous\" and \"does not need a clock signal.\" If two devices are\ncommunicating via UART, how do they ensure they are reading the data bits correctly without a\nshared clock?",
    "options": [
      {
        "id": "A",
        "text": "They use the \"Parity Bit\" to effectively synchronize the timing of every single bit."
      },
      {
        "id": "B",
        "text": "They use \"Start and Stop bits\" to frame the data and separate it from the silence."
      },
      {
        "id": "C",
        "text": "They rely on the \"Interrupts\" from the mouse to trigger the reading of each byte."
      },
      {
        "id": "D",
        "text": "They share a hidden \"Universal Serial Bus\" clock line inside the hardware chip."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 81,
    "id": "Embedded Systems Final P(2) MCQ::p81::q80"
  },
  {
    "type": "mcq",
    "question": "What is the primary physical characteristic of the I2C bus architecture?",
    "options": [
      {
        "id": "A",
        "text": "It uses four wires for full-duplex data transmission."
      },
      {
        "id": "B",
        "text": "It uses separate transmit and receive lines without a clock."
      },
      {
        "id": "C",
        "text": "It uses a single wire for both data and clock signals."
      },
      {
        "id": "D",
        "text": "It uses two bi-directional wires: SDA and SCL."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 82,
    "id": "Embedded Systems Final P(2) MCQ::p82::q81"
  },
  {
    "type": "mcq",
    "question": "How does the Serial Peripheral Interface (SPI) handle data transmission?",
    "options": [
      {
        "id": "A",
        "text": "It operates in full duplex mode, sending and receiving data simultaneously."
      },
      {
        "id": "B",
        "text": "It operates in half duplex mode, sending data only one way at a time."
      },
      {
        "id": "C",
        "text": "It operates asynchronously without requiring a synchronized clock signal."
      },
      {
        "id": "D",
        "text": "It operates using a single master and single slave on a two-wire bus."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 83,
    "id": "Embedded Systems Final P(2) MCQ::p83::q82"
  },
  {
    "type": "mcq",
    "question": "Which of the following is listed as a major disadvantage of using the SPI bus?",
    "options": [
      {
        "id": "A",
        "text": "It has a very low data transfer speed compared to I2C."
      },
      {
        "id": "B",
        "text": "It lacks a built-in acknowledgement mechanism for data transfer."
      },
      {
        "id": "C",
        "text": "It requires complex voltage shifting for standard operation."
      },
      {
        "id": "D",
        "text": "It supports collision detection which slows down the bus."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 84,
    "id": "Embedded Systems Final P(2) MCQ::p84::q83"
  },
  {
    "type": "mcq",
    "question": "What is the hardware function of a UART regarding data format conversion?",
    "options": [
      {
        "id": "A",
        "text": "It converts parallel bytes from the computer into a serial bit stream."
      },
      {
        "id": "B",
        "text": "It converts analog audio signals into digital data for the CPU."
      },
      {
        "id": "C",
        "text": "It converts high-voltage external signals to low-voltage internal logic."
      },
      {
        "id": "D",
        "text": "It converts USB data packets into Ethernet frames for networking."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 85,
    "id": "Embedded Systems Final P(2) MCQ::p85::q84"
  },
  {
    "type": "mcq",
    "question": "How does UART typically handle error checking for transmissions?",
    "options": [
      {
        "id": "A",
        "text": "It requests a re-transmission for every packet sent."
      },
      {
        "id": "B",
        "text": "It uses a complex 32-bit Cyclic Redundancy Check (CRC)."
      },
      {
        "id": "C",
        "text": "It adds a parity bit to the signal and checks incoming bytes."
      },
      {
        "id": "D",
        "text": "It relies entirely on the user to visually verify the data."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 86,
    "id": "Embedded Systems Final P(2) MCQ::p86::q85"
  },
  {
    "type": "mcq",
    "question": "Which interface is described as common for high-speed communication with memory\ncards?",
    "options": [
      {
        "id": "A",
        "text": "I2C"
      },
      {
        "id": "B",
        "text": "UART"
      },
      {
        "id": "C",
        "text": "SPI"
      },
      {
        "id": "D",
        "text": "One Wire Interface"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 87,
    "id": "Embedded Systems Final P(2) MCQ::p87::q86"
  },
  {
    "type": "mcq",
    "question": "A designer is building a compact smartwatch where the circuit board is extremely small. They\nchoose Serial Communication over Parallel Communication. What is the primary architectural\njustification for this decision?",
    "options": [
      {
        "id": "A",
        "text": "Serial Communication sends multiple bits at the same time, making the watch run faster and smoother."
      },
      {
        "id": "B",
        "text": "Serial Communication requires \"fewer wires\" and is less complex/costly."
      },
      {
        "id": "C",
        "text": "Serial Communication is the only method that supports \"tough\" protocols like CAN, which are required"
      },
      {
        "id": "D",
        "text": "Parallel Communication is illegal to use in modern embedded systems due to its high power"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 88,
    "id": "Embedded Systems Final P(2) MCQ::p88::q87"
  },
  {
    "type": "mcq",
    "question": "What is the role of a communication protocol in an embedded system?",
    "options": [
      {
        "id": "A",
        "text": "To physically connect different sensors to the power supply unit."
      },
      {
        "id": "B",
        "text": "To provide a set of rules that ensures smooth data exchange without errors."
      },
      {
        "id": "C",
        "text": "To compile the system's software code into machine language."
      },
      {
        "id": "D",
        "text": "To increase the processing speed of the central microcontroller unit."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 89,
    "id": "Embedded Systems Final P(2) MCQ::p89::q88"
  },
  {
    "type": "mcq",
    "question": "Which of the following best describes the \"Serial Communication\" method?",
    "options": [
      {
        "id": "A",
        "text": "Data is sent bit by bit, one after another, using fewer wires."
      },
      {
        "id": "B",
        "text": "Multiple bits are sent at the same time using many wires."
      },
      {
        "id": "C",
        "text": "Data is stored permanently in the device's Read-Only Memory."
      },
      {
        "id": "D",
        "text": "Signals are transmitted wirelessly without any physical connections."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 90,
    "id": "Embedded Systems Final P(2) MCQ::p90::q89"
  },
  {
    "type": "mcq",
    "question": "Which protocol is described in the text as \"tough\" and frequently used in cars and\nfactories?",
    "options": [
      {
        "id": "A",
        "text": "UART"
      },
      {
        "id": "B",
        "text": "SPI"
      },
      {
        "id": "C",
        "text": "I2C"
      },
      {
        "id": "D",
        "text": "CAN"
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 91,
    "id": "Embedded Systems Final P(2) MCQ::p91::q90"
  },
  {
    "type": "mcq",
    "question": "Why is Parallel Communication less commonly used in embedded systems compared to\nSerial Communication?",
    "options": [
      {
        "id": "A",
        "text": "Because it is much slower than serial communication methods."
      },
      {
        "id": "B",
        "text": "Because it cannot handle error checking or data validation."
      },
      {
        "id": "C",
        "text": "Because it requires more wires and is more complex and costly."
      },
      {
        "id": "D",
        "text": "Because it is only compatible with very old analog sensors."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 92,
    "id": "Embedded Systems Final P(2) MCQ::p92::q91"
  },
  {
    "type": "mcq",
    "question": "What are the key factors to consider when choosing a communication protocol?",
    "options": [
      {
        "id": "A",
        "text": "The physical size and weight of the microcontroller chip."
      },
      {
        "id": "B",
        "text": "The brand popularity of the specific sensor manufacturer."
      },
      {
        "id": "C",
        "text": "The required data speed, transmission distance, and reliability."
      },
      {
        "id": "D",
        "text": "The number of user buttons available on the interface panel."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 93,
    "id": "Embedded Systems Final P(2) MCQ::p93::q92"
  },
  {
    "type": "mcq",
    "question": "An engineer is designing an \"Airbag Deployment System\" for a luxury vehicle. The system\nmust operate reliably despite heavy electrical noise from the engine and must continue\nfunctioning even if minor faults occur on the bus. Which protocol is the mandatory choice\nhere?",
    "options": [
      {
        "id": "A",
        "text": "SPI; because it is the fastest protocol available for real-time safety systems."
      },
      {
        "id": "B",
        "text": "Wi-Fi; because it avoids physical wires that could be cut during a crash."
      },
      {
        "id": "C",
        "text": "CAN; because it is explicitly \"fault-tolerant\" and robust against noise interference."
      },
      {
        "id": "D",
        "text": "USB; because it can provide power to the airbag sensors directly."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 94,
    "id": "Embedded Systems Final P(2) MCQ::p94::q93"
  },
  {
    "type": "mcq",
    "question": "You are developing a portable \"Heart Rate Monitor\" that runs on a small coin-cell battery.\nThe device needs to send small packets of data to a phone nearby (within 5 meters). Why is\nBluetooth (BLE) a better engineering choice than Wi-Fi for this specific application?",
    "options": [
      {
        "id": "A",
        "text": "Bluetooth has a range of up to 100km, making it safer for medical use."
      },
      {
        "id": "B",
        "text": "Wi-Fi cannot transfer medical data due to security restrictions in the protocol."
      },
      {
        "id": "C",
        "text": "Bluetooth Low Energy is optimized for \"low power consumption,\" extending battery life"
      },
      {
        "id": "D",
        "text": "Wi-Fi requires a wired connection to the internet, which limits portability."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 95,
    "id": "Embedded Systems Final P(2) MCQ::p95::q94"
  },
  {
    "type": "mcq",
    "question": "A student needs to transfer 4GB of video files from a drone camera to a computer as fast as\npossible. They have the option to use I2C, UART, or USB. Based on the \"Data Rate\" selection\ncriteria , which should they choose?",
    "options": [
      {
        "id": "A",
        "text": "I2C"
      },
      {
        "id": "B",
        "text": "USB"
      },
      {
        "id": "C",
        "text": "UART"
      },
      {
        "id": "D",
        "text": "BLE"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 96,
    "id": "Embedded Systems Final P(2) MCQ::p96::q95"
  },
  {
    "type": "mcq",
    "question": "When designing a system, which protocols are recommended if you need to send a lot of\ndata quickly?",
    "options": [
      {
        "id": "A",
        "text": "I2C or USB"
      },
      {
        "id": "B",
        "text": "UART or Zigbee"
      },
      {
        "id": "C",
        "text": "SPI or USB"
      },
      {
        "id": "D",
        "text": "CAN or LoRa"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 97,
    "id": "Embedded Systems Final P(2) MCQ::p97::q96"
  },
  {
    "type": "mcq",
    "question": "Which set of protocols does as \"good choices\" for short-distance communication?",
    "options": [
      {
        "id": "A",
        "text": "Wi-Fi or LoRa"
      },
      {
        "id": "B",
        "text": "UART or SPI"
      },
      {
        "id": "C",
        "text": "CAN or USB"
      },
      {
        "id": "D",
        "text": "GPS or 5G"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 98,
    "id": "Embedded Systems Final P(2) MCQ::p98::q97"
  },
  {
    "type": "tf",
    "question": "PSW is a set of flags; each flag is a bit and has a specific function.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 1,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p1::tf1"
  },
  {
    "type": "tf",
    "question": "Instruction Register (IR): stores instruction inside it, after fetch from memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 1,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p1::tf2"
  },
  {
    "type": "tf",
    "question": "Accumulator (ACC): store results from ALU temporarily- nowadays it is unavailable",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 1,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p1::tf3"
  },
  {
    "type": "tf",
    "question": "Program Counter (PC) Placed in ROM and Hold the address (location) of next instruction",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 1,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p1::tf4"
  },
  {
    "type": "tf",
    "question": "ID manufacturing methods vary depending on ISA.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 1,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p1::tf5"
  },
  {
    "type": "tf",
    "question": "In Embedded systems we use CISC. RISC",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 1,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p1::tf6"
  },
  {
    "type": "tf",
    "question": "The assembly language varies depending on different microprocessors.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 1,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p1::tf7"
  },
  {
    "type": "tf",
    "question": "Write (w) access time is bigger than read (r) access time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 1,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p1::tf8"
  },
  {
    "type": "tf",
    "question": "Sensor is a device used for the conversion of physical events into the electrical signals.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf9"
  },
  {
    "type": "tf",
    "question": "Sensors takes the input from the system and gives output to the environment. Actuator",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf10"
  },
  {
    "type": "tf",
    "question": "Transistor is smaller than vacuum tubes.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf11"
  },
  {
    "type": "tf",
    "question": "SoC is a high performance MCU.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf12"
  },
  {
    "type": "tf",
    "question": "MPU (Microprocessor Unit) is a part of MCU (Microcontroller Unit)",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf13"
  },
  {
    "type": "tf",
    "question": "MCU is a part of MPU",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf14"
  },
  {
    "type": "tf",
    "question": "EPROM is OTP (one-time program)",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf15"
  },
  {
    "type": "tf",
    "question": "PROM and Mask Programable ROM are OTP (one-time program)",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf16"
  },
  {
    "type": "tf",
    "question": "E2PROM is (high cost per bit)",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf17"
  },
  {
    "type": "tf",
    "question": "Flash is low cost per bit",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf18"
  },
  {
    "type": "tf",
    "question": "Flash is cheaper than E2PROM",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf19"
  },
  {
    "type": "tf",
    "question": "E2PROM is low density",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf20"
  },
  {
    "type": "tf",
    "question": "Flash is high density",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf21"
  },
  {
    "type": "tf",
    "question": "Flash is faster than E2PROM",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf22"
  },
  {
    "type": "tf",
    "question": "NVRAM is (SRAM + 𝐸2PROM + Small Battery) or NVRAM is (SRAM + Battery).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf23"
  },
  {
    "type": "tf",
    "question": "NVRAM is faster than ROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 2,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p2::tf24"
  },
  {
    "type": "tf",
    "question": "Any computing system must consist of three main things: Processor, Memory, and I/O.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 3,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p3::tf25"
  },
  {
    "type": "tf",
    "question": "Embedded systems must have constraints in power, cost, speed, and size.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 4,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p4::tf26"
  },
  {
    "type": "tf",
    "question": "1. Computing systems are divided into two types: General purpose and Specific purpose.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 4,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p4::tf27"
  },
  {
    "type": "tf",
    "question": "2. General purpose systems are used for a single purpose.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 4,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p4::tf28"
  },
  {
    "type": "tf",
    "question": "3. Specific purpose systems are used for a single purpose.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 4,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p4::tf29"
  },
  {
    "type": "tf",
    "question": "1. Color is a constraint for embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 5,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p5::tf30"
  },
  {
    "type": "tf",
    "question": "2. Size is a challenge for embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 5,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p5::tf31"
  },
  {
    "type": "tf",
    "question": "I/O preferences.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 5,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p5::tf32"
  },
  {
    "type": "tf",
    "question": "2. A breadboard is used to write software code.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 5,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p5::tf33"
  },
  {
    "type": "tf",
    "question": "device onto a single chip.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf34"
  },
  {
    "type": "tf",
    "question": "2. An SoC is larger in size compared to a system board.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf35"
  },
  {
    "type": "tf",
    "question": "3. An SoC is less expensive compared to a system board.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf36"
  },
  {
    "type": "tf",
    "question": "1. System boards are larger in size compared to System on Chips.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf37"
  },
  {
    "type": "tf",
    "question": "2. System boards consume more power compared to System on Chips.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf38"
  },
  {
    "type": "tf",
    "question": "3. System on Chips are more expensive compared to System boards.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf39"
  },
  {
    "type": "tf",
    "question": "1. System boards can be edited during the system's design phase.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf40"
  },
  {
    "type": "tf",
    "question": "2. System on Chips can be edited during the system's design phase.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf41"
  },
  {
    "type": "tf",
    "question": "3. Configurability is a characteristic of system boards.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 6,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p6::tf42"
  },
  {
    "type": "tf",
    "question": "1. The 555 timer IC is used in many applications of timer, delay, and pulse generation.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 7,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p7::tf43"
  },
  {
    "type": "tf",
    "question": "2. The 555 timer IC is not popular due to its flexibility and price.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 7,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p7::tf44"
  },
  {
    "type": "tf",
    "question": "3. The 555 timer IC is an example of an Integrated Circuit (IC).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 7,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p7::tf45"
  },
  {
    "type": "tf",
    "question": "1. VLSI stands for Very Large-Scale Integrated Circuit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 7,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p7::tf46"
  },
  {
    "type": "tf",
    "question": "2. VLSI has a small size and wide range functionality.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 7,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p7::tf47"
  },
  {
    "type": "tf",
    "question": "3. VLSI is not an Integrated Circuit (IC).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 7,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p7::tf48"
  },
  {
    "type": "tf",
    "question": "1. Microprocessors, Microcontrollers, and SoCs are examples of ICs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 8,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p8::tf49"
  },
  {
    "type": "tf",
    "question": "2. Hard Disks are examples of ICs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 8,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p8::tf50"
  },
  {
    "type": "tf",
    "question": "3. RAMs and ROMs are examples of ICs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 8,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p8::tf51"
  },
  {
    "type": "tf",
    "question": "4. Microprocessors, Microcontrollers, SoC, RAMs, Rom are ICs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 8,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p8::tf52"
  },
  {
    "type": "tf",
    "question": "1. An MPU is a processor in the computing system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 8,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p8::tf53"
  },
  {
    "type": "tf",
    "question": "2. A Hard Disk is a name for MPU.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 8,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p8::tf54"
  },
  {
    "type": "tf",
    "question": "3. Processor and Microprocessor are names for MPU.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 8,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p8::tf55"
  },
  {
    "type": "tf",
    "question": "4. Transistor is smaller than vacuum tubes.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 8,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p8::tf56"
  },
  {
    "type": "tf",
    "question": "processors.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 9,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p9::tf57"
  },
  {
    "type": "tf",
    "question": "2. The system can have multiple CPUs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 9,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p9::tf58"
  },
  {
    "type": "tf",
    "question": "3. The GPU is a secondary processor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 9,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p9::tf59"
  },
  {
    "type": "tf",
    "question": "4. if the system has many microprocessors, so the primary one is the CPU",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 9,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p9::tf60"
  },
  {
    "type": "tf",
    "question": "1. An MCU is a small computer on a single IC.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 9,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p9::tf61"
  },
  {
    "type": "tf",
    "question": "2. An MCU consists of a processor, memory, and I/O.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 9,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p9::tf62"
  },
  {
    "type": "tf",
    "question": "3. An MCU consists of a processor, storage, and network.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 9,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p9::tf63"
  },
  {
    "type": "tf",
    "question": "4. MPU (Microprocessor Unit) is a part of MCU (Microcontroller Unit)",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 9,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p9::tf64"
  },
  {
    "type": "tf",
    "question": "5. MCU is a part of MPU",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 10,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p10::tf65"
  },
  {
    "type": "tf",
    "question": "1. The GPU assists the primary processor in graphics operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 10,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p10::tf66"
  },
  {
    "type": "tf",
    "question": "2. The GPU is occasionally called Visual Processing Unit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 10,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p10::tf67"
  },
  {
    "type": "tf",
    "question": "3. The GPU is the primary processor in a system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 10,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p10::tf68"
  },
  {
    "type": "tf",
    "question": "1. The DSP deals with complex computations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 10,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p10::tf69"
  },
  {
    "type": "tf",
    "question": "2. The DSP is the primary processor in a system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 10,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p10::tf70"
  },
  {
    "type": "tf",
    "question": "3. The DSP assists in graphics operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 10,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p10::tf71"
  },
  {
    "type": "tf",
    "question": "1. The ALU is responsible for arithmetic and logical operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 11,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p11::tf72"
  },
  {
    "type": "tf",
    "question": "2. The CU is responsible for arithmetic and logical operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 11,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p11::tf73"
  },
  {
    "type": "tf",
    "question": "3. The ALU is a part of the MP inside MP.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 11,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p11::tf74"
  },
  {
    "type": "tf",
    "question": "2. The DSP decreases the load on the primary processor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 11,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p11::tf76"
  },
  {
    "type": "tf",
    "question": "3. The DSP is the primary processor in a system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 11,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p11::tf77"
  },
  {
    "type": "tf",
    "question": "1. A System on Chip (SoC) is a high-performance MCU.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 12,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p12::tf78"
  },
  {
    "type": "tf",
    "question": "2. An SoC integrates multiple components into a single chip.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 12,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p12::tf79"
  },
  {
    "type": "tf",
    "question": "3. An SoC is larger in size compared to a system board.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 12,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p12::tf80"
  },
  {
    "type": "tf",
    "question": "1. BareMetal SW deals with hardware directly.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 12,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p12::tf81"
  },
  {
    "type": "tf",
    "question": "2. OS Applications require a microcontroller with high performance.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 12,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p12::tf82"
  },
  {
    "type": "tf",
    "question": "1. SoC deals with OS Applications because we need a microcontroller with high performance.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 13,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p13::tf83"
  },
  {
    "type": "tf",
    "question": "2. SoC deals with BareMetal SW because we need a microcontroller with high performance.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 13,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p13::tf84"
  },
  {
    "type": "tf",
    "question": "3. High performance is a reason for SoC dealing with OS Applications.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 13,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p13::tf85"
  },
  {
    "type": "tf",
    "question": "1. BareMetal SW not require a microcontroller with high performance.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 13,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p13::tf86"
  },
  {
    "type": "tf",
    "question": "2. Cloud Computing is a type of application for embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 13,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p13::tf87"
  },
  {
    "type": "tf",
    "question": "1. BareMetal SW deals with not highly performance microcontroller.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 13,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p13::tf88"
  },
  {
    "type": "tf",
    "question": "2. OS Applications deal with high performance microcontroller.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 13,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p13::tf89"
  },
  {
    "type": "tf",
    "question": "1. Arduino kit is an example of a kit used in embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 14,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p14::tf90"
  },
  {
    "type": "tf",
    "question": "2. SoC stands for System on Chip.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 14,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p14::tf91"
  },
  {
    "type": "tf",
    "question": "3. Hard Disk is a component of an SoC.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 14,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p14::tf92"
  },
  {
    "type": "tf",
    "question": "1. An ECU stands for Electronic Control Unit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 14,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p14::tf93"
  },
  {
    "type": "tf",
    "question": "2. A large system like a car can consist of at least 200 ECUs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 14,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p14::tf94"
  },
  {
    "type": "tf",
    "question": "3. Sensors convert electrical signals into physical events.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 14,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p14::tf95"
  },
  {
    "type": "tf",
    "question": "1. An actuator converts electrical signals into physical events.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 14,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p14::tf96"
  },
  {
    "type": "tf",
    "question": "2. A motor is an example of an actuator.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 14,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p14::tf97"
  },
  {
    "type": "tf",
    "question": "1. An IC is a component of an embedded system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 15,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p15::tf99"
  },
  {
    "type": "tf",
    "question": "2. A Hard Disk is a component of an embedded system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 15,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p15::tf100"
  },
  {
    "type": "tf",
    "question": "3. An MCU stands for Microcontroller Unit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 15,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p15::tf101"
  },
  {
    "type": "tf",
    "question": "1. The CPU is the primary processor in a computing system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 15,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p15::tf102"
  },
  {
    "type": "tf",
    "question": "2. CPU stands for Central Processing Unit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 15,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p15::tf103"
  },
  {
    "type": "tf",
    "question": "3. A Hard Disk is a component of a computing system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 15,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p15::tf104"
  },
  {
    "type": "tf",
    "question": "4. The ALU is a part of the processor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 15,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p15::tf105"
  },
  {
    "type": "tf",
    "question": "1. The role of the processor includes fetching, decoding, and executing instructions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 16,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p16::tf106"
  },
  {
    "type": "tf",
    "question": "2. The Program Counter (PC) is a register in the register files.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 16,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p16::tf107"
  },
  {
    "type": "tf",
    "question": "3. Storing is a part of the instruction life cycle.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 16,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p16::tf108"
  },
  {
    "type": "tf",
    "question": "1. Instructions are stored in ROM in 0,1 format.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 16,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p16::tf109"
  },
  {
    "type": "tf",
    "question": "2. The program counter contains the memory address of the next instruction to be executed.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 16,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p16::tf110"
  },
  {
    "type": "tf",
    "question": "1. The first step in the instruction life cycle is Fetch.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 17,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p17::tf111"
  },
  {
    "type": "tf",
    "question": "2. The CPU references the instruction register before fetching an instruction from memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 17,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p17::tf112"
  },
  {
    "type": "tf",
    "question": "3. After fetching an instruction, the program counter is increased by 1.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 17,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p17::tf113"
  },
  {
    "type": "tf",
    "question": "1. The program counter contains the memory address of the next instruction.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 17,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p17::tf114"
  },
  {
    "type": "tf",
    "question": "2. The next instruction is the one to be executed after the current one.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 17,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p17::tf115"
  },
  {
    "type": "tf",
    "question": "instruction in the program's sequence.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 17,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p17::tf116"
  },
  {
    "type": "tf",
    "question": "Current instruction in the program's sequence.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 17,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p17::tf117"
  },
  {
    "type": "tf",
    "question": "5. After fetching an instruction, the CPU decreases the program counter by 1.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 17,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p17::tf118"
  },
  {
    "type": "tf",
    "question": "1. The Control Unit (CU) fetches the instruction from ROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf119"
  },
  {
    "type": "tf",
    "question": "2. The fetched instruction is stored in the Program Counter (PC).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf120"
  },
  {
    "type": "tf",
    "question": "3. The Instruction Register (IR) is inside the microprocessor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf121"
  },
  {
    "type": "tf",
    "question": "1. The connection between the memory and CPU is using the Bus.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf122"
  },
  {
    "type": "tf",
    "question": "2. It is easy to deal with the Bus directly.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf123"
  },
  {
    "type": "tf",
    "question": "3. The Instruction Decoder (ID) decodes the instruction to send it to execution.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf124"
  },
  {
    "type": "tf",
    "question": "1. Decoding the instruction means understanding it to send it to execution.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf125"
  },
  {
    "type": "tf",
    "question": "2. The CU sends a signal to the ALU after decoding the instruction.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf126"
  },
  {
    "type": "tf",
    "question": "Instruction Address.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 18,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p18::tf127"
  },
  {
    "type": "tf",
    "question": "1. The second step in the instruction life cycle is Decode.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 19,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p19::tf128"
  },
  {
    "type": "tf",
    "question": "3. The Instruction Decoder (ID) executes the instruction.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 19,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p19::tf129"
  },
  {
    "type": "tf",
    "question": "1. The ALU executes the results of operations such as ADD.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 19,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p19::tf130"
  },
  {
    "type": "tf",
    "question": "2. In old processors, the results of the ALU are stored in the Accumulator.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 19,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p19::tf131"
  },
  {
    "type": "tf",
    "question": "3. In new microprocessors, the results of the ALU are stored in memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 19,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p19::tf132"
  },
  {
    "type": "tf",
    "question": "1. The Instruction Set helps understand that the instruction contains an ADD operation.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 19,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p19::tf133"
  },
  {
    "type": "tf",
    "question": "2. The Instruction Decoder (ID) stores the instruction in memory after decoding it.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 19,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p19::tf134"
  },
  {
    "type": "tf",
    "question": "1. Using assembly language is better than using C language because it is faster.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 20,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p20::tf135"
  },
  {
    "type": "tf",
    "question": "1. If the instruction is * in Microprocessor 1, the compiler converts it into many add operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 20,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p20::tf136"
  },
  {
    "type": "tf",
    "question": "2. Each microprocessor has different machine language to understand.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 20,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p20::tf137"
  },
  {
    "type": "tf",
    "question": "3. the assembly language will vary depending on different microprocessors.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 20,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p20::tf138"
  },
  {
    "type": "tf",
    "question": "4. C language is better than using assembly language.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 20,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p20::tf139"
  },
  {
    "type": "tf",
    "question": "1. RISC stands for Reduced Instruction Set Computing.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 20,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p20::tf140"
  },
  {
    "type": "tf",
    "question": "2. CISC stands for Complex Instruction Set Computing.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 20,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p20::tf141"
  },
  {
    "type": "tf",
    "question": "3. RISC and CISC are the same types of ISA.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 20,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p20::tf142"
  },
  {
    "type": "tf",
    "question": "1. RISC ISAs have a larger number of instructions compared to CISC ISAs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 21,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p21::tf143"
  },
  {
    "type": "tf",
    "question": "2. CISC ISAs require more complex compilers compared to RISC ISAs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 21,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p21::tf144"
  },
  {
    "type": "tf",
    "question": "3. RISC ISAs rely on hardware for instruction execution, while CISC ISAs rely on software.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 21,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p21::tf145"
  },
  {
    "type": "tf",
    "question": "4. CISC ISAs aim to reduce the number of instructions per program.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 21,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p21::tf146"
  },
  {
    "type": "tf",
    "question": "5. RISC ISAs are more suitable for applications with limited memory resources.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 21,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p21::tf147"
  },
  {
    "type": "tf",
    "question": "1. RISC needs a strong compiler to convert complex instructions into simpler ones.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 22,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p22::tf148"
  },
  {
    "type": "tf",
    "question": "2. The Instruction Decoder (ID) is responsible for executing the instruction.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 22,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p22::tf149"
  },
  {
    "type": "tf",
    "question": "3. The two ways for ID manufacturing are Hard-Wired and Memory-Mapped.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 22,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p22::tf150"
  },
  {
    "type": "tf",
    "question": "1. Hard-Wired ID consists of a set of logic gates.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 22,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p22::tf151"
  },
  {
    "type": "tf",
    "question": "2. Hard-Wired consists of set of logic gates, so ID is fast.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 22,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p22::tf152"
  },
  {
    "type": "tf",
    "question": "3. Hard-Wired consists of set of logic gates, so ID is slow.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 22,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p22::tf153"
  },
  {
    "type": "tf",
    "question": "4. Memory-Mapped ID stores instructions in memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 22,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p22::tf154"
  },
  {
    "type": "tf",
    "question": "5. RISC uses Memory-Mapped ID.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 22,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p22::tf155"
  },
  {
    "type": "tf",
    "question": "1. The Instruction Decoder (ID) in RISC is bigger than in CISC.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf156"
  },
  {
    "type": "tf",
    "question": "2. The ALU in CISC is small.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf157"
  },
  {
    "type": "tf",
    "question": "3. The cost of the software (compiler) in RISC is high.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf158"
  },
  {
    "type": "tf",
    "question": "1. The performance time in RISC is time in conversion.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf159"
  },
  {
    "type": "tf",
    "question": "2. The power consumption of the ALU in RISC is high.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf160"
  },
  {
    "type": "tf",
    "question": "3. The power consumption of the ID in CISC is less.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf161"
  },
  {
    "type": "tf",
    "question": "1. RISC is used in embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf162"
  },
  {
    "type": "tf",
    "question": "2. CISC is used in high-performance computers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf163"
  },
  {
    "type": "tf",
    "question": "3. RISC is used in embedded systems because it is high performance.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 23,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p23::tf164"
  },
  {
    "type": "tf",
    "question": "Registers (SPR).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 24,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p24::tf165"
  },
  {
    "type": "tf",
    "question": "2. General Purpose Registers (GPR) store data temporarily.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 24,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p24::tf166"
  },
  {
    "type": "tf",
    "question": "3. Program instructions are stored in General Purpose Registers (GPR).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 24,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p24::tf167"
  },
  {
    "type": "tf",
    "question": "1. The Program Counter (PC) holds the address of the next instruction.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 24,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p24::tf168"
  },
  {
    "type": "tf",
    "question": "2. The Stack Pointer (SP) stores the memory address of the last data element added to the stack.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 24,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p24::tf169"
  },
  {
    "type": "tf",
    "question": "3. The stack is used to store instructions permanently.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 24,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p24::tf170"
  },
  {
    "type": "tf",
    "question": "1. The Accumulator (ACC) stores results from the ALU temporarily.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 25,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p25::tf171"
  },
  {
    "type": "tf",
    "question": "2. The Instruction Register (IR) stores instructions after fetching from memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 25,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p25::tf172"
  },
  {
    "type": "tf",
    "question": "3. The Process Status Word (PSW) stores instructions permanently.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 25,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p25::tf173"
  },
  {
    "type": "tf",
    "question": "1. Jump instructions like JMP alter the flow of execution.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 25,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p25::tf174"
  },
  {
    "type": "tf",
    "question": "2. The Program Counter (PC) points to a new address in memory in jump instructions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 25,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p25::tf175"
  },
  {
    "type": "tf",
    "question": "3. The increment instruction (INC) subtracts 1 from a register or memory location.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 25,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p25::tf176"
  },
  {
    "type": "tf",
    "question": "designs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 26,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p26::tf177"
  },
  {
    "type": "tf",
    "question": "ALU in certain processor designs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 26,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p26::tf178"
  },
  {
    "type": "tf",
    "question": "1. Memory stores data and instructions in a computing system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 26,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p26::tf179"
  },
  {
    "type": "tf",
    "question": "2. The width of the memory register in an 8-bit architecture is 16 bits.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 26,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p26::tf180"
  },
  {
    "type": "tf",
    "question": "3. The maximum size of operands in the ALU in an 8-bit architecture is 8 bits.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 26,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p26::tf181"
  },
  {
    "type": "tf",
    "question": "1. Slicing is the solution if the two operands are larger than 8 bits in an 8-bit architecture.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf182"
  },
  {
    "type": "tf",
    "question": "2. Each location in an 8-bit architecture is 2 bytes.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf183"
  },
  {
    "type": "tf",
    "question": "3. Each bit holds a value of 0 or 1 in an 8-bit architecture.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf184"
  },
  {
    "type": "tf",
    "question": "1. Accessing the memory means reading or writing on it.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf185"
  },
  {
    "type": "tf",
    "question": "2. Access time is the time it takes to execute instructions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf186"
  },
  {
    "type": "tf",
    "question": "3. Write access time is bigger than read access time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf187"
  },
  {
    "type": "tf",
    "question": "1. The basic memory element is a D Flip Flop.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf188"
  },
  {
    "type": "tf",
    "question": "2. The input of a D Flip Flop is Q.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf189"
  },
  {
    "type": "tf",
    "question": "3. The output of a D Flip Flop is Q.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 27,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p27::tf190"
  },
  {
    "type": "tf",
    "question": "o The clock signal is not necessary for organizing tasks in a digital circuit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 28,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p28::tf191"
  },
  {
    "type": "tf",
    "question": "o The clock signal ensures that everything happens at the right time in an orderly manner.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 28,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p28::tf192"
  },
  {
    "type": "tf",
    "question": "o The clock signal is compared to a light turning on and off in a consistent pattern.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 28,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p28::tf193"
  },
  {
    "type": "tf",
    "question": "o A D Flip-Flop can store multiple bits of data.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 30,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p30::tf194"
  },
  {
    "type": "tf",
    "question": "o The value at Q in a D Flip-Flop stays the same until the next clock edge happens.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 30,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p30::tf195"
  },
  {
    "type": "tf",
    "question": "o The D Flip-Flop uses the clock signal to decide when to store data.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 30,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p30::tf196"
  },
  {
    "type": "tf",
    "question": "o The clock signal repeats in a consistent pattern.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 30,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p30::tf197"
  },
  {
    "type": "tf",
    "question": "o A high (1) signal means the clock signal is off.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 30,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p30::tf198"
  },
  {
    "type": "tf",
    "question": "o A low (0) signal means the clock signal is off.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 30,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p30::tf199"
  },
  {
    "type": "tf",
    "question": "o The data bus contains the address of the memory location.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 33,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p33::tf200"
  },
  {
    "type": "tf",
    "question": "o The control bus manages the information flow between components.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 33,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p33::tf201"
  },
  {
    "type": "tf",
    "question": "o The control bus indicates whether the operation is a read or a write.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 33,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p33::tf202"
  },
  {
    "type": "tf",
    "question": "1) A MOSFET is used for logic operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 37,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p37::tf203"
  },
  {
    "type": "tf",
    "question": "2) A MOSFET has 3 pins.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 37,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p37::tf204"
  },
  {
    "type": "tf",
    "question": "3) The pins of a MOSFET are called Source, Gate, Base.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 37,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p37::tf205"
  },
  {
    "type": "tf",
    "question": "1. ROM is a type of volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 41,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p41::tf206"
  },
  {
    "type": "tf",
    "question": "2. The access time of ROM is faster than RAM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 41,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p41::tf207"
  },
  {
    "type": "tf",
    "question": "3. ROM is based on floating gate MOSFET technology.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 41,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p41::tf208"
  },
  {
    "type": "tf",
    "question": "1. The floating gate in a MOSFET is connected directly to the control circuitry.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 42,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p42::tf209"
  },
  {
    "type": "tf",
    "question": "2. The floating gate can retain charge even when power is removed.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 42,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p42::tf210"
  },
  {
    "type": "tf",
    "question": "3. Conventional MOSFETs have a floating gate.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 42,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p42::tf211"
  },
  {
    "type": "tf",
    "question": "1. The programming state means the bit is now programmed and contains the charge value.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 42,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p42::tf212"
  },
  {
    "type": "tf",
    "question": "2. The floating gate will lose its charge when power is disconnected.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 42,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p42::tf213"
  },
  {
    "type": "tf",
    "question": "3. The charge in the floating gate is trapped between two isolating regions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 42,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p42::tf214"
  },
  {
    "type": "tf",
    "question": "1. The drain is connected to the ground during the erasing process.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 43,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p43::tf215"
  },
  {
    "type": "tf",
    "question": "2. The floating gate will contain a positive charge in the programming state.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 43,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p43::tf216"
  },
  {
    "type": "tf",
    "question": "3. The charge in the floating gate is attracted to the drain during the erasing state.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 43,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p43::tf217"
  },
  {
    "type": "tf",
    "question": "1. The processor can write data on ROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 43,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p43::tf218"
  },
  {
    "type": "tf",
    "question": "2. Mask Programmable ROM can be reprogrammed if there are bugs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 43,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p43::tf219"
  },
  {
    "type": "tf",
    "question": "3. The BIOS chip is an example of Mask Programmable ROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 43,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p43::tf220"
  },
  {
    "type": "tf",
    "question": "1. PROM can be programmed multiple times.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 44,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p44::tf221"
  },
  {
    "type": "tf",
    "question": "2. Each fuse in PROM represents a bit value.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 44,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p44::tf222"
  },
  {
    "type": "tf",
    "question": "3. The user installs the code on PROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 44,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p44::tf223"
  },
  {
    "type": "tf",
    "question": "1. EPROM data can be affected by radiation and noise.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 44,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p44::tf224"
  },
  {
    "type": "tf",
    "question": "2. EPROM can be erased using high voltage.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 44,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p44::tf225"
  },
  {
    "type": "tf",
    "question": "3. EPROM is a type of volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 44,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p44::tf226"
  },
  {
    "type": "tf",
    "question": "1. SRAM is a type of non-volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 45,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p45::tf227"
  },
  {
    "type": "tf",
    "question": "2. Mask Programmable ROM is a type of non-volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 45,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p45::tf228"
  },
  {
    "type": "tf",
    "question": "3. Hybrid memory combines features of both volatile and non-volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 45,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p45::tf229"
  },
  {
    "type": "tf",
    "question": "1. The floating gate will contain a negative charge in the erasing state.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 45,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p45::tf230"
  },
  {
    "type": "tf",
    "question": "2. The charge in the floating gate is trapped between two isolating regions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 45,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p45::tf231"
  },
  {
    "type": "tf",
    "question": "3. The bit holds a zero value in the programming state.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 45,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p45::tf232"
  },
  {
    "type": "tf",
    "question": "1. Flash memory is a type of volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 46,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p46::tf233"
  },
  {
    "type": "tf",
    "question": "2. Flash memory can be erased and reprogrammed multiple times.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 46,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p46::tf234"
  },
  {
    "type": "tf",
    "question": "3. Flash memory has a high endurance of 10,000 cycles.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 46,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p46::tf235"
  },
  {
    "type": "tf",
    "question": "1. NVRAM is a type of volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 46,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p46::tf236"
  },
  {
    "type": "tf",
    "question": "2. NVRAM can be erased and reprogrammed multiple times.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 46,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p46::tf237"
  },
  {
    "type": "tf",
    "question": "3. NVRAM is faster than ROM",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 46,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p46::tf238"
  },
  {
    "type": "tf",
    "question": "1. Hybrid memory (𝑬𝟐PROM) is a type of volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 47,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p47::tf239"
  },
  {
    "type": "tf",
    "question": "2. Hybrid memory (𝑬𝟐PROM) can be erased and reprogrammed multiple times.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 47,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p47::tf240"
  },
  {
    "type": "tf",
    "question": "3. Hybrid memory (𝑬𝟐PROM) combines features of both volatile and non-volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 47,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p47::tf241"
  },
  {
    "type": "tf",
    "question": "1. Cache memory is a type of volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 47,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p47::tf242"
  },
  {
    "type": "tf",
    "question": "2. Cache memory can be erased and reprogrammed multiple times.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 47,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p47::tf243"
  },
  {
    "type": "tf",
    "question": "1. EEPROM is a type of volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 48,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p48::tf244"
  },
  {
    "type": "tf",
    "question": "2. EEPROM can be erased and reprogrammed multiple times.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 48,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p48::tf245"
  },
  {
    "type": "tf",
    "question": "3. EEPROM has a high endurance of 100,000 cycles.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 48,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p48::tf246"
  },
  {
    "type": "tf",
    "question": "1. Level 1 (L1) cache is slower than Level 2 (L2).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 49,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p49::tf247"
  },
  {
    "type": "tf",
    "question": "2. Each core in a microprocessor contains its own Level 1 (L1) cache.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 49,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p49::tf248"
  },
  {
    "type": "tf",
    "question": "3. Cache coherence ensures that changes in one cache are reflected in other caches.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 49,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p49::tf249"
  },
  {
    "type": "tf",
    "question": "1. Cache coherence ensures that changes in one cache are reflected in other caches.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 49,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p49::tf250"
  },
  {
    "type": "tf",
    "question": "2. Each cache has SRAM and a controller to manage coherence.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 49,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p49::tf251"
  },
  {
    "type": "tf",
    "question": "3. Cache coherence reduces the need for multiple cores in a microprocessor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 49,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p49::tf252"
  },
  {
    "type": "tf",
    "question": "1. Register files are faster than cache memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf253"
  },
  {
    "type": "tf",
    "question": "2. RAM is faster than ROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf254"
  },
  {
    "type": "tf",
    "question": "3. Cache memory requires buses for CPU access.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf255"
  },
  {
    "type": "tf",
    "question": "4. In cache Memory L1 is the fastest.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf256"
  },
  {
    "type": "tf",
    "question": "5. In cache Memory L2 is faster than L3, and slower than L1.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf257"
  },
  {
    "type": "tf",
    "question": "6. In cache Memory L3 is lower than L2.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf258"
  },
  {
    "type": "tf",
    "question": "1. An interrupt is a mechanism that temporarily halts the normal execution of a program.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf259"
  },
  {
    "type": "tf",
    "question": "2. The processor does not return to the main program after executing the ISR.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf260"
  },
  {
    "type": "tf",
    "question": "3. An ISR is a special routine executed when an interrupt occurs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 50,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p50::tf261"
  },
  {
    "type": "tf",
    "question": "1. Polling is a method where a device continuously checks the status of another device.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 51,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p51::tf262"
  },
  {
    "type": "tf",
    "question": "2. Polling involves sending requests or queries to a device and waiting for a response.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 51,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p51::tf263"
  },
  {
    "type": "tf",
    "question": "3. Polling is the same as executing an ISR.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 51,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p51::tf264"
  },
  {
    "type": "tf",
    "question": "1. Interrupts prevent the need for constantly checking for conditions (polling).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 51,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p51::tf265"
  },
  {
    "type": "tf",
    "question": "2. Interrupts allow the system to respond to external events in real time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 51,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p51::tf266"
  },
  {
    "type": "tf",
    "question": "3. Interrupts reduce system efficiency.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 51,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p51::tf267"
  },
  {
    "type": "tf",
    "question": "1. Interrupts can be generated by both external devices and software.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 52,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p52::tf268"
  },
  {
    "type": "tf",
    "question": "2. A sensor sending a signal to the microcontroller is an example of an internal interrupt.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 52,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p52::tf269"
  },
  {
    "type": "tf",
    "question": "3. A timer overflow is an example of an internal interrupt.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 52,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p52::tf270"
  },
  {
    "type": "tf",
    "question": "1. The first step in the interrupt processing flow is ISR execution.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 52,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p52::tf271"
  },
  {
    "type": "tf",
    "question": "3. After the ISR is executed, the context is restored, and execution returns to the main program.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 52,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p52::tf272"
  },
  {
    "type": "tf",
    "question": "1. Hardware interrupts are triggered by external devices.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 53,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p53::tf273"
  },
  {
    "type": "tf",
    "question": "2. Software interrupts are initiated by program commands.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 53,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p53::tf274"
  },
  {
    "type": "tf",
    "question": "3. Internal interrupts are triggered by external events.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 53,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p53::tf275"
  },
  {
    "type": "tf",
    "question": "1. Maskable interrupts can be disabled by the processor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 53,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p53::tf276"
  },
  {
    "type": "tf",
    "question": "2. Timer interrupts are an example of non-maskable interrupts.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 53,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p53::tf277"
  },
  {
    "type": "tf",
    "question": "3. Non-maskable interrupts are used for critical errors or system events and cannot be disabled.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 53,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p53::tf278"
  },
  {
    "type": "tf",
    "question": "1. An ISR is a special function executed in response to an interrupt.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 54,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p54::tf279"
  },
  {
    "type": "tf",
    "question": "2. Long delays, I/O operations, or complex tasks should be avoided within an ISR.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 54,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p54::tf280"
  },
  {
    "type": "tf",
    "question": "3. ISRs should be kept short and fast to increase polling frequency.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 54,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p54::tf281"
  },
  {
    "type": "tf",
    "question": "1. The Interrupt Vector Table determines the priority and routing of interrupts.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 54,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p54::tf282"
  },
  {
    "type": "tf",
    "question": "2. Interrupt nesting allows higher-priority interrupts to preempt lower-priority ISRs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 54,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p54::tf283"
  },
  {
    "type": "tf",
    "question": "3. Executing multiple ISRs simultaneously is an example of interrupt nesting.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 54,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p54::tf284"
  },
  {
    "type": "tf",
    "question": "1. Disabling interrupts prevents all interrupts from being processed for a period.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 55,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p55::tf285"
  },
  {
    "type": "tf",
    "question": "2. Masking interrupts disables all interrupts regardless of priority levels.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 55,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p55::tf286"
  },
  {
    "type": "tf",
    "question": "1. External interrupts are triggered by internal timers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 55,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p55::tf287"
  },
  {
    "type": "tf",
    "question": "2. Timer interrupts are generated by hardware timers to handle periodic tasks.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 55,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p55::tf288"
  },
  {
    "type": "tf",
    "question": "3. A watchdog timer resets the system in case of software malfunction.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 55,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p55::tf289"
  },
  {
    "type": "tf",
    "question": "1. The first step in handling a timer interrupt is to configure the timer.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 56,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p56::tf290"
  },
  {
    "type": "tf",
    "question": "in the interrupt controller.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 56,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p56::tf291"
  },
  {
    "type": "tf",
    "question": "3. The interrupt service routine for a timer interrupt is executed when the timer overflows.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 56,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p56::tf292"
  },
  {
    "type": "tf",
    "question": "corresponding ISR.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 56,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p56::tf293"
  },
  {
    "type": "tf",
    "question": "2. Interrupt priority does not affect latency.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 56,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p56::tf294"
  },
  {
    "type": "tf",
    "question": "3. Longer ISRs increase latency for subsequent interrupts.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 56,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p56::tf295"
  },
  {
    "type": "tf",
    "question": "1. Critical section management involves protecting shared resources during ISR execution.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 57,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p57::tf296"
  },
  {
    "type": "tf",
    "question": "2. Nested interrupts involve managing the nesting of multiple interrupts for high-priority tasks.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 57,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p57::tf297"
  },
  {
    "type": "tf",
    "question": "1. Interrupts allow real-time efficient handling of external and internal events.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 57,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p57::tf298"
  },
  {
    "type": "tf",
    "question": "development.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 58,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p58::tf299"
  },
  {
    "type": "tf",
    "question": "3. Proper ISR design is essential for reliable and efficient interrupt handling.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 58,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p58::tf300"
  },
  {
    "type": "tf",
    "question": "other hardware.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 58,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p58::tf301"
  },
  {
    "type": "tf",
    "question": "each other.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 59,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p59::tf302"
  },
  {
    "type": "tf",
    "question": "2. UART is used for one-on-one communication.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 59,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p59::tf303"
  },
  {
    "type": "tf",
    "question": "3. SPI is known for short-distance communication.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 59,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p59::tf304"
  },
  {
    "type": "tf",
    "question": "1. I2C is good for short distances and only needs two wires.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 59,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p59::tf305"
  },
  {
    "type": "tf",
    "question": "2. CAN is commonly used in cars and factories.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 59,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p59::tf306"
  },
  {
    "type": "tf",
    "question": "3. I2C is known for high-speed data transfer.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 59,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p59::tf307"
  },
  {
    "type": "tf",
    "question": "1. Protocols in embedded systems ensure that data is exchanged correctly without errors.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 60,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p60::tf308"
  },
  {
    "type": "tf",
    "question": "2. Protocols decide how data looks when it should be sent and how errors are handled.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 60,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p60::tf309"
  },
  {
    "type": "tf",
    "question": "3. Protocols increase power consumption in embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 60,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p60::tf310"
  },
  {
    "type": "tf",
    "question": "if needed.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 60,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p60::tf311"
  },
  {
    "type": "tf",
    "question": "2. Following communication protocols helps different systems work together smoothly.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 60,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p60::tf312"
  },
  {
    "type": "tf",
    "question": "3. Embedded systems often use a single protocol to do their job well.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 60,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p60::tf313"
  },
  {
    "type": "tf",
    "question": "1. Serial communication sends data bit by bit, one after another.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 61,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p61::tf314"
  },
  {
    "type": "tf",
    "question": "2. Parallel communication sends multiple bits at the same time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 61,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p61::tf315"
  },
  {
    "type": "tf",
    "question": "3. Serial communication uses more wires than parallel communication.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 61,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p61::tf316"
  },
  {
    "type": "tf",
    "question": "1. UART is a simple protocol that sends data one bit at a time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 61,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p61::tf317"
  },
  {
    "type": "tf",
    "question": "2. UART uses two wires: one for sending data (TX) and one for receiving data (RX).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 61,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p61::tf318"
  },
  {
    "type": "tf",
    "question": "3. UART needs a clock signal to synchronize the data.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 61,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p61::tf319"
  },
  {
    "type": "tf",
    "question": "1. I2C uses two wires: one for data (SDA) and one for clock (SCL).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 62,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p62::tf320"
  },
  {
    "type": "tf",
    "question": "2. Multiple devices can share the same bus (data line) in I2C.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 62,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p62::tf321"
  },
  {
    "type": "tf",
    "question": "3. I2C is often used to connect sensors and peripherals to microcontrollers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 62,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p62::tf322"
  },
  {
    "type": "tf",
    "question": "1. SPI is known for fast communication and connecting many devices.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 62,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p62::tf323"
  },
  {
    "type": "tf",
    "question": "2. SPI uses four wires: MOSI, MISO, SCK, and SS.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 62,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p62::tf324"
  },
  {
    "type": "tf",
    "question": "3. SPI is a half-duplex communication protocol.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 62,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p62::tf325"
  },
  {
    "type": "tf",
    "question": "1. CAN is used for automotive systems and industrial machines.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 63,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p63::tf326"
  },
  {
    "type": "tf",
    "question": "2. CAN is fault-tolerant and used for real-time communication.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 63,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p63::tf327"
  },
  {
    "type": "tf",
    "question": "3. CAN is commonly used in personal computers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 63,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p63::tf328"
  },
  {
    "type": "tf",
    "question": "1. USB is used for high-speed communication and connecting a wide variety of devices.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 63,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p63::tf329"
  },
  {
    "type": "tf",
    "question": "2. USB can transfer data at very high speeds and provide power to connected devices.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 63,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p63::tf330"
  },
  {
    "type": "tf",
    "question": "3. USB is less commonly used in embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 63,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p63::tf331"
  },
  {
    "type": "tf",
    "question": "1. Bluetooth is used for short-distance communication.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 64,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p64::tf332"
  },
  {
    "type": "tf",
    "question": "2. Bluetooth has high power consumption.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 64,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p64::tf333"
  },
  {
    "type": "tf",
    "question": "3. Bluetooth is commonly used in wireless headphones, heart rate monitors, and smartwatches.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 64,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p64::tf334"
  },
  {
    "type": "tf",
    "question": "1. Wi-Fi is used for high-speed wireless communication and connecting devices to the internet.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 64,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p64::tf335"
  },
  {
    "type": "tf",
    "question": "2. Wi-Fi has low power consumption.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 64,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p64::tf336"
  },
  {
    "type": "tf",
    "question": "3. Wi-Fi is commonly used in smart home systems, cameras, and computers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 64,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p64::tf337"
  },
  {
    "type": "tf",
    "question": "communication protocol for an embedded system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 65,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p65::tf338"
  },
  {
    "type": "tf",
    "question": "2. UART or SPI are suitable protocols for short distances.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 65,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p65::tf339"
  },
  {
    "type": "tf",
    "question": "3. I2C is suitable for high data rates.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 65,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p65::tf340"
  },
  {
    "type": "tf",
    "question": "1. Bluetooth Low Energy (BLE) is suitable for low power consumption.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 65,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p65::tf341"
  },
  {
    "type": "tf",
    "question": "2. UART is simpler to use compared to CAN or USB.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 65,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p65::tf342"
  },
  {
    "type": "tf",
    "question": "3. CAN or USB offer better performance but are more complex than UART.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 65,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p65::tf343"
  },
  {
    "type": "tf",
    "question": "aimed at achieving miniaturization and tight integration, as seen in modern smartphones.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 66,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p66::tf344"
  },
  {
    "type": "tf",
    "question": "irrelevant for wall-plugged devices, allowing unrestricted energy use without impacting usability.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 66,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p66::tf345"
  },
  {
    "type": "tf",
    "question": "board, making it ideal for iterative changes in hardware layout.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 66,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p66::tf346"
  },
  {
    "type": "tf",
    "question": "1. The AGC interface (DSKY) looked similar to a calculator keypad.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf347"
  },
  {
    "type": "tf",
    "question": "2. Intel 4004 was the world’s first general-purpose 8-bit microprocessor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf348"
  },
  {
    "type": "tf",
    "question": "3. ASICs are designed for general-purpose use.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf349"
  },
  {
    "type": "tf",
    "question": "4. Fourth-generation embedded systems focus on system miniaturization and integration.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf350"
  },
  {
    "type": "tf",
    "question": "5. Medium-scale embedded systems usually contain an operating system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf351"
  },
  {
    "type": "tf",
    "question": "6. Large-scale embedded systems are not time-critical.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf352"
  },
  {
    "type": "tf",
    "question": "7. Hard real-time systems cannot tolerate missing a deadline.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf353"
  },
  {
    "type": "tf",
    "question": "8. Event-triggered systems run according to a fixed static schedule.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf354"
  },
  {
    "type": "tf",
    "question": "9. Time-triggered systems are predictable by nature.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf355"
  },
  {
    "type": "tf",
    "question": "10. Small-scale embedded systems are high-performance and high-cost.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 70,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p70::tf356"
  },
  {
    "type": "tf",
    "question": "1. Embedded system applications are limited to a few domains.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf357"
  },
  {
    "type": "tf",
    "question": "2. Refrigerators are considered household embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf358"
  },
  {
    "type": "tf",
    "question": "3. ABS uses sensors and an ECU to prevent wheel lock.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf359"
  },
  {
    "type": "tf",
    "question": "4. Feeling a pulsing sensation in the brake pedal indicates ABS activation.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf360"
  },
  {
    "type": "tf",
    "question": "5. Healthcare devices such as EEG machines use embedded systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf361"
  },
  {
    "type": "tf",
    "question": "6. Data collection in embedded systems can include both analog and digital signals.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf362"
  },
  {
    "type": "tf",
    "question": "7. Network switches are an example of a data communication embedded system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf363"
  },
  {
    "type": "tf",
    "question": "8. Signal processing embedded systems often require high computation.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf364"
  },
  {
    "type": "tf",
    "question": "9. Monitoring embedded systems can control the variables they observe.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 73,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p73::tf365"
  },
  {
    "type": "tf",
    "question": "1. A control embedded system uses sensors to detect changes and actuators to apply corrections.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf366"
  },
  {
    "type": "tf",
    "question": "2. Monitoring systems can control variables.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf367"
  },
  {
    "type": "tf",
    "question": "3. Application-Specific UI systems contain standard, general-purpose interfaces.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf368"
  },
  {
    "type": "tf",
    "question": "4. The design process of an embedded system begins with defining requirements.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf369"
  },
  {
    "type": "tf",
    "question": "5. Functional requirements include cost and performance constraints.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf370"
  },
  {
    "type": "tf",
    "question": "6. Non-functional requirements describe how well the system must perform.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf371"
  },
  {
    "type": "tf",
    "question": "7. Hard performance deadlines cannot be violated.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf372"
  },
  {
    "type": "tf",
    "question": "8. NRE cost refers to the cost of repeated production.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf373"
  },
  {
    "type": "tf",
    "question": "9. Battery-powered systems usually require strict power constraints.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 76,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p76::tf374"
  },
  {
    "type": "tf",
    "question": "architect.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf375"
  },
  {
    "type": "tf",
    "question": "2. The GPS map database is responsible for rendering pixels on the display.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf376"
  },
  {
    "type": "tf",
    "question": "3. In architecture design, non-functional specifications must be considered.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf377"
  },
  {
    "type": "tf",
    "question": "4. The GPS Receiver determines the current location using satellite signals.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf378"
  },
  {
    "type": "tf",
    "question": "5. The CPU displays the final image directly to the screen.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf379"
  },
  {
    "type": "tf",
    "question": "6. System integration typically reveals new bugs not seen before.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf380"
  },
  {
    "type": "tf",
    "question": "7. A microprocessor is an independent device and does not require external chips.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf381"
  },
  {
    "type": "tf",
    "question": "8. A microcontroller includes many features of a microprocessor in a single chip.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf382"
  },
  {
    "type": "tf",
    "question": "9. In a GPS system, the timer helps with periodic updates.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf383"
  },
  {
    "type": "tf",
    "question": "10. The user interface component is responsible for interacting with the user.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "page": 78,
    "id": "Embeeded System (Mid+Final) Revision (2025-2026)::p78::tf384"
  }
]
