verilog work "../../../SDRAM_TOP/rtl/vga_ctl.v"
