// Seed: 2052979606
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    input  tri1 id_3,
    input  wand id_4,
    input  tri0 id_5,
    input  wire id_6,
    output wand id_7
);
  if (1) begin
    wire id_9;
  end else begin
    assign id_1 = id_5;
  end
  module_2();
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_0, id_1, id_1, id_0, id_0, id_2, id_0, id_1
  );
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
