;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 8
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 83480
Time = 14.18
CyclesPerSecond = 5886

; Dispatch stage
Dispatch.Uop.nop = 1012
Dispatch.Uop.move = 10106
Dispatch.Uop.add = 20874
Dispatch.Uop.sub = 27726
Dispatch.Uop.mult = 245
Dispatch.Uop.div = 80
Dispatch.Uop.effaddr = 56583
Dispatch.Uop.and = 11773
Dispatch.Uop.or = 719
Dispatch.Uop.xor = 2198
Dispatch.Uop.not = 28
Dispatch.Uop.shift = 1323
Dispatch.Uop.sign = 214
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 32729
Dispatch.Uop.store = 21656
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2346
Dispatch.Uop.ret = 1796
Dispatch.Uop.jump = 1789
Dispatch.Uop.branch = 22691
Dispatch.Uop.ibranch = 1520
Dispatch.Uop.syscall = 166
Dispatch.Integer = 115614
Dispatch.Logic = 16255
Dispatch.FloatingPoint = 0
Dispatch.Memory = 54385
Dispatch.Ctrl = 30142
Dispatch.WndSwitch = 4142
Dispatch.Total = 217574
Dispatch.IPC = 2.606
Dispatch.DutyCycle = 0.6516

; Issue stage
Issue.Uop.nop = 677
Issue.Uop.move = 6997
Issue.Uop.add = 18247
Issue.Uop.sub = 21752
Issue.Uop.mult = 184
Issue.Uop.div = 48
Issue.Uop.effaddr = 46119
Issue.Uop.and = 9382
Issue.Uop.or = 439
Issue.Uop.xor = 1679
Issue.Uop.not = 8
Issue.Uop.shift = 881
Issue.Uop.sign = 80
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 24620
Issue.Uop.store = 13768
Issue.Uop.prefetch = 0
Issue.Uop.call = 1921
Issue.Uop.ret = 1353
Issue.Uop.jump = 1458
Issue.Uop.branch = 17633
Issue.Uop.ibranch = 1453
Issue.Uop.syscall = 152
Issue.Integer = 93347
Issue.Logic = 12469
Issue.FloatingPoint = 0
Issue.Memory = 38388
Issue.Ctrl = 23818
Issue.WndSwitch = 3274
Issue.Total = 168851
Issue.IPC = 2.023
Issue.DutyCycle = 0.5057

; Commit stage
Commit.Uop.nop = 104
Commit.Uop.move = 4624
Commit.Uop.add = 14688
Commit.Uop.sub = 17584
Commit.Uop.mult = 176
Commit.Uop.div = 40
Commit.Uop.effaddr = 35936
Commit.Uop.and = 8656
Commit.Uop.or = 392
Commit.Uop.xor = 1280
Commit.Uop.not = 8
Commit.Uop.shift = 784
Commit.Uop.sign = 80
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 22472
Commit.Uop.store = 13768
Commit.Uop.prefetch = 0
Commit.Uop.call = 1376
Commit.Uop.ret = 1320
Commit.Uop.jump = 816
Commit.Uop.branch = 17128
Commit.Uop.ibranch = 872
Commit.Uop.syscall = 144
Commit.Integer = 73048
Commit.Logic = 11200
Commit.FloatingPoint = 0
Commit.Memory = 36240
Commit.Ctrl = 21512
Commit.WndSwitch = 2696
Commit.Total = 142248
Commit.IPC = 1.704
Commit.DutyCycle = 0.426

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 21512
Commit.Squashed = 75326
Commit.Mispred = 5742
Commit.PredAcc = 0.7331


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4986
fu.IntAdd.Denied = 18
fu.IntAdd.WaitingTime = 0.006418
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5779
fu.EffAddr.Denied = 754
fu.EffAddr.WaitingTime = 0.1101
fu.Logic.Accesses = 1557
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07707
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9393
Dispatch.Stall.uop_queue = 283486
Dispatch.Stall.rob = 22012
Dispatch.Stall.iq = 538
Dispatch.Stall.lsq = 595
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 31

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1260
Dispatch.Uop.add = 2603
Dispatch.Uop.sub = 3451
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7072
Dispatch.Uop.and = 1475
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 274
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 164
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4091
Dispatch.Uop.store = 2710
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 295
Dispatch.Uop.ret = 226
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2836
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14427
Dispatch.Logic = 2034
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6801
Dispatch.Ctrl = 3765
Dispatch.WndSwitch = 521
Dispatch.Total = 27174
Dispatch.IPC = 0.3255
Dispatch.DutyCycle = 0.08138

; Issue stage
Issue.Uop.nop = 86
Issue.Uop.move = 871
Issue.Uop.add = 2274
Issue.Uop.sub = 2712
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5779
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3076
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 241
Issue.Uop.ret = 170
Issue.Uop.jump = 181
Issue.Uop.branch = 2203
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11665
Issue.Logic = 1557
Issue.FloatingPoint = 0
Issue.Memory = 4797
Issue.Ctrl = 2971
Issue.WndSwitch = 411
Issue.Total = 21095
Issue.IPC = 0.2527
Issue.DutyCycle = 0.06317

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9393
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1260
Dispatch.Uop.add = 2603
Dispatch.Uop.sub = 3451
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7072
Dispatch.Uop.and = 1475
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 274
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 164
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4091
Dispatch.Uop.store = 2710
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 295
Dispatch.Uop.ret = 226
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2836
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14427
Dispatch.Logic = 2034
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6801
Dispatch.Ctrl = 3765
Dispatch.WndSwitch = 521
Dispatch.Total = 27174
Dispatch.IPC = 0.3255
Dispatch.DutyCycle = 0.08138

; Issue stage
Issue.Uop.nop = 86
Issue.Uop.move = 871
Issue.Uop.add = 2274
Issue.Uop.sub = 2712
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5779
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3076
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 241
Issue.Uop.ret = 170
Issue.Uop.jump = 181
Issue.Uop.branch = 2203
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11665
Issue.Logic = 1557
Issue.FloatingPoint = 0
Issue.Memory = 4797
Issue.Ctrl = 2971
Issue.WndSwitch = 411
Issue.Total = 21095
Issue.IPC = 0.2527
Issue.DutyCycle = 0.06317

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9393
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27174
IQ.Size = 40
IQ.Reads = 16298
IQ.Writes = 20373
LSQ.Size = 20
LSQ.Reads = 4797
LSQ.Writes = 6801
RF_Int.Size = 80
RF_Int.Reads = 23989
RF_Int.Writes = 15505
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31353
RAT.IntWrites = 17951
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4021
BTB.Writes = 2689


; Statistics for core 1
[ Core 1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4983
fu.IntAdd.Denied = 18
fu.IntAdd.WaitingTime = 0.007225
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5767
fu.EffAddr.Denied = 825
fu.EffAddr.WaitingTime = 0.1155
fu.Logic.Accesses = 1561
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07687
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9474
Dispatch.Stall.uop_queue = 278531
Dispatch.Stall.rob = 20548
Dispatch.Stall.iq = 496
Dispatch.Stall.lsq = 579
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 6427

; Dispatch stage
Dispatch.Uop.nop = 126
Dispatch.Uop.move = 1277
Dispatch.Uop.add = 2595
Dispatch.Uop.sub = 3477
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7095
Dispatch.Uop.and = 1472
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 278
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 169
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4096
Dispatch.Uop.store = 2713
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 293
Dispatch.Uop.ret = 223
Dispatch.Uop.jump = 226
Dispatch.Uop.branch = 2847
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14484
Dispatch.Logic = 2041
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6809
Dispatch.Ctrl = 3774
Dispatch.WndSwitch = 516
Dispatch.Total = 27255
Dispatch.IPC = 0.3265
Dispatch.DutyCycle = 0.08162

; Issue stage
Issue.Uop.nop = 84
Issue.Uop.move = 884
Issue.Uop.add = 2259
Issue.Uop.sub = 2724
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5767
Issue.Uop.and = 1174
Issue.Uop.or = 54
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3070
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 242
Issue.Uop.ret = 167
Issue.Uop.jump = 184
Issue.Uop.branch = 2201
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11663
Issue.Logic = 1561
Issue.FloatingPoint = 0
Issue.Memory = 4791
Issue.Ctrl = 2970
Issue.WndSwitch = 409
Issue.Total = 21088
Issue.IPC = 0.2526
Issue.DutyCycle = 0.06315

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9474
Commit.Mispred = 718
Commit.PredAcc = 0.733

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ Core 1 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 126
Dispatch.Uop.move = 1277
Dispatch.Uop.add = 2595
Dispatch.Uop.sub = 3477
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7095
Dispatch.Uop.and = 1472
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 278
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 169
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4096
Dispatch.Uop.store = 2713
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 293
Dispatch.Uop.ret = 223
Dispatch.Uop.jump = 226
Dispatch.Uop.branch = 2847
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14484
Dispatch.Logic = 2041
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6809
Dispatch.Ctrl = 3774
Dispatch.WndSwitch = 516
Dispatch.Total = 27255
Dispatch.IPC = 0.3265
Dispatch.DutyCycle = 0.08162

; Issue stage
Issue.Uop.nop = 84
Issue.Uop.move = 884
Issue.Uop.add = 2259
Issue.Uop.sub = 2724
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5767
Issue.Uop.and = 1174
Issue.Uop.or = 54
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3070
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 242
Issue.Uop.ret = 167
Issue.Uop.jump = 184
Issue.Uop.branch = 2201
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11663
Issue.Logic = 1561
Issue.FloatingPoint = 0
Issue.Memory = 4791
Issue.Ctrl = 2970
Issue.WndSwitch = 409
Issue.Total = 21088
Issue.IPC = 0.2526
Issue.DutyCycle = 0.06315

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9474
Commit.Mispred = 718
Commit.PredAcc = 0.733

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27255
IQ.Size = 40
IQ.Reads = 16297
IQ.Writes = 20446
LSQ.Size = 20
LSQ.Reads = 4791
LSQ.Writes = 6809
RF_Int.Size = 80
RF_Int.Reads = 23958
RF_Int.Writes = 15505
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31424
RAT.IntWrites = 18006
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4026
BTB.Writes = 2689


; Statistics for core 2
[ Core 2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5006
fu.IntAdd.Denied = 16
fu.IntAdd.WaitingTime = 0.005194
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5750
fu.EffAddr.Denied = 746
fu.EffAddr.WaitingTime = 0.108
fu.Logic.Accesses = 1554
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07465
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9331
Dispatch.Stall.uop_queue = 283968
Dispatch.Stall.rob = 21251
Dispatch.Stall.iq = 34
Dispatch.Stall.lsq = 612
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 859

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1257
Dispatch.Uop.add = 2607
Dispatch.Uop.sub = 3457
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7044
Dispatch.Uop.and = 1468
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 276
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 157
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4083
Dispatch.Uop.store = 2693
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 223
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2829
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 22
Dispatch.Integer = 14406
Dispatch.Logic = 2020
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6776
Dispatch.Ctrl = 3761
Dispatch.WndSwitch = 515
Dispatch.Total = 27112
Dispatch.IPC = 0.3248
Dispatch.DutyCycle = 0.08119

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 871
Issue.Uop.add = 2287
Issue.Uop.sub = 2719
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5750
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 208
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3084
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 237
Issue.Uop.ret = 170
Issue.Uop.jump = 183
Issue.Uop.branch = 2207
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 20
Issue.Integer = 11656
Issue.Logic = 1554
Issue.FloatingPoint = 0
Issue.Memory = 4805
Issue.Ctrl = 2982
Issue.WndSwitch = 407
Issue.Total = 21102
Issue.IPC = 0.2528
Issue.DutyCycle = 0.06319

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9331
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ Core 2 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1257
Dispatch.Uop.add = 2607
Dispatch.Uop.sub = 3457
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7044
Dispatch.Uop.and = 1468
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 276
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 157
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4083
Dispatch.Uop.store = 2693
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 223
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2829
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 22
Dispatch.Integer = 14406
Dispatch.Logic = 2020
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6776
Dispatch.Ctrl = 3761
Dispatch.WndSwitch = 515
Dispatch.Total = 27112
Dispatch.IPC = 0.3248
Dispatch.DutyCycle = 0.08119

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 871
Issue.Uop.add = 2287
Issue.Uop.sub = 2719
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5750
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 208
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3084
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 237
Issue.Uop.ret = 170
Issue.Uop.jump = 183
Issue.Uop.branch = 2207
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 20
Issue.Integer = 11656
Issue.Logic = 1554
Issue.FloatingPoint = 0
Issue.Memory = 4805
Issue.Ctrl = 2982
Issue.WndSwitch = 407
Issue.Total = 21102
Issue.IPC = 0.2528
Issue.DutyCycle = 0.06319

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9331
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27112
IQ.Size = 40
IQ.Reads = 16297
IQ.Writes = 20336
LSQ.Size = 20
LSQ.Reads = 4805
LSQ.Writes = 6776
RF_Int.Size = 80
RF_Int.Reads = 24010
RF_Int.Writes = 15508
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31265
RAT.IntWrites = 17918
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4007
BTB.Writes = 2689


; Statistics for core 3
[ Core 3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5003
fu.IntAdd.Denied = 20
fu.IntAdd.WaitingTime = 0.007196
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5795
fu.EffAddr.Denied = 750
fu.EffAddr.WaitingTime = 0.1068
fu.Logic.Accesses = 1567
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.07211
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9549
Dispatch.Stall.uop_queue = 278852
Dispatch.Stall.rob = 21283
Dispatch.Stall.iq = 545
Dispatch.Stall.lsq = 579
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 5247

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1271
Dispatch.Uop.add = 2607
Dispatch.Uop.sub = 3489
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7117
Dispatch.Uop.and = 1483
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 274
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 171
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4102
Dispatch.Uop.store = 2719
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 299
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 229
Dispatch.Uop.branch = 2853
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 19
Dispatch.Integer = 14524
Dispatch.Logic = 2048
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6821
Dispatch.Ctrl = 3791
Dispatch.WndSwitch = 524
Dispatch.Total = 27330
Dispatch.IPC = 0.3274
Dispatch.DutyCycle = 0.08185

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 883
Issue.Uop.add = 2274
Issue.Uop.sub = 2729
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5795
Issue.Uop.and = 1177
Issue.Uop.or = 55
Issue.Uop.xor = 212
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3080
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 244
Issue.Uop.ret = 170
Issue.Uop.jump = 186
Issue.Uop.branch = 2205
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 18
Issue.Integer = 11710
Issue.Logic = 1567
Issue.FloatingPoint = 0
Issue.Memory = 4801
Issue.Ctrl = 2981
Issue.WndSwitch = 414
Issue.Total = 21162
Issue.IPC = 0.2535
Issue.DutyCycle = 0.06337

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9549
Commit.Mispred = 717
Commit.PredAcc = 0.7334

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ Core 3 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1271
Dispatch.Uop.add = 2607
Dispatch.Uop.sub = 3489
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7117
Dispatch.Uop.and = 1483
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 274
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 171
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4102
Dispatch.Uop.store = 2719
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 299
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 229
Dispatch.Uop.branch = 2853
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 19
Dispatch.Integer = 14524
Dispatch.Logic = 2048
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6821
Dispatch.Ctrl = 3791
Dispatch.WndSwitch = 524
Dispatch.Total = 27330
Dispatch.IPC = 0.3274
Dispatch.DutyCycle = 0.08185

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 883
Issue.Uop.add = 2274
Issue.Uop.sub = 2729
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5795
Issue.Uop.and = 1177
Issue.Uop.or = 55
Issue.Uop.xor = 212
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3080
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 244
Issue.Uop.ret = 170
Issue.Uop.jump = 186
Issue.Uop.branch = 2205
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 18
Issue.Integer = 11710
Issue.Logic = 1567
Issue.FloatingPoint = 0
Issue.Memory = 4801
Issue.Ctrl = 2981
Issue.WndSwitch = 414
Issue.Total = 21162
Issue.IPC = 0.2535
Issue.DutyCycle = 0.06337

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9549
Commit.Mispred = 717
Commit.PredAcc = 0.7334

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27330
IQ.Size = 40
IQ.Reads = 16361
IQ.Writes = 20509
LSQ.Size = 20
LSQ.Reads = 4801
LSQ.Writes = 6821
RF_Int.Size = 80
RF_Int.Reads = 24031
RF_Int.Writes = 15552
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31491
RAT.IntWrites = 18049
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4016
BTB.Writes = 2689


; Statistics for core 4
[ Core 4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5000
fu.IntAdd.Denied = 20
fu.IntAdd.WaitingTime = 0.0064
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5740
fu.EffAddr.Denied = 746
fu.EffAddr.WaitingTime = 0.1071
fu.Logic.Accesses = 1553
fu.Logic.Denied = 40
fu.Logic.WaitingTime = 0.07791
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9329
Dispatch.Stall.uop_queue = 266609
Dispatch.Stall.rob = 19951
Dispatch.Stall.iq = 483
Dispatch.Stall.lsq = 580
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 19103

; Dispatch stage
Dispatch.Uop.nop = 128
Dispatch.Uop.move = 1261
Dispatch.Uop.add = 2611
Dispatch.Uop.sub = 3448
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7035
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 162
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4091
Dispatch.Uop.store = 2687
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 288
Dispatch.Uop.ret = 222
Dispatch.Uop.jump = 222
Dispatch.Uop.branch = 2833
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14396
Dispatch.Logic = 2029
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6778
Dispatch.Ctrl = 3758
Dispatch.WndSwitch = 510
Dispatch.Total = 27110
Dispatch.IPC = 0.3247
Dispatch.DutyCycle = 0.08119

; Issue stage
Issue.Uop.nop = 86
Issue.Uop.move = 868
Issue.Uop.add = 2292
Issue.Uop.sub = 2708
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5740
Issue.Uop.and = 1172
Issue.Uop.or = 54
Issue.Uop.xor = 207
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3078
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 237
Issue.Uop.ret = 169
Issue.Uop.jump = 182
Issue.Uop.branch = 2206
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11637
Issue.Logic = 1553
Issue.FloatingPoint = 0
Issue.Memory = 4799
Issue.Ctrl = 2979
Issue.WndSwitch = 406
Issue.Total = 21073
Issue.IPC = 0.2524
Issue.DutyCycle = 0.06311

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9329
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 4 - thread 0
[ Core 4 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 128
Dispatch.Uop.move = 1261
Dispatch.Uop.add = 2611
Dispatch.Uop.sub = 3448
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7035
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 162
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4091
Dispatch.Uop.store = 2687
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 288
Dispatch.Uop.ret = 222
Dispatch.Uop.jump = 222
Dispatch.Uop.branch = 2833
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14396
Dispatch.Logic = 2029
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6778
Dispatch.Ctrl = 3758
Dispatch.WndSwitch = 510
Dispatch.Total = 27110
Dispatch.IPC = 0.3247
Dispatch.DutyCycle = 0.08119

; Issue stage
Issue.Uop.nop = 86
Issue.Uop.move = 868
Issue.Uop.add = 2292
Issue.Uop.sub = 2708
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5740
Issue.Uop.and = 1172
Issue.Uop.or = 54
Issue.Uop.xor = 207
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3078
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 237
Issue.Uop.ret = 169
Issue.Uop.jump = 182
Issue.Uop.branch = 2206
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11637
Issue.Logic = 1553
Issue.FloatingPoint = 0
Issue.Memory = 4799
Issue.Ctrl = 2979
Issue.WndSwitch = 406
Issue.Total = 21073
Issue.IPC = 0.2524
Issue.DutyCycle = 0.06311

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9329
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27110
IQ.Size = 40
IQ.Reads = 16274
IQ.Writes = 20332
LSQ.Size = 20
LSQ.Reads = 4799
LSQ.Writes = 6778
RF_Int.Size = 80
RF_Int.Reads = 23982
RF_Int.Writes = 15482
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31290
RAT.IntWrites = 17918
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4004
BTB.Writes = 2689


; Statistics for core 5
[ Core 5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5011
fu.IntAdd.Denied = 18
fu.IntAdd.WaitingTime = 0.006386
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5776
fu.EffAddr.Denied = 752
fu.EffAddr.WaitingTime = 0.1075
fu.Logic.Accesses = 1566
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07663
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9466
Dispatch.Stall.uop_queue = 279286
Dispatch.Stall.rob = 20338
Dispatch.Stall.iq = 34
Dispatch.Stall.lsq = 596
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 6335

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1265
Dispatch.Uop.add = 2617
Dispatch.Uop.sub = 3471
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7082
Dispatch.Uop.and = 1473
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 172
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4100
Dispatch.Uop.store = 2716
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 226
Dispatch.Uop.jump = 221
Dispatch.Uop.branch = 2837
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14476
Dispatch.Logic = 2038
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6816
Dispatch.Ctrl = 3769
Dispatch.WndSwitch = 518
Dispatch.Total = 27247
Dispatch.IPC = 0.3264
Dispatch.DutyCycle = 0.0816

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 878
Issue.Uop.add = 2291
Issue.Uop.sub = 2720
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5776
Issue.Uop.and = 1178
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3085
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 169
Issue.Uop.jump = 181
Issue.Uop.branch = 2207
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11694
Issue.Logic = 1566
Issue.FloatingPoint = 0
Issue.Memory = 4806
Issue.Ctrl = 2982
Issue.WndSwitch = 409
Issue.Total = 21152
Issue.IPC = 0.2534
Issue.DutyCycle = 0.06334

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9466
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 5 - thread 0
[ Core 5 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1265
Dispatch.Uop.add = 2617
Dispatch.Uop.sub = 3471
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7082
Dispatch.Uop.and = 1473
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 172
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4100
Dispatch.Uop.store = 2716
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 226
Dispatch.Uop.jump = 221
Dispatch.Uop.branch = 2837
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14476
Dispatch.Logic = 2038
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6816
Dispatch.Ctrl = 3769
Dispatch.WndSwitch = 518
Dispatch.Total = 27247
Dispatch.IPC = 0.3264
Dispatch.DutyCycle = 0.0816

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 878
Issue.Uop.add = 2291
Issue.Uop.sub = 2720
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5776
Issue.Uop.and = 1178
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3085
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 169
Issue.Uop.jump = 181
Issue.Uop.branch = 2207
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11694
Issue.Logic = 1566
Issue.FloatingPoint = 0
Issue.Memory = 4806
Issue.Ctrl = 2982
Issue.WndSwitch = 409
Issue.Total = 21152
Issue.IPC = 0.2534
Issue.DutyCycle = 0.06334

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9466
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27247
IQ.Size = 40
IQ.Reads = 16346
IQ.Writes = 20431
LSQ.Size = 20
LSQ.Reads = 4806
LSQ.Writes = 6816
RF_Int.Size = 80
RF_Int.Reads = 24052
RF_Int.Writes = 15545
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31438
RAT.IntWrites = 18013
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4019
BTB.Writes = 2689


; Statistics for core 6
[ Core 6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5005
fu.IntAdd.Denied = 13
fu.IntAdd.WaitingTime = 0.003796
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5750
fu.EffAddr.Denied = 753
fu.EffAddr.WaitingTime = 0.1096
fu.Logic.Accesses = 1556
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07712
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9370
Dispatch.Stall.uop_queue = 271744
Dispatch.Stall.rob = 20183
Dispatch.Stall.iq = 500
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 13695

; Dispatch stage
Dispatch.Uop.nop = 124
Dispatch.Uop.move = 1256
Dispatch.Uop.add = 2616
Dispatch.Uop.sub = 3468
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7064
Dispatch.Uop.and = 1460
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 275
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 162
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4080
Dispatch.Uop.store = 2710
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 296
Dispatch.Uop.ret = 224
Dispatch.Uop.jump = 221
Dispatch.Uop.branch = 2822
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14444
Dispatch.Logic = 2016
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6790
Dispatch.Ctrl = 3756
Dispatch.WndSwitch = 520
Dispatch.Total = 27151
Dispatch.IPC = 0.3252
Dispatch.DutyCycle = 0.08131

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 870
Issue.Uop.add = 2281
Issue.Uop.sub = 2724
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5750
Issue.Uop.and = 1170
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3071
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 169
Issue.Uop.jump = 180
Issue.Uop.branch = 2200
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11654
Issue.Logic = 1556
Issue.FloatingPoint = 0
Issue.Memory = 4792
Issue.Ctrl = 2974
Issue.WndSwitch = 409
Issue.Total = 21078
Issue.IPC = 0.2525
Issue.DutyCycle = 0.06312

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9370
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 6 - thread 0
[ Core 6 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 124
Dispatch.Uop.move = 1256
Dispatch.Uop.add = 2616
Dispatch.Uop.sub = 3468
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7064
Dispatch.Uop.and = 1460
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 275
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 162
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4080
Dispatch.Uop.store = 2710
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 296
Dispatch.Uop.ret = 224
Dispatch.Uop.jump = 221
Dispatch.Uop.branch = 2822
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14444
Dispatch.Logic = 2016
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6790
Dispatch.Ctrl = 3756
Dispatch.WndSwitch = 520
Dispatch.Total = 27151
Dispatch.IPC = 0.3252
Dispatch.DutyCycle = 0.08131

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 870
Issue.Uop.add = 2281
Issue.Uop.sub = 2724
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5750
Issue.Uop.and = 1170
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3071
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 169
Issue.Uop.jump = 180
Issue.Uop.branch = 2200
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11654
Issue.Logic = 1556
Issue.FloatingPoint = 0
Issue.Memory = 4792
Issue.Ctrl = 2974
Issue.WndSwitch = 409
Issue.Total = 21078
Issue.IPC = 0.2525
Issue.DutyCycle = 0.06312

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9370
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27151
IQ.Size = 40
IQ.Reads = 16286
IQ.Writes = 20361
LSQ.Size = 20
LSQ.Reads = 4792
LSQ.Writes = 6790
RF_Int.Size = 80
RF_Int.Reads = 23991
RF_Int.Writes = 15488
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31313
RAT.IntWrites = 17957
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4011
BTB.Writes = 2689


; Statistics for core 7
[ Core 7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5005
fu.IntAdd.Denied = 19
fu.IntAdd.WaitingTime = 0.005594
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5762
fu.EffAddr.Denied = 773
fu.EffAddr.WaitingTime = 0.1102
fu.Logic.Accesses = 1555
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07717
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9414
Dispatch.Stall.uop_queue = 270313
Dispatch.Stall.rob = 19134
Dispatch.Stall.iq = 500
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 16131

; Dispatch stage
Dispatch.Uop.nop = 126
Dispatch.Uop.move = 1259
Dispatch.Uop.add = 2618
Dispatch.Uop.sub = 3465
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7074
Dispatch.Uop.and = 1468
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 275
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 166
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4086
Dispatch.Uop.store = 2708
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 291
Dispatch.Uop.ret = 227
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2834
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14457
Dispatch.Logic = 2029
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6794
Dispatch.Ctrl = 3768
Dispatch.WndSwitch = 518
Dispatch.Total = 27195
Dispatch.IPC = 0.3258
Dispatch.DutyCycle = 0.08144

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 872
Issue.Uop.add = 2289
Issue.Uop.sub = 2716
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5762
Issue.Uop.and = 1169
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3076
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 169
Issue.Uop.jump = 181
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11668
Issue.Logic = 1555
Issue.FloatingPoint = 0
Issue.Memory = 4797
Issue.Ctrl = 2979
Issue.WndSwitch = 409
Issue.Total = 21101
Issue.IPC = 0.2528
Issue.DutyCycle = 0.06319

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9414
Commit.Mispred = 718
Commit.PredAcc = 0.733

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 7 - thread 0
[ Core 7 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 126
Dispatch.Uop.move = 1259
Dispatch.Uop.add = 2618
Dispatch.Uop.sub = 3465
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7074
Dispatch.Uop.and = 1468
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 275
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 166
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4086
Dispatch.Uop.store = 2708
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 291
Dispatch.Uop.ret = 227
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2834
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14457
Dispatch.Logic = 2029
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6794
Dispatch.Ctrl = 3768
Dispatch.WndSwitch = 518
Dispatch.Total = 27195
Dispatch.IPC = 0.3258
Dispatch.DutyCycle = 0.08144

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 872
Issue.Uop.add = 2289
Issue.Uop.sub = 2716
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5762
Issue.Uop.and = 1169
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3076
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 169
Issue.Uop.jump = 181
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11668
Issue.Logic = 1555
Issue.FloatingPoint = 0
Issue.Memory = 4797
Issue.Ctrl = 2979
Issue.WndSwitch = 409
Issue.Total = 21101
Issue.IPC = 0.2528
Issue.DutyCycle = 0.06319

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9414
Commit.Mispred = 718
Commit.PredAcc = 0.733

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27195
IQ.Size = 40
IQ.Reads = 16304
IQ.Writes = 20401
LSQ.Size = 20
LSQ.Reads = 4797
LSQ.Writes = 6794
RF_Int.Size = 80
RF_Int.Reads = 24009
RF_Int.Writes = 15491
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31383
RAT.IntWrites = 17977
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4012
BTB.Writes = 2689

