--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Org-Sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10218 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.045ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X43Y51.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.699ns (Levels of Logic = 6)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y36.C2      net (fanout=1)        0.650   ram_data_out<7>
    SLICE_X48Y36.C       Tilo                  0.043   U1/XLXI_12/state_FSM_FFd12_2
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X52Y33.C2      net (fanout=3)        0.571   Data_in<7>
    SLICE_X52Y33.CMUX    Tilo                  0.244   Addr_out<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X41Y48.A3      net (fanout=15)       1.277   Disp_num<7>
    SLICE_X41Y48.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X43Y48.B4      net (fanout=2)        0.332   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X43Y48.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X43Y51.B4      net (fanout=1)        0.412   U6/XLXN_390<55>
    SLICE_X43Y51.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X43Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X43Y51.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (2.225ns logic, 3.474ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.483ns (Levels of Logic = 6)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO5   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y35.C6      net (fanout=1)        0.446   ram_data_out<5>
    SLICE_X50Y35.C       Tilo                  0.043   U10/counter0_Lock<23>
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X51Y32.C3      net (fanout=3)        0.457   Data_in<5>
    SLICE_X51Y32.CMUX    Tilo                  0.244   Addr_out<5>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X45Y48.D1      net (fanout=14)       1.178   Disp_num<5>
    SLICE_X45Y48.D       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_8
    SLICE_X43Y48.B1      net (fanout=1)        0.533   U6/SM1/HTS6/MSEG/XLXN_28
    SLICE_X43Y48.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X43Y51.B4      net (fanout=1)        0.412   U6/XLXN_390<55>
    SLICE_X43Y51.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X43Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X43Y51.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (2.225ns logic, 3.258ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.471ns (Levels of Logic = 6)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y36.C2      net (fanout=1)        0.650   ram_data_out<7>
    SLICE_X48Y36.C       Tilo                  0.043   U1/XLXI_12/state_FSM_FFd12_2
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X52Y33.C2      net (fanout=3)        0.571   Data_in<7>
    SLICE_X52Y33.CMUX    Tilo                  0.244   Addr_out<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X45Y48.D5      net (fanout=15)       0.848   Disp_num<7>
    SLICE_X45Y48.D       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_8
    SLICE_X43Y48.B1      net (fanout=1)        0.533   U6/SM1/HTS6/MSEG/XLXN_28
    SLICE_X43Y48.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X43Y51.B4      net (fanout=1)        0.412   U6/XLXN_390<55>
    SLICE_X43Y51.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X43Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X43Y51.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      5.471ns (2.225ns logic, 3.246ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X43Y47.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.872ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y37.D4      net (fanout=1)        0.447   ram_data_out<17>
    SLICE_X48Y37.D       Tilo                  0.043   Data_in<17>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X49Y32.C2      net (fanout=4)        0.953   Data_in<17>
    SLICE_X49Y32.CMUX    Tilo                  0.244   Addr_out<17>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X41Y45.A1      net (fanout=14)       1.200   Disp_num<17>
    SLICE_X41Y45.A       Tilo                  0.043   U6/XLXN_390<57>
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X41Y47.B3      net (fanout=2)        0.368   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X41Y47.B       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X43Y47.B1      net (fanout=1)        0.447   U6/XLXN_390<31>
    SLICE_X43Y47.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X43Y47.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X43Y47.CLK     Tas                   0.009   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (2.225ns logic, 3.647ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.841ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y37.D4      net (fanout=1)        0.447   ram_data_out<17>
    SLICE_X48Y37.D       Tilo                  0.043   Data_in<17>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X49Y32.C2      net (fanout=4)        0.953   Data_in<17>
    SLICE_X49Y32.CMUX    Tilo                  0.244   Addr_out<17>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X41Y43.A4      net (fanout=14)       0.881   Disp_num<17>
    SLICE_X41Y43.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_28
                                                       U6/SM1/HTS3/MSEG/XLXI_8
    SLICE_X41Y47.B1      net (fanout=1)        0.656   U6/SM1/HTS3/MSEG/XLXN_28
    SLICE_X41Y47.B       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X43Y47.B1      net (fanout=1)        0.447   U6/XLXN_390<31>
    SLICE_X43Y47.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X43Y47.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X43Y47.CLK     Tas                   0.009   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.841ns (2.225ns logic, 3.616ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.791ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (0.559 - 0.625)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y37.D4      net (fanout=1)        0.447   ram_data_out<17>
    SLICE_X48Y37.D       Tilo                  0.043   Data_in<17>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X49Y32.C2      net (fanout=4)        0.953   Data_in<17>
    SLICE_X49Y32.CMUX    Tilo                  0.244   Addr_out<17>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X38Y47.A3      net (fanout=14)       1.163   Disp_num<17>
    SLICE_X38Y47.A       Tilo                  0.043   CR_OBUF
                                                       U6/SM1/HTS3/MSEG/XLXI_7
    SLICE_X41Y47.B4      net (fanout=2)        0.324   U6/SM1/HTS3/MSEG/XLXN_27
    SLICE_X41Y47.B       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X43Y47.B1      net (fanout=1)        0.447   U6/XLXN_390<31>
    SLICE_X43Y47.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X43Y47.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X43Y47.CLK     Tas                   0.009   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      5.791ns (2.225ns logic, 3.566ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_50 (SLICE_X42Y50.C5), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.567ns (Levels of Logic = 6)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y36.C2      net (fanout=1)        0.650   ram_data_out<7>
    SLICE_X48Y36.C       Tilo                  0.043   U1/XLXI_12/state_FSM_FFd12_2
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X52Y33.C2      net (fanout=3)        0.571   Data_in<7>
    SLICE_X52Y33.CMUX    Tilo                  0.244   Addr_out<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X41Y48.A3      net (fanout=15)       1.277   Disp_num<7>
    SLICE_X41Y48.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X41Y48.B5      net (fanout=2)        0.156   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X41Y48.B       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS6/MSEG/XLXI_52
    SLICE_X42Y50.D1      net (fanout=1)        0.556   U6/XLXN_390<50>
    SLICE_X42Y50.D       Tilo                  0.043   U6/M2/buffer<50>
                                                       U6/M2/mux10911
    SLICE_X42Y50.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<50>
    SLICE_X42Y50.CLK     Tas                  -0.023   U6/M2/buffer<50>
                                                       U6/M2/buffer_50_rstpot
                                                       U6/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      5.567ns (2.193ns logic, 3.374ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 5)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y36.C2      net (fanout=1)        0.650   ram_data_out<7>
    SLICE_X48Y36.C       Tilo                  0.043   U1/XLXI_12/state_FSM_FFd12_2
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X52Y33.C2      net (fanout=3)        0.571   Data_in<7>
    SLICE_X52Y33.CMUX    Tilo                  0.244   Addr_out<7>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X41Y48.B3      net (fanout=15)       1.282   Disp_num<7>
    SLICE_X41Y48.B       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS6/MSEG/XLXI_52
    SLICE_X42Y50.D1      net (fanout=1)        0.556   U6/XLXN_390<50>
    SLICE_X42Y50.D       Tilo                  0.043   U6/M2/buffer<50>
                                                       U6/M2/mux10911
    SLICE_X42Y50.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<50>
    SLICE_X42Y50.CLK     Tas                  -0.023   U6/M2/buffer<50>
                                                       U6/M2/buffer_50_rstpot
                                                       U6/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (2.150ns logic, 3.223ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.169ns (Levels of Logic = 6)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO6   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y33.A1      net (fanout=1)        0.654   ram_data_out<6>
    SLICE_X49Y33.A       Tilo                  0.043   Addr_out<2>
                                                       U4/Mmux_Cpu_data4bus291
    SLICE_X49Y31.C1      net (fanout=3)        0.457   Data_in<6>
    SLICE_X49Y31.CMUX    Tilo                  0.244   Addr_out<6>
                                                       U5/MUX1_DispData/Mmux_o_328
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X41Y48.A6      net (fanout=15)       0.989   Disp_num<6>
    SLICE_X41Y48.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X41Y48.B5      net (fanout=2)        0.156   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X41Y48.B       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS6/MSEG/XLXI_52
    SLICE_X42Y50.D1      net (fanout=1)        0.556   U6/XLXN_390<50>
    SLICE_X42Y50.D       Tilo                  0.043   U6/M2/buffer<50>
                                                       U6/M2/mux10911
    SLICE_X42Y50.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<50>
    SLICE_X42Y50.CLK     Tas                  -0.023   U6/M2/buffer<50>
                                                       U6/M2/buffer_50_rstpot
                                                       U6/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      5.169ns (2.193ns logic, 2.976ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_54 (SLICE_X38Y48.C5), 64 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_55 (FF)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.755 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_55 to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y51.AQ      Tcko                  0.100   U6/M2/buffer<56>
                                                       U6/M2/buffer_55
    SLICE_X38Y48.D6      net (fanout=2)        0.201   U6/M2/buffer<55>
    SLICE_X38Y48.D       Tilo                  0.028   U6/M2/buffer<54>
                                                       U6/M2/mux11311
    SLICE_X38Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<54>
    SLICE_X38Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<54>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.069ns logic, 0.283ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 2)
  Clock Path Skew:      0.235ns (0.755 - 0.520)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y56.CQ      Tcko                  0.118   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y48.D2      net (fanout=74)       0.573   U6/M2/state_FSM_FFd2
    SLICE_X38Y48.D       Tilo                  0.028   U6/M2/buffer<54>
                                                       U6/M2/mux11311
    SLICE_X38Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<54>
    SLICE_X38Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<54>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.087ns logic, 0.655ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.744ns (Levels of Logic = 2)
  Clock Path Skew:      0.235ns (0.755 - 0.520)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y56.AQ      Tcko                  0.118   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X38Y48.D1      net (fanout=73)       0.575   U6/M2/state_FSM_FFd1
    SLICE_X38Y48.D       Tilo                  0.028   U6/M2/buffer<54>
                                                       U6/M2/mux11311
    SLICE_X38Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<54>
    SLICE_X38Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<54>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.087ns logic, 0.657ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X22Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_1 (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_1 to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y56.BQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_1
    SLICE_X22Y56.C5      net (fanout=3)        0.135   U6/M2/start<1>
    SLICE_X22Y56.CLK     Tah         (-Th)     0.067   U6/M2/state_FSM_FFd2
                                                       U6/M2/EN_rstpot
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.033ns logic, 0.135ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd2 (SLICE_X22Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_1 (FF)
  Destination:          U6/M2/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_1 to U6/M2/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y56.BQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_1
    SLICE_X22Y56.C5      net (fanout=3)        0.135   U6/M2/start<1>
    SLICE_X22Y56.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2-In11
                                                       U6/M2/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.041ns logic, 0.135ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.045|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10218 paths, 0 nets, and 2167 connections

Design statistics:
   Minimum period:   6.045ns{1}   (Maximum frequency: 165.426MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 06 16:55:04 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



