Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\emman\workspaceSigasi\riscv-multicycle\peripherals\I2S\sintese\probe.qsys --block-symbol-file --output-directory=C:\Users\emman\workspaceSigasi\riscv-multicycle\peripherals\I2S\sintese\probe --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sintese/probe.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 21.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\emman\workspaceSigasi\riscv-multicycle\peripherals\I2S\sintese\probe.qsys --synthesis=VHDL --output-directory=C:\Users\emman\workspaceSigasi\riscv-multicycle\peripherals\I2S\sintese\probe\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sintese/probe.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 21.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: probe: Generating probe "probe" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "probe" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: probe: Done "probe" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
