{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699658381315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699658381315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 15:19:41 2023 " "Processing started: Fri Nov 10 15:19:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699658381315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658381315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_top -c lab6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_top -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658381315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699658381434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699658381434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/shihling/git/cpen211-labs/lab6/lab6_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384852 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384852 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384852 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/shihling/git/cpen211-labs/lab6/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/cpu.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/shihling/git/cpen211-labs/lab6/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_decoder " "Found entity 3: instruction_decoder" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""} { "Info" "ISGN_ENTITY_NAME" "4 state_machine " "Found entity 4: state_machine" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rn cpu.sv(112) " "Verilog HDL Implicit Net warning at cpu.sv(112): created implicit net for \"Rn\"" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd cpu.sv(113) " "Verilog HDL Implicit Net warning at cpu.sv(113): created implicit net for \"Rd\"" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rm cpu.sv(114) " "Verilog HDL Implicit Net warning at cpu.sv(114): created implicit net for \"Rm\"" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_top " "Elaborating entity \"lab6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699658384872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "../lab6_top.sv" "IN" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:REG " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:REG\"" {  } { { "../lab6_top.sv" "REG" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U " "Elaborating entity \"cpu\" for hierarchy \"cpu:U\"" {  } { { "../lab6_top.sv" "U" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:U\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:U\|datapath:DP\"" {  } { { "../cpu.sv" "DP" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:U\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\"" {  } { { "../datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\"" {  } { { "../datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:U\|datapath:DP\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"cpu:U\|datapath:DP\|shifter:SHIFTER\"" {  } { { "../datapath.sv" "SHIFTER" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:ADFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:ADFF\"" {  } { { "../datapath.sv" "ADFF" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:statusDFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:statusDFF\"" {  } { { "../datapath.sv" "statusDFF" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:U\|instruction_register:instruction_reg " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:U\|instruction_register:instruction_reg\"" {  } { { "../cpu.sv" "instruction_reg" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:U\|instruction_decoder:decode " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:U\|instruction_decoder:decode\"" {  } { { "../cpu.sv" "decode" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 cpu.sv(112) " "Verilog HDL assignment warning at cpu.sv(112): truncated value with size 3 to match size of target (1)" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699658384897 "|lab6_top|cpu:U|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 cpu.sv(113) " "Verilog HDL assignment warning at cpu.sv(113): truncated value with size 3 to match size of target (1)" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699658384897 "|lab6_top|cpu:U|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 cpu.sv(114) " "Verilog HDL assignment warning at cpu.sv(114): truncated value with size 3 to match size of target (1)" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699658384897 "|lab6_top|cpu:U|instruction_decoder:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine cpu:U\|state_machine:controller " "Elaborating entity \"state_machine\" for hierarchy \"cpu:U\|state_machine:controller\"" {  } { { "../cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nsel cpu.sv(140) " "Output port \"nsel\" at cpu.sv(140) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsel cpu.sv(142) " "Output port \"vsel\" at cpu.sv(142) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "w cpu.sv(141) " "Output port \"w\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loada cpu.sv(141) " "Output port \"loada\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loadb cpu.sv(141) " "Output port \"loadb\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loadc cpu.sv(141) " "Output port \"loadc\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loads cpu.sv(141) " "Output port \"loads\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "asel cpu.sv(141) " "Output port \"asel\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bsel cpu.sv(141) " "Output port \"bsel\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write cpu.sv(141) " "Output port \"write\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WSGN_EMPTY_SHELL" "state_machine " "Entity \"state_machine\" contains only dangling pins" {  } { { "../cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 79 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1699658384899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "../lab6_top.sv" "H0" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699658385162 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699658385205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699658385305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699658385346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658385346 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699658385360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699658385361 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699658385361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699658385361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699658385361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699658385364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 15:19:45 2023 " "Processing ended: Fri Nov 10 15:19:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699658385364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699658385364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699658385364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658385364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699658381315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699658381315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 15:19:41 2023 " "Processing started: Fri Nov 10 15:19:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699658381315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658381315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_top -c lab6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_top -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658381315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699658381434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699658381434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/shihling/git/cpen211-labs/lab6/lab6_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384852 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384852 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384852 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/shihling/git/cpen211-labs/lab6/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/cpu.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/shihling/git/cpen211-labs/lab6/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_decoder " "Found entity 3: instruction_decoder" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""} { "Info" "ISGN_ENTITY_NAME" "4 state_machine " "Found entity 4: state_machine" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699658384854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rn cpu.sv(112) " "Verilog HDL Implicit Net warning at cpu.sv(112): created implicit net for \"Rn\"" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd cpu.sv(113) " "Verilog HDL Implicit Net warning at cpu.sv(113): created implicit net for \"Rd\"" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rm cpu.sv(114) " "Verilog HDL Implicit Net warning at cpu.sv(114): created implicit net for \"Rm\"" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_top " "Elaborating entity \"lab6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699658384872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "../lab6_top.sv" "IN" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:REG " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:REG\"" {  } { { "../lab6_top.sv" "REG" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U " "Elaborating entity \"cpu\" for hierarchy \"cpu:U\"" {  } { { "../lab6_top.sv" "U" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:U\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:U\|datapath:DP\"" {  } { { "../cpu.sv" "DP" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:U\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\"" {  } { { "../datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\"" {  } { { "../datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:U\|datapath:DP\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"cpu:U\|datapath:DP\|shifter:SHIFTER\"" {  } { { "../datapath.sv" "SHIFTER" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:ADFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:ADFF\"" {  } { { "../datapath.sv" "ADFF" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:statusDFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:statusDFF\"" {  } { { "../datapath.sv" "statusDFF" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:U\|instruction_register:instruction_reg " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:U\|instruction_register:instruction_reg\"" {  } { { "../cpu.sv" "instruction_reg" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:U\|instruction_decoder:decode " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:U\|instruction_decoder:decode\"" {  } { { "../cpu.sv" "decode" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 cpu.sv(112) " "Verilog HDL assignment warning at cpu.sv(112): truncated value with size 3 to match size of target (1)" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699658384897 "|lab6_top|cpu:U|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 cpu.sv(113) " "Verilog HDL assignment warning at cpu.sv(113): truncated value with size 3 to match size of target (1)" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699658384897 "|lab6_top|cpu:U|instruction_decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 cpu.sv(114) " "Verilog HDL assignment warning at cpu.sv(114): truncated value with size 3 to match size of target (1)" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699658384897 "|lab6_top|cpu:U|instruction_decoder:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine cpu:U\|state_machine:controller " "Elaborating entity \"state_machine\" for hierarchy \"cpu:U\|state_machine:controller\"" {  } { { "../cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nsel cpu.sv(140) " "Output port \"nsel\" at cpu.sv(140) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsel cpu.sv(142) " "Output port \"vsel\" at cpu.sv(142) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "w cpu.sv(141) " "Output port \"w\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loada cpu.sv(141) " "Output port \"loada\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loadb cpu.sv(141) " "Output port \"loadb\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loadc cpu.sv(141) " "Output port \"loadc\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loads cpu.sv(141) " "Output port \"loads\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "asel cpu.sv(141) " "Output port \"asel\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bsel cpu.sv(141) " "Output port \"bsel\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write cpu.sv(141) " "Output port \"write\" at cpu.sv(141) has no driver" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699658384898 "|lab6_top|cpu:U|state_machine:controller"}
{ "Warning" "WSGN_EMPTY_SHELL" "state_machine " "Entity \"state_machine\" contains only dangling pins" {  } { { "../cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 79 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1699658384899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "../lab6_top.sv" "H0" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658384899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699658385162 "|lab6_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699658385162 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699658385205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699658385305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699658385346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699658385346 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699658385360 "|lab6_top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699658385360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699658385361 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699658385361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699658385361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699658385361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699658385364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 15:19:45 2023 " "Processing ended: Fri Nov 10 15:19:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699658385364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699658385364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699658385364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699658385364 ""}
