0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x05
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x002a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0033: mov_imm:
	regs[5] = 0xd12a8b91, opcode= 0x0a
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x003d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0042: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0049: jmp_imm:
	pc += 0x1, opcode= 0x05
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x05
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0066: mov_imm:
	regs[5] = 0x406b8fe1, opcode= 0x0a
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x00a5: mov_imm:
	regs[5] = 0xb13d4244, opcode= 0x0a
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x00d2: mov_imm:
	regs[5] = 0xa94c5f3a, opcode= 0x0a
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00dc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x00ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x00f0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x00f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x00fc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0102: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0105: mov_imm:
	regs[5] = 0x3c82490f, opcode= 0x0a
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x05
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x011d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0126: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0132: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0136: jmp_imm:
	pc += 0x1, opcode= 0x05
0x013b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x013e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0141: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0144: mov_imm:
	regs[5] = 0x50dbe8, opcode= 0x0a
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0150: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0154: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0159: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x015c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0168: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x016e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0171: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0177: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x017a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0186: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0189: mov_imm:
	regs[5] = 0xd0d0e547, opcode= 0x0a
0x018f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0192: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0195: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0198: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x019b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x019e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x01a2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01a7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x01aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01ad: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x01b0: mov_imm:
	regs[5] = 0x5e9a2cbe, opcode= 0x0a
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x01c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x01ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x01d4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x01d7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x01da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x01dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01e6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x01e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x01ef: mov_imm:
	regs[5] = 0xeea9115d, opcode= 0x0a
0x01f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01f8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0201: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0204: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x020a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x020d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x021f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0228: mov_imm:
	regs[5] = 0xabe24bb, opcode= 0x0a
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0237: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0240: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0246: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0252: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x05
0x025b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x025e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0261: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x05
0x026a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x026d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0270: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0273: mov_imm:
	regs[5] = 0x68d13cdb, opcode= 0x0a
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x027f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0282: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0285: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0288: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x028b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x028e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0292: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0297: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x029a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x029e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x02a6: mov_imm:
	regs[5] = 0xa124a446, opcode= 0x0a
0x02ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02af: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x02b2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x02b8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x02be: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x02c1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x02c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x02c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02d0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x02d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02dc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x02df: mov_imm:
	regs[5] = 0x3a1318ad, opcode= 0x0a
0x02e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02e8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x02eb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x02ee: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x02f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0303: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x05
0x030c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x030f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0312: mov_imm:
	regs[5] = 0xb3c89dd2, opcode= 0x0a
0x0318: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x031b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x031e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0324: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x032a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x032d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0330: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0333: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0336: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x033d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0342: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0345: mov_imm:
	regs[5] = 0x22a0fa3, opcode= 0x0a
0x034b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0354: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0357: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x035a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x035e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0363: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0366: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0369: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0372: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0376: jmp_imm:
	pc += 0x1, opcode= 0x05
0x037b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0384: mov_imm:
	regs[5] = 0xd76ccf8c, opcode= 0x0a
0x038b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0390: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0393: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0396: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x039d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03a2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03ae: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x03b1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03cc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x03cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03d8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x03db: mov_imm:
	regs[5] = 0xd261b55b, opcode= 0x0a
0x03e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03e4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x03e7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x03ea: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x03ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x03fa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03ff: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0402: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x05
0x040b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x040e: mov_imm:
	regs[5] = 0x2622c2af, opcode= 0x0a
0x0414: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0417: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0420: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x05
0x042c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0438: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x043b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x043f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0448: jmp_imm:
	pc += 0x1, opcode= 0x05
0x044d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0450: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0456: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x045a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x045f: mov_imm:
	regs[5] = 0x7146a613, opcode= 0x0a
0x0465: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0469: jmp_imm:
	pc += 0x1, opcode= 0x05
0x046e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0471: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0474: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0477: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x047a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x047d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0480: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0483: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0486: mov_imm:
	regs[5] = 0x954d3ec3, opcode= 0x0a
0x048c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0490: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0495: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0498: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x049e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04aa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04b3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x04b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x04bc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x04bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04c8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x04cb: mov_imm:
	regs[5] = 0x4ba68a29, opcode= 0x0a
0x04d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04d4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x04d8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04dd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x04e0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x04e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04ef: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x04f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04f5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04fe: mov_imm:
	regs[5] = 0x9e0fbad9, opcode= 0x0a
0x0504: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0507: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x050a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0516: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x051c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x051f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0523: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0528: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x052b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x052e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0531: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x05
0x053a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x053d: mov_imm:
	regs[5] = 0xb7b7551b, opcode= 0x0a
0x0543: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0546: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0549: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0552: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0555: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0558: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x055b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x055e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0561: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0564: mov_imm:
	regs[5] = 0x58622af, opcode= 0x0a
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0573: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0576: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x057c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0582: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0585: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x05
0x058e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0594: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x059a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x059d: mov_imm:
	regs[5] = 0x63ca4591, opcode= 0x0a
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05ac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x05af: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x05b2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x05b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x05bb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x05ca: mov_imm:
	regs[5] = 0x9cdb9139, opcode= 0x0a
0x05d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05d3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x05d6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x05dc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x05e2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05eb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x05ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x05f4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x05f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05fa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0603: mov_imm:
	regs[5] = 0xcb8d6037, opcode= 0x0a
0x0609: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x060c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x060f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0612: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0615: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x061c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0621: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0624: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0628: jmp_imm:
	pc += 0x1, opcode= 0x05
0x062d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0630: mov_imm:
	regs[5] = 0xe1e67f44, opcode= 0x0a
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x05
0x063c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x063f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0642: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0649: jmp_imm:
	pc += 0x1, opcode= 0x05
0x064e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x05
0x065a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x065d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x066c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x066f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0678: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x067b: mov_imm:
	regs[5] = 0x90df97c4, opcode= 0x0a
0x0681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x05
0x068a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x05
0x069c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x069f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x06a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x06a5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x06a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06b1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x06b4: mov_imm:
	regs[5] = 0x3d077beb, opcode= 0x0a
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06c4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x06cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x06d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x06d8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x06db: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x06de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x06e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x06e4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06f0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06f9: mov_imm:
	regs[5] = 0xab207634, opcode= 0x0a
0x06ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0708: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0711: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0714: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x05
0x071d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0720: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0723: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0726: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0729: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x072c: mov_imm:
	regs[5] = 0x3c8aec90, opcode= 0x0a
0x0732: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0735: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x05
0x073e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0744: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0750: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0753: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0756: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0759: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0762: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0765: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0768: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x076b: mov_imm:
	regs[5] = 0xe5f5e805, opcode= 0x0a
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0777: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x077a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x077d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0781: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0786: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0789: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x078c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x078f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0792: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0795: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0798: mov_imm:
	regs[5] = 0x4dc31ac4, opcode= 0x0a
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x07aa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x07b0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x07b3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x07c3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07c8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x07cc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07d4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x07d7: mov_imm:
	regs[5] = 0x551d3194, opcode= 0x0a
0x07de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x07fb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x07fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0801: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0804: mov_imm:
	regs[5] = 0x47cfb51c, opcode= 0x0a
0x080a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x080d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0810: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x05
0x081c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0822: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0825: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x05
0x082e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0831: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0834: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0837: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0840: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0843: mov_imm:
	regs[5] = 0x4171fa54, opcode= 0x0a
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0852: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0855: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x05
0x085e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0861: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x05
0x086a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x086d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0870: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0873: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x05
0x087c: mov_imm:
	regs[5] = 0xaba49bc1, opcode= 0x0a
0x0882: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x089a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x089e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x08a6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x08a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08ac: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x08af: mov_imm:
	regs[5] = 0xb4da49c3, opcode= 0x0a
0x08b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08b8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x08bb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x08be: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x08c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x08dc: mov_imm:
	regs[5] = 0xa33f0be0, opcode= 0x0a
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x08f8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08fd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0906: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0909: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x090d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0912: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0915: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0918: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x091b: mov_imm:
	regs[5] = 0xab239b81, opcode= 0x0a
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x05
0x092a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x092d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0930: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0933: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0936: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0939: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0942: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0945: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0948: mov_imm:
	regs[5] = 0x8c796420, opcode= 0x0a
0x094e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0951: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x096f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0972: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0975: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x097b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x097e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0981: mov_imm:
	regs[5] = 0x81d65b64, opcode= 0x0a
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x05
0x098d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0996: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0999: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x099c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x09a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x09b1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x09b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09b7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x09ba: mov_imm:
	regs[5] = 0xe61a48d3, opcode= 0x0a
0x09c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09c3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x09c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x09cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x09d2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x09d5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x09d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09f0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09fc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a05: mov_imm:
	regs[5] = 0xef769e67, opcode= 0x0a
0x0a0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a14: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a17: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a20: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0a24: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a2f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a3b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a44: mov_imm:
	regs[5] = 0x533626c9, opcode= 0x0a
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a53: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a56: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a5c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a68: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a71: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0a74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a7a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a86: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a8f: mov_imm:
	regs[5] = 0x9155cb9e, opcode= 0x0a
0x0a95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a98: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a9b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0a9e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0aa2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0aa7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0aaa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0aad: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ab0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ab3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ab6: mov_imm:
	regs[5] = 0x696f3021, opcode= 0x0a
0x0abc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0abf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ac8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ace: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ad4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0ad7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0ada: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ae3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ae6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ae9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0aec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0aef: mov_imm:
	regs[5] = 0x9f0a705, opcode= 0x0a
0x0af6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0afb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0afe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b01: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0b04: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0b07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b13: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b1f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b28: mov_imm:
	regs[5] = 0x54cbe372, opcode= 0x0a
0x0b2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b31: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b34: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b3a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b40: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0b44: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b49: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0b4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b52: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b58: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b5b: mov_imm:
	regs[5] = 0x7bc598ae, opcode= 0x0a
0x0b61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b64: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b67: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0b6b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b70: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0b74: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b7f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b83: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b8b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b8e: mov_imm:
	regs[5] = 0x669d4781, opcode= 0x0a
0x0b94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b97: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ba0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ba6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0bac: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bb5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0bc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bca: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0bce: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bd6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0bd9: mov_imm:
	regs[5] = 0x47655523, opcode= 0x0a
0x0bdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0be2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0be5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0be8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0beb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0bee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bf7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c03: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c06: mov_imm:
	regs[5] = 0x8e9072e, opcode= 0x0a
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c16: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c1b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c1e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c24: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c2a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0c2d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0c30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c48: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c4b: mov_imm:
	regs[5] = 0xc554628, opcode= 0x0a
0x0c51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c54: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c57: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0c5a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0c5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c69: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c75: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c78: mov_imm:
	regs[5] = 0x7ae09f46, opcode= 0x0a
0x0c7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c81: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c84: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c8a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c96: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c9f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ca8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0cab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0cae: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0cb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cb4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0cbd: mov_imm:
	regs[5] = 0xbfdaa454, opcode= 0x0a
0x0cc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ccc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0ccf: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0cd8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0cdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0cde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ce1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ce4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ce8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ced: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0cf6: mov_imm:
	regs[5] = 0xbbfe602e, opcode= 0x0a
0x0cfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cff: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d02: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d08: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d14: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0d17: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0d1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d20: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d2c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d35: mov_imm:
	regs[5] = 0x63fc81d5, opcode= 0x0a
0x0d3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d3e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d41: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0d44: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d53: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d5f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d62: mov_imm:
	regs[5] = 0x9704f4c4, opcode= 0x0a
0x0d68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d6b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d6e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d7a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d81: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d86: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0d89: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0d8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d92: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d98: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d9b: mov_imm:
	regs[5] = 0x9d9480d3, opcode= 0x0a
0x0da1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0da7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0db0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0db3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0dbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0dbf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0dc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0dc5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0dc8: mov_imm:
	regs[5] = 0x74592c82, opcode= 0x0a
0x0dcf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0dd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ddd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0de6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0dec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0df2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0df5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0df8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0dfb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e04: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e0a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e0d: mov_imm:
	regs[5] = 0x53404ad9, opcode= 0x0a
0x0e13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e16: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e19: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0e1c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0e1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e2b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e31: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e3a: mov_imm:
	regs[5] = 0xd78d57fc, opcode= 0x0a
0x0e40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e44: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e49: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e4c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e52: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e5e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0e61: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0e64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e6a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e76: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e79: mov_imm:
	regs[5] = 0xe50823fa, opcode= 0x0a
0x0e80: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e88: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e91: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0e94: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0e97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e9d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ea0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ea9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0eac: mov_imm:
	regs[5] = 0x4495fa51, opcode= 0x0a
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0eb5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0eb8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ebe: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0eca: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0ecd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0ed0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ed3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ed6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0edf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ee8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ef1: mov_imm:
	regs[5] = 0xe8471b11, opcode= 0x0a
0x0ef7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f00: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f03: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0f06: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0f09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f15: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f1b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f1e: mov_imm:
	regs[5] = 0x3686652c, opcode= 0x0a
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f2d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f36: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0f3c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f42: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0f45: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0f48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f54: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f58: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f60: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f63: mov_imm:
	regs[5] = 0xdcf935d2, opcode= 0x0a
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f72: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f75: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f7e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0f81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f87: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f93: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f96: mov_imm:
	regs[5] = 0x357d5a48, opcode= 0x0a
0x0f9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f9f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0fa2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0fa8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0fae: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0fb1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0fb8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0fc0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fcc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fd5: mov_imm:
	regs[5] = 0x9e1854ac, opcode= 0x0a
0x0fdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fde: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0fe1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0fe4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0fe7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0feb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ff0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ff3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ffc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fff: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1008: mov_imm:
	regs[5] = 0xf0c2b58d, opcode= 0x0a
0x100e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1011: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x05
0x101a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1020: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1026: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x102f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1032: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1035: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1038: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1041: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x05
0x104a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1053: mov_imm:
	regs[5] = 0xa1fb588f, opcode= 0x0a
0x1059: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1062: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1065: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1068: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1074: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1077: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x107a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x107d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1080: mov_imm:
	regs[5] = 0x9579d550, opcode= 0x0a
0x1086: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1089: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x108c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1092: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x05
0x109e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x10a1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x10a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x10aa: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x10ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10b0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x10b3: mov_imm:
	regs[5] = 0x18a9a5f0, opcode= 0x0a
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x10c5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x10c8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x10cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10cf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10dd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x10e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x10e6: mov_imm:
	regs[5] = 0x6fd8462c, opcode= 0x0a
0x10ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10ef: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x10f2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x10f8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1104: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1107: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x110a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1113: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1116: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1119: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x111d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1122: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1125: mov_imm:
	regs[5] = 0xbace6e14, opcode= 0x0a
0x112b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x112e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1131: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1134: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1137: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x113a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1143: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1146: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x114f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1158: mov_imm:
	regs[5] = 0xf9f0de4e, opcode= 0x0a
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1164: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1167: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x116a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1170: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1176: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1179: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x117d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1182: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1185: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x05
0x118e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1191: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1194: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1197: mov_imm:
	regs[5] = 0xee928f90, opcode= 0x0a
0x119d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x11a9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x11ac: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x11af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x11b5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x11b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11c1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x11c4: mov_imm:
	regs[5] = 0xc333b681, opcode= 0x0a
0x11ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11ce: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11d3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x11d6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x11dc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x11e2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11eb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x11ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x11fa: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x11fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1200: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1204: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1209: mov_imm:
	regs[5] = 0x554260e8, opcode= 0x0a
0x120f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1218: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x121b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1224: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1227: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1230: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1233: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1236: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x123f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1242: mov_imm:
	regs[5] = 0xdc4fe86a, opcode= 0x0a
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x05
0x124e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1251: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1254: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x125a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1266: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x126f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1272: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1275: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1278: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1281: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x05
0x128a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x128d: mov_imm:
	regs[5] = 0x7a6e05b7, opcode= 0x0a
0x1293: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1296: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1299: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12a2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x12a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x12ab: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x12ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12b1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x12b4: mov_imm:
	regs[5] = 0x5385764e, opcode= 0x0a
0x12ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12bd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x12cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x12d2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x12d5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x12d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x12de: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12f0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x12f3: mov_imm:
	regs[5] = 0x794e7a1, opcode= 0x0a
0x12fa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1302: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1305: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1308: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x130b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x130e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1311: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1314: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1317: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x131a: mov_imm:
	regs[5] = 0x9618fd1, opcode= 0x0a
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1326: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x132a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x132f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1332: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1338: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x133e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1341: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1344: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1347: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1350: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1353: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1356: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1359: mov_imm:
	regs[5] = 0x1f7b1cbb, opcode= 0x0a
0x135f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1362: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1368: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x136b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x136e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1371: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1374: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1377: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x137b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1380: mov_imm:
	regs[5] = 0xe2374191, opcode= 0x0a
0x1386: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1389: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1392: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1398: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x139e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x13a1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x13a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x13aa: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x13ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13b0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x13b3: mov_imm:
	regs[5] = 0x80f05f0f, opcode= 0x0a
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13cb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x13ce: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x13d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13d5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x13de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13e3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x13e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13e9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13f2: mov_imm:
	regs[5] = 0xc54c82da, opcode= 0x0a
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1401: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1404: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x140a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1410: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1413: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x05
0x141c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1425: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1428: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1431: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x05
0x143a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1443: mov_imm:
	regs[5] = 0x464013fb, opcode= 0x0a
0x1449: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x144c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1455: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1459: jmp_imm:
	pc += 0x1, opcode= 0x05
0x145e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1467: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x146a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1473: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1476: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1479: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x147c: mov_imm:
	regs[5] = 0xf88de39f, opcode= 0x0a
0x1482: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x05
0x148b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x148e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1495: jmp_imm:
	pc += 0x1, opcode= 0x05
0x149a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x14a0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x14a3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14b8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x14bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14be: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14c7: mov_imm:
	regs[5] = 0x47b485da, opcode= 0x0a
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14d6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x14d9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x14dc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x14df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14f1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x14f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14f7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x14fa: mov_imm:
	regs[5] = 0xd6348daf, opcode= 0x0a
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1506: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1509: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x150c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1512: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1518: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x151b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x151e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1521: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1524: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1527: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x152a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x152d: mov_imm:
	regs[5] = 0x4f89308e, opcode= 0x0a
0x1533: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1536: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1539: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x153c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x153f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1542: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1545: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x05
0x154e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1551: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1554: mov_imm:
	regs[5] = 0xe9a189d, opcode= 0x0a
0x155a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x155d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1560: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1566: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1572: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1575: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1578: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x157b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x157e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1581: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1584: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1587: mov_imm:
	regs[5] = 0x9bcd5d8e, opcode= 0x0a
0x158d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1590: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1593: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1596: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x159f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x15ab: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x15ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15b1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x15b4: mov_imm:
	regs[5] = 0x68905a19, opcode= 0x0a
0x15ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15bd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15c0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15d8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x15db: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x15de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x15e4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x15e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x15ed: mov_imm:
	regs[5] = 0x21d8039, opcode= 0x0a
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15fc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x15ff: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1608: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x160b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x160e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1617: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x161a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x161d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1620: mov_imm:
	regs[5] = 0x4e3491e9, opcode= 0x0a
0x1626: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1629: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x162c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1632: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1638: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x163b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x163e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1641: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1644: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x05
0x164d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1650: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1659: mov_imm:
	regs[5] = 0x75c855a8, opcode= 0x0a
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1668: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1671: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1674: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1677: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1680: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1689: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x168c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1695: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1698: mov_imm:
	regs[5] = 0x266f228b, opcode= 0x0a
0x169e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16a1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x16a4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x16aa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x16b0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x16b3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x16b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x16c2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x16c6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16ce: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x16d1: mov_imm:
	regs[5] = 0x4301ae1c, opcode= 0x0a
0x16d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16da: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x16dd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x16e0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x16ef: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16f5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x16f8: mov_imm:
	regs[5] = 0x7506c21, opcode= 0x0a
0x16fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1701: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1710: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x05
0x171c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x171f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1722: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1725: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1728: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x172b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x172e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1731: mov_imm:
	regs[5] = 0xa28ae03, opcode= 0x0a
0x1737: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x173a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x173d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1746: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x174f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1752: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1755: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1758: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x175b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x175e: mov_imm:
	regs[5] = 0xce7ed3a8, opcode= 0x0a
0x1764: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1768: jmp_imm:
	pc += 0x1, opcode= 0x05
0x176d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1770: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x05
0x177c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1782: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1785: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1788: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x178b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x178e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1791: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1794: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x05
0x179d: mov_imm:
	regs[5] = 0xc0734b61, opcode= 0x0a
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17b2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x17b5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x17b8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x17bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x17c1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x17c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17c7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x17ca: mov_imm:
	regs[5] = 0x1a4d764c, opcode= 0x0a
0x17d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17d3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x17dc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x17e2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x17e5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x17e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x17ee: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x17f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17fa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x17fd: mov_imm:
	regs[5] = 0xa4b41d94, opcode= 0x0a
0x1803: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1806: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1809: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x180c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x180f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1812: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x05
0x181b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x181e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1821: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1824: mov_imm:
	regs[5] = 0x78bfbddb, opcode= 0x0a
0x182a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x182d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1830: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1836: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1842: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x05
0x184b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x184e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1851: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1854: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1857: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x185a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x185d: mov_imm:
	regs[5] = 0x9b46fbdd, opcode= 0x0a
0x1864: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1869: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x186c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1870: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1875: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1878: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x187b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x187e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1881: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x05
0x188a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1893: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1896: mov_imm:
	regs[5] = 0x71bdf027, opcode= 0x0a
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18a5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x18a8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x18ae: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x18b4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x18b8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18bd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x18c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x18c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x18c6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x18c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18cc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18d5: mov_imm:
	regs[5] = 0xfc735fdf, opcode= 0x0a
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18ea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x18ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18f3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x18f6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x18f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x18fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x18ff: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1902: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1905: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1908: mov_imm:
	regs[5] = 0x156a33a2, opcode= 0x0a
0x190e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1911: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1914: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x191a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1920: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1923: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1926: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x192a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x192f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1938: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x193b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x193e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1942: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1947: mov_imm:
	regs[5] = 0xa7d34411, opcode= 0x0a
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1953: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x05
0x195c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x195f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1968: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1971: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1977: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1980: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1983: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1986: mov_imm:
	regs[5] = 0x9b69819d, opcode= 0x0a
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1992: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1995: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1998: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x199e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19b3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x19c2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x19c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19c8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x19cb: mov_imm:
	regs[5] = 0x4ed70f34, opcode= 0x0a
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19d4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19dd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19e6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a01: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a08: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a0d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a10: mov_imm:
	regs[5] = 0xbb19cbea, opcode= 0x0a
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a25: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a28: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a2e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a34: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1a37: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1a3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a3e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a46: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a4c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a4f: mov_imm:
	regs[5] = 0xd4a7ae2c, opcode= 0x0a
0x1a55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a58: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a5b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1a5e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1a62: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a6d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a74: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a79: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a7d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a82: mov_imm:
	regs[5] = 0xfabda071, opcode= 0x0a
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a91: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a94: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a9a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1aa0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1aa3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1aa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1aa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1aac: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1aaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ab8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1abb: mov_imm:
	regs[5] = 0x3c54eb7a, opcode= 0x0a
0x1ac1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ac4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ac7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ad0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1ad3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ad6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1ad9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1adc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ae0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ae5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ae8: mov_imm:
	regs[5] = 0x6ac76c59, opcode= 0x0a
0x1aee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1af1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1afa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b00: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b06: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1b09: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1b0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b1e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b27: mov_imm:
	regs[5] = 0xbd215480, opcode= 0x0a
0x1b2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b30: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1b36: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1b39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b3f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b45: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b48: mov_imm:
	regs[5] = 0x157badc7, opcode= 0x0a
0x1b4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b51: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b54: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b5a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b60: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1b63: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1b66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b6c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b72: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b75: mov_imm:
	regs[5] = 0x57a34d78, opcode= 0x0a
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b8a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b8d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b96: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1b99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b9f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ba5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ba8: mov_imm:
	regs[5] = 0xff796438, opcode= 0x0a
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bbd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1bc0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1bc6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1bcc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1bcf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1bd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1bd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1bd8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1bdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1bde: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1be1: mov_imm:
	regs[5] = 0x7f10e3f3, opcode= 0x0a
0x1be7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1bed: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1bf0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1bf3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1bf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c05: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c08: mov_imm:
	regs[5] = 0xa2d1af1f, opcode= 0x0a
0x1c0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c17: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c1a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c20: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c27: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c2c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1c2f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1c32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c3e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c44: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c47: mov_imm:
	regs[5] = 0xd4e9ac03, opcode= 0x0a
0x1c4e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c56: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c59: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c62: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1c65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c71: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c7d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c80: mov_imm:
	regs[5] = 0xd2ef82cc, opcode= 0x0a
0x1c86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c89: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c8c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c92: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c9e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1ca1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1ca4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ca7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1caa: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1cb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cb6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1cb9: mov_imm:
	regs[5] = 0xd010876, opcode= 0x0a
0x1cbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1cc2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1cc5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1cc8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1ccb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1cce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1cd1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1cd4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cd7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1cda: mov_imm:
	regs[5] = 0xc0ffa0f9, opcode= 0x0a
0x1ce0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ce3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1cec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1cf2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1cf8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1cfc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d01: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1d04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d10: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d22: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d2b: mov_imm:
	regs[5] = 0x6af3568e, opcode= 0x0a
0x1d31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d34: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d37: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1d3a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1d3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d43: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d4f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d52: mov_imm:
	regs[5] = 0x21e69bba, opcode= 0x0a
0x1d58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d5b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d64: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1d6a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1d70: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1d73: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d88: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d9a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d9d: mov_imm:
	regs[5] = 0xd6113bc9, opcode= 0x0a
0x1da3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1da6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1daa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1daf: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1db2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1dbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1dbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1dc1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1dc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1dcd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1dd0: mov_imm:
	regs[5] = 0x6004e23c, opcode= 0x0a
0x1dd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ddf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1de2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1de8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1def: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1df4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1df7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1dfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1dfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e00: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e06: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e0a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e0f: mov_imm:
	regs[5] = 0x61077453, opcode= 0x0a
0x1e15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e18: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e1b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1e1e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1e21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e27: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e2d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e30: mov_imm:
	regs[5] = 0x648b8a7b, opcode= 0x0a
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e3f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e43: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e48: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e54: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e5a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e63: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e72: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e78: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e7b: mov_imm:
	regs[5] = 0xc3ca6cf9, opcode= 0x0a
0x1e81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e84: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e8d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1e90: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1e93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e99: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ea5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1eae: mov_imm:
	regs[5] = 0xa2694fd6, opcode= 0x0a
0x1eb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1eb7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ec0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ec6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1ecc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1ecf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1ed2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ed5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1ed8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1edb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ede: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ee2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ee7: mov_imm:
	regs[5] = 0x35b0d5df, opcode= 0x0a
0x1eed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ef0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ef3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1efc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1f00: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f0b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f11: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f14: mov_imm:
	regs[5] = 0xd4f83231, opcode= 0x0a
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f29: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f2c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f32: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f3e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1f41: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1f44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f4a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f50: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f53: mov_imm:
	regs[5] = 0x9b3a3d91, opcode= 0x0a
0x1f59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f5c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f60: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f65: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1f71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f77: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f7d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f80: mov_imm:
	regs[5] = 0x67732e0a, opcode= 0x0a
0x1f86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f89: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f8c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f92: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f98: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1f9b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1f9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1fa1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1fa4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1fa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fb0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1fb3: mov_imm:
	regs[5] = 0x51ce76b8, opcode= 0x0a
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fc2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1fc6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fcb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1fcf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fd4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1fd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1fdb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fe0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1fe4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fe9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1fec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ff2: mov_imm:
	regs[5] = 0x5907092d, opcode= 0x0a
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2001: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x05
0x200a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2010: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2016: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x201f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2028: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x202b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x202e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2034: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2037: mov_imm:
	regs[5] = 0xfa5c943b, opcode= 0x0a
0x203d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2046: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2049: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x204c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x204f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2052: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2055: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2058: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2061: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2064: mov_imm:
	regs[5] = 0x43953a99, opcode= 0x0a
0x206a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x206d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2070: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2076: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x207c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x207f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2088: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x208b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2094: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2097: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x209a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x209d: mov_imm:
	regs[5] = 0x61416a7, opcode= 0x0a
0x20a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x20aa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20af: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x20b2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x20b6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x20be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x20c1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x20c5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20cd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20d6: mov_imm:
	regs[5] = 0x55e361a9, opcode= 0x0a
0x20dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20df: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x20ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20fa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x20fd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2106: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2109: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2115: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2119: jmp_imm:
	pc += 0x1, opcode= 0x05
0x211e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2121: mov_imm:
	regs[5] = 0xbc0606f6, opcode= 0x0a
0x2127: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x212a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2133: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2136: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x213a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x213f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2148: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x214b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x214e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2157: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x215a: mov_imm:
	regs[5] = 0xfa3756d, opcode= 0x0a
0x2160: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2163: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2166: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x216c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2172: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2175: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2178: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x217b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x217e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2181: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x05
0x218d: mov_imm:
	regs[5] = 0x438afea5, opcode= 0x0a
0x2193: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2197: jmp_imm:
	pc += 0x1, opcode= 0x05
0x219c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x219f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21a8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x21ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21bd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x21c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21c3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x21c6: mov_imm:
	regs[5] = 0x7cee65da, opcode= 0x0a
0x21cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21cf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x21d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x21d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x21de: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x21e1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x21f0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x21f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21f7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21fc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x21ff: mov_imm:
	regs[5] = 0x708243f2, opcode= 0x0a
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x05
0x220b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x220e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2217: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x221a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x221d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2220: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2223: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2226: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2229: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x222c: mov_imm:
	regs[5] = 0xb5042bb1, opcode= 0x0a
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2238: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2241: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2244: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2250: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2256: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x225f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2262: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2265: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2268: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x226b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x226e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2272: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2277: mov_imm:
	regs[5] = 0x48a23b15, opcode= 0x0a
0x227d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2286: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2289: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x228c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x228f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2292: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2295: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2298: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x229b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x229e: mov_imm:
	regs[5] = 0x2e9e259f, opcode= 0x0a
0x22a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22a7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22b0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x22b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22c2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x22c5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x22c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22d4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x22d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x22dd: mov_imm:
	regs[5] = 0x654edb89, opcode= 0x0a
0x22e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x22ef: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x22f2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x22f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22f9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2301: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2304: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2307: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x230a: mov_imm:
	regs[5] = 0x1427b7f3, opcode= 0x0a
0x2311: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2316: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2319: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x231c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2322: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2329: jmp_imm:
	pc += 0x1, opcode= 0x05
0x232e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2332: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2337: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x233a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x233d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2346: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2349: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2352: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x05
0x235b: mov_imm:
	regs[5] = 0xbe073a0a, opcode= 0x0a
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2367: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x236a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x236d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2370: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2373: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2376: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2379: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x237c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2388: mov_imm:
	regs[5] = 0xd690c851, opcode= 0x0a
0x238e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2392: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2397: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x239a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x23a0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x23ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x23bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23be: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x23c1: mov_imm:
	regs[5] = 0x9069e7dd, opcode= 0x0a
0x23c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23ca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x23cd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x23d0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x23d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x23df: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x23e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x23e8: mov_imm:
	regs[5] = 0x175d88f2, opcode= 0x0a
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23f7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x23fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2400: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x05
0x240c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x240f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2418: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x241b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x241e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2421: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2424: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x05
0x242d: mov_imm:
	regs[5] = 0x38985d40, opcode= 0x0a
0x2433: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x05
0x243c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x243f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2448: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x244b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x244e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2451: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2454: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2457: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x245a: mov_imm:
	regs[5] = 0x791eb345, opcode= 0x0a
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2466: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2469: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2472: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2478: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x247e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2481: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2484: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2487: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x248a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x248e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2493: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2496: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2499: mov_imm:
	regs[5] = 0x16ab298b, opcode= 0x0a
0x249f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24a2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x24a5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x24a8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x24ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x24b1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x24b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24b7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24c0: mov_imm:
	regs[5] = 0x2ddf8e1d, opcode= 0x0a
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24cf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x24d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24de: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x24e4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x24e7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x24ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x24f0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x24f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24f6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x24f9: mov_imm:
	regs[5] = 0x5b1e4c8c, opcode= 0x0a
0x24ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2502: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2505: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x05
0x250e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2511: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2514: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2517: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x251a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x251d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2520: mov_imm:
	regs[5] = 0x954bd17, opcode= 0x0a
0x2526: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2532: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2538: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x253b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x253e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2541: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2544: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2547: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x254a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x254d: mov_imm:
	regs[5] = 0xd70c1b4b, opcode= 0x0a
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2559: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x255c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x255f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2562: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2565: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2568: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x256b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x256e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2571: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2574: mov_imm:
	regs[5] = 0x39175e89, opcode= 0x0a
0x257a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x257d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2580: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x05
0x258c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2592: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x05
0x259b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25b0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x25b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25bc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25c5: mov_imm:
	regs[5] = 0xe325fc0, opcode= 0x0a
0x25cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25ce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x25d1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x25d4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x25d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25e3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x25e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25e9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25f2: mov_imm:
	regs[5] = 0x369c88df, opcode= 0x0a
0x25f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25fb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x25fe: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x05
0x260a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2610: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2614: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2619: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x261c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x261f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2622: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x05
0x262b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2637: mov_imm:
	regs[5] = 0x12c33b7d, opcode= 0x0a
0x263d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2640: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2643: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2646: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2649: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2652: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2655: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2658: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2661: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x05
0x266a: mov_imm:
	regs[5] = 0xb99b7730, opcode= 0x0a
0x2670: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2679: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x267c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2682: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2688: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x268b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x268e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2691: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2694: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x05
0x269d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26a6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26af: mov_imm:
	regs[5] = 0xbbdbc6d1, opcode= 0x0a
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26be: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26c7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26d0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x26d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x26d9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x26dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26df: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26e8: mov_imm:
	regs[5] = 0x26268d60, opcode= 0x0a
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26fd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2700: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2706: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x270c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x270f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2718: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x271b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x271e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2727: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x272a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2733: mov_imm:
	regs[5] = 0x8ba88e68, opcode= 0x0a
0x2739: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x273c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2745: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x05
0x274e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2752: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2757: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x275a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x275d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2760: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2769: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2772: mov_imm:
	regs[5] = 0xe8a784b7, opcode= 0x0a
0x2778: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x277b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x277e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2784: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x278a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x278d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2790: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2793: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2796: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2799: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x279c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x279f: mov_imm:
	regs[5] = 0x7adab48, opcode= 0x0a
0x27a6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27ae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x27b1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x27b4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x27c3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x27c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27c9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x27cc: mov_imm:
	regs[5] = 0x6a36d7fd, opcode= 0x0a
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27db: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x27de: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x27ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27f3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x27f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x27fc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x27ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2802: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2805: mov_imm:
	regs[5] = 0x373d4fff, opcode= 0x0a
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x280f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2814: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x05
0x281d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2820: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2829: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x282c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x282f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2832: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2835: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x05
0x283e: mov_imm:
	regs[5] = 0x260bd1bf, opcode= 0x0a
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x05
0x284a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x284e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2853: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2856: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x285c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2862: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2865: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2868: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x286b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x286f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2874: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2877: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x287a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x287d: mov_imm:
	regs[5] = 0x83ba0c79, opcode= 0x0a
0x2883: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2886: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2889: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x288d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2892: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2895: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x05
0x289e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x28a1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28ad: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x28b0: mov_imm:
	regs[5] = 0xed4a0999, opcode= 0x0a
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28bf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x28ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x28d4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x28d7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x28da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x28e0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x28e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x28e9: mov_imm:
	regs[5] = 0xbabb7293, opcode= 0x0a
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28fe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2902: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x290a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x290d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2910: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2913: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2916: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x291a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x291f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2922: mov_imm:
	regs[5] = 0xeb02091, opcode= 0x0a
0x2928: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x292b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x292e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2934: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x293a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x293d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x294d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2952: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2958: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2961: mov_imm:
	regs[5] = 0x754a2510, opcode= 0x0a
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x05
0x296d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2970: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2979: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x297c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x297f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2982: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2985: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2988: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x298b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x298e: mov_imm:
	regs[5] = 0x8dfcc8af, opcode= 0x0a
0x2994: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2997: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x299a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x29ac: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x29af: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x29b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x29b8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29c4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x29c7: mov_imm:
	regs[5] = 0xe65dafec, opcode= 0x0a
0x29cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29d0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x29d6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x29d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29eb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x29ee: mov_imm:
	regs[5] = 0xa3345b81, opcode= 0x0a
0x29f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29f7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x29fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a00: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a06: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2a09: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a18: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a2e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a33: mov_imm:
	regs[5] = 0x5273b99, opcode= 0x0a
0x2a39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a3c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a3f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2a42: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2a45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a51: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a57: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a5a: mov_imm:
	regs[5] = 0x125db173, opcode= 0x0a
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a69: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a78: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a7e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2a81: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2a84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a90: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2aa2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2aab: mov_imm:
	regs[5] = 0xede70379, opcode= 0x0a
0x2ab1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ab4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2abd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2ac0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ac9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2acc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2acf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ad2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ad5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ad8: mov_imm:
	regs[5] = 0x158d3260, opcode= 0x0a
0x2ade: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ae1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ae4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2af0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2af3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b08: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b0f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b14: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b17: mov_imm:
	regs[5] = 0xae5e5f57, opcode= 0x0a
0x2b1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b26: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b29: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2b2c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2b2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b35: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b3b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b3e: mov_imm:
	regs[5] = 0xd927c1be, opcode= 0x0a
0x2b44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b48: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b4d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2b56: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2b5c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2b5f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b74: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b80: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b83: mov_imm:
	regs[5] = 0x8cd0d65c, opcode= 0x0a
0x2b89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b8c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b8f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2b92: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2b95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b99: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ba1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2baa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2bae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bb3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bbc: mov_imm:
	regs[5] = 0xcc54789f, opcode= 0x0a
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bd1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2bd4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2be0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2be6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2be9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2bec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2bef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bf8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c04: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c0d: mov_imm:
	regs[5] = 0xe9ff0a8b, opcode= 0x0a
0x2c13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c16: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c19: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2c1c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2c1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c25: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c31: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c34: mov_imm:
	regs[5] = 0xdfdf66f4, opcode= 0x0a
0x2c3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c3d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c40: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c46: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c4c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2c4f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2c52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c58: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c5e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c61: mov_imm:
	regs[5] = 0xabe09f3e, opcode= 0x0a
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c70: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c73: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2c76: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2c79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c7f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c85: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c88: mov_imm:
	regs[5] = 0x8ab89175, opcode= 0x0a
0x2c8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c91: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c94: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c9a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2ca0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2ca4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ca9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2cac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2cb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2cb8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2cbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2cbe: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2cc7: mov_imm:
	regs[5] = 0x689e2e47, opcode= 0x0a
0x2ccd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cd0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2cd3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2cd6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2cd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2cdd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ce2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ce5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ce8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2cf1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2cf4: mov_imm:
	regs[5] = 0xb8dbcce, opcode= 0x0a
0x2cfa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cfd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d00: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d06: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d0c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2d0f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d1e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d2a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d2e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d33: mov_imm:
	regs[5] = 0xcedaaff3, opcode= 0x0a
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d48: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d4b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2d4e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d5d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d63: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d66: mov_imm:
	regs[5] = 0x284c69a4, opcode= 0x0a
0x2d6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d75: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d78: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d7e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d84: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2d87: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d96: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d9d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2da2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2da5: mov_imm:
	regs[5] = 0x43a7aafe, opcode= 0x0a
0x2dab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2dae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2db7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2dc0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2dc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2dc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2dcf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2dd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2dd5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2dd8: mov_imm:
	regs[5] = 0xac5e06dd, opcode= 0x0a
0x2dde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2de1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2de4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2dea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2df0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2df3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2df6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2df9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2dfc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2dff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e02: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e0b: mov_imm:
	regs[5] = 0xc275b647, opcode= 0x0a
0x2e11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e14: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e1d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2e20: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2e23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e2a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e2f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e35: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e3e: mov_imm:
	regs[5] = 0xdf6646b2, opcode= 0x0a
0x2e44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e47: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e50: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2e56: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2e5c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2e5f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2e62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e68: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e71: mov_imm:
	regs[5] = 0x15fedb83, opcode= 0x0a
0x2e77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e80: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2e86: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e95: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e9e: mov_imm:
	regs[5] = 0xa4fd4c69, opcode= 0x0a
0x2ea4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ea7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2eaa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2eb0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2eb6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2eb9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2ebc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ebf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ec2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ec6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ecb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ed4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ed7: mov_imm:
	regs[5] = 0x794ff48e, opcode= 0x0a
0x2edd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ee0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ee3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2ee6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2eef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ef2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ef5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ef8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2efb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2efe: mov_imm:
	regs[5] = 0xcdf1935b, opcode= 0x0a
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f13: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f16: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f1c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f28: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f31: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2f34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f3a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f46: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f4f: mov_imm:
	regs[5] = 0x3d1ceffc, opcode= 0x0a
0x2f55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f58: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f61: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2f64: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2f67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f6d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f79: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f82: mov_imm:
	regs[5] = 0x55ca81e9, opcode= 0x0a
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f8b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f94: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f9a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2fa0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2fa3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2faf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2fb2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2fb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fb8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fc1: mov_imm:
	regs[5] = 0xbe3e678, opcode= 0x0a
0x2fc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2fce: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fd3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fe5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2fe8: mov_imm:
	regs[5] = 0x92a96bf, opcode= 0x0a
0x2fef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ff4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3000: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3006: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3009: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x300c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x300f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3012: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3015: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x05
0x301e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3021: mov_imm:
	regs[5] = 0x208c04f7, opcode= 0x0a
0x3027: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3030: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3039: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3042: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x304b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x304e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3051: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3054: mov_imm:
	regs[5] = 0xd45f17ba, opcode= 0x0a
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3064: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3069: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3072: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3078: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x307e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3082: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3087: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x308a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3096: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30a2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30ab: mov_imm:
	regs[5] = 0xa6563e46, opcode= 0x0a
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x30b7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x30ba: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x30bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x30c3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x30c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30c9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x30cc: mov_imm:
	regs[5] = 0x7ea2e94, opcode= 0x0a
0x30d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30fc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x30ff: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3108: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x310b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3117: mov_imm:
	regs[5] = 0x4c041301, opcode= 0x0a
0x311d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3120: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3123: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3126: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x312c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3135: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x313b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x313e: mov_imm:
	regs[5] = 0xd77a212b, opcode= 0x0a
0x3144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3147: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x315c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x315f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3168: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x316b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3174: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3177: mov_imm:
	regs[5] = 0xb1459bda, opcode= 0x0a
0x317d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3180: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3183: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3186: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x318c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3195: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x319b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x319f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31a4: mov_imm:
	regs[5] = 0xabe80a3f, opcode= 0x0a
0x31aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31ad: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x31b0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x31b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31c2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x31c5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x31c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x31ce: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x31d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31e3: mov_imm:
	regs[5] = 0xd200a6eb, opcode= 0x0a
0x31e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x31ef: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x31f2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x31f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3201: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3207: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x320a: mov_imm:
	regs[5] = 0xbe1c46b9, opcode= 0x0a
0x3210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3213: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x05
0x321c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3222: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3228: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x322b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x322e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3234: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3237: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3240: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3243: mov_imm:
	regs[5] = 0xe9cb8ef7, opcode= 0x0a
0x3249: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x324c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x324f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3252: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3255: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x05
0x325e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3261: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x05
0x326a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3273: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3276: mov_imm:
	regs[5] = 0x21727063, opcode= 0x0a
0x327c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x327f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3282: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3288: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x328e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3291: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3294: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x05
0x329d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x32a0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x32a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32a6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x32a9: mov_imm:
	regs[5] = 0x809ca859, opcode= 0x0a
0x32af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32b8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x32bb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x32be: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x32c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x32cd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32df: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x32e2: mov_imm:
	regs[5] = 0x22c9f630, opcode= 0x0a
0x32e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32eb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x32ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x32f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x32fa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x32fd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3300: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x330c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x330f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3313: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3318: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x331b: mov_imm:
	regs[5] = 0x109a45dc, opcode= 0x0a
0x3321: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x05
0x332a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3333: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3336: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x333f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3342: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3345: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3348: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x334b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x334e: mov_imm:
	regs[5] = 0x12513a8e, opcode= 0x0a
0x3355: jmp_imm:
	pc += 0x1, opcode= 0x05
0x335a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x335d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3360: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3366: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x336c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x336f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3372: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x05
0x337b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x337e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3381: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3384: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x05
0x338d: mov_imm:
	regs[5] = 0xc45e5847, opcode= 0x0a
0x3393: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x05
0x339c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x33a0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33a5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x33a8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x33ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x33b7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x33ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x33c0: mov_imm:
	regs[5] = 0x5ef3da65, opcode= 0x0a
0x33c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x33cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x33de: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x33e2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33e7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x33ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x33f6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3402: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3405: mov_imm:
	regs[5] = 0xb0d55dc1, opcode= 0x0a
0x340b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x340e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3417: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x341a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x341d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3420: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3423: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3426: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3429: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x342c: mov_imm:
	regs[5] = 0x5da6c32d, opcode= 0x0a
0x3432: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3435: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3438: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x343e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3444: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3447: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x344a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x344d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3450: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3456: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3459: mov_imm:
	regs[5] = 0x4ae70e2, opcode= 0x0a
0x345f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3462: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3465: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3468: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3477: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x347a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3483: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x05
0x348c: mov_imm:
	regs[5] = 0x95855610, opcode= 0x0a
0x3492: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3495: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3498: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x349e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34aa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x34ad: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x34b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x34b6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34c2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x34c5: mov_imm:
	regs[5] = 0x873b293d, opcode= 0x0a
0x34cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34ce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x34d1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x34d4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x34d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34e3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x34e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34ef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34f8: mov_imm:
	regs[5] = 0x30ddfa49, opcode= 0x0a
0x34fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3507: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x350a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3510: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3516: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3519: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x351c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x351f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3522: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3525: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3528: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x352b: mov_imm:
	regs[5] = 0x5f036fc, opcode= 0x0a
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x353a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x353d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3541: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3546: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3549: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x354c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3555: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x05
0x355e: mov_imm:
	regs[5] = 0x3b13f0, opcode= 0x0a
0x3564: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3567: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3570: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3576: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x357f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3588: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x358c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3594: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x359a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x359d: mov_imm:
	regs[5] = 0x4702a874, opcode= 0x0a
0x35a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35af: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x35b2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x35b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x35bb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x35be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35c7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35d0: mov_imm:
	regs[5] = 0xdd859aab, opcode= 0x0a
0x35d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35d9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x35dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35e8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35f4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x35f7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x35fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3600: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x360c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x360f: mov_imm:
	regs[5] = 0xf2656843, opcode= 0x0a
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x05
0x361b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x361e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3621: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3624: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3628: jmp_imm:
	pc += 0x1, opcode= 0x05
0x362d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3636: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3639: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x363c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x363f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3642: mov_imm:
	regs[5] = 0x693b2ce, opcode= 0x0a
0x3648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3651: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x05
0x365a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3660: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3666: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3669: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x366c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x366f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3672: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x05
0x367b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x367e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3681: mov_imm:
	regs[5] = 0xcd483419, opcode= 0x0a
0x3687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x368a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x368d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3696: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x36a5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36b1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x36b4: mov_imm:
	regs[5] = 0xa9503868, opcode= 0x0a
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36c3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x36c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x36cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x36d2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x36db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x36de: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x36e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x36e7: mov_imm:
	regs[5] = 0xddcfb691, opcode= 0x0a
0x36ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36f0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x36f3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x36f6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x36f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x36fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x36ff: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3702: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3705: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3708: mov_imm:
	regs[5] = 0x40a6f303, opcode= 0x0a
0x370e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3711: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3714: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x371a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3720: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3723: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3726: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3729: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x372c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x372f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3732: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3735: mov_imm:
	regs[5] = 0x895bcb7, opcode= 0x0a
0x373b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x373e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3741: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x05
0x374a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x374d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3750: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3753: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3759: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x375c: mov_imm:
	regs[5] = 0x61cfe650, opcode= 0x0a
0x3762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3765: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3768: mov_imm:
	regs[30] = 0x9e47727b, opcode= 0x0a
0x376e: mov_imm:
	regs[31] = 0x52747938, opcode= 0x0a
0x3774: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0b
0x3778: jmp_imm:
	pc += 0x1, opcode= 0x05
0x377d: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0b
max register index:31
