// Seed: 1446097548
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2
);
  wire  id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  ;
  generate
    assign id_6 = {id_6{-1}};
    tri0 id_8, id_9, id_10, id_11;
    assign id_8 = 1;
  endgenerate
endmodule
module module_1 #(
    parameter id_1  = 32'd0,
    parameter id_15 = 32'd34,
    parameter id_16 = 32'd64,
    parameter id_19 = 32'd24,
    parameter id_24 = 32'd14
) (
    inout tri id_0,
    input supply1 _id_1,
    output logic id_2,
    input tri1 id_3[1 : id_1],
    output wand id_4,
    output uwire id_5,
    output wand id_6,
    output uwire id_7,
    input tri id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    input uwire id_12,
    output tri0 id_13,
    output supply0 id_14,
    output wand _id_15,
    output wire _id_16,
    output supply0 id_17,
    output uwire id_18,
    input wire _id_19,
    input wor id_20,
    output uwire id_21
);
  assign id_0 = id_9;
  wire id_23;
  wire _id_24;
  for (id_25 = id_11; id_8; id_2 = {id_19}) supply1 [1  *  id_24 : 1  -  id_19] id_26[1 : -1];
  always begin : LABEL_0
    $clog2(10);
    ;
  end
  assign id_21 = id_26;
  logic [id_16  +  id_15 : 1] id_27;
  assign id_26 = -1;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_4
  );
endmodule
