<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\bin2bcd.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\controller.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\digit_module.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\game_logic.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\rotary_encoder.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb  8 19:30:59 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>lcd114_test</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.239s, Peak memory usage = 308.199MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 308.199MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 308.199MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 308.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.062s, Peak memory usage = 308.199MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 308.199MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 308.199MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>76</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>773</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>192</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>515</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>813(782 LUT, 31 ALU) / 8640</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>136 / 6693</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>136 / 6693</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>frame_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>frame_clk_s2/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>33.076(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>frame_clk</td>
<td>50.000(MHz)</td>
<td>52.653(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctrler/data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>instance1/barYPos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ctrler/data_7_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>ctrler/data_7_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>instance1/n423_s0/B[7]</td>
</tr>
<tr>
<td>2.650</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>instance1/n423_s0/DOUT[9]</td>
</tr>
<tr>
<td>3.610</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n461_s12/I1</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>instance1/n461_s12/F</td>
</tr>
<tr>
<td>5.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n461_s9/I3</td>
</tr>
<tr>
<td>6.295</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>instance1/n461_s9/F</td>
</tr>
<tr>
<td>7.255</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n461_s6/I1</td>
</tr>
<tr>
<td>8.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>instance1/n461_s6/F</td>
</tr>
<tr>
<td>9.314</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n461_s7/I2</td>
</tr>
<tr>
<td>10.136</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>instance1/n461_s7/F</td>
</tr>
<tr>
<td>11.096</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n461_s14/I0</td>
</tr>
<tr>
<td>12.128</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>instance1/n461_s14/F</td>
</tr>
<tr>
<td>13.088</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n464_s16/I0</td>
</tr>
<tr>
<td>14.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>instance1/n464_s16/F</td>
</tr>
<tr>
<td>15.080</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n464_s20/I3</td>
</tr>
<tr>
<td>15.706</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>instance1/n464_s20/F</td>
</tr>
<tr>
<td>16.666</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n464_s8/I0</td>
</tr>
<tr>
<td>17.698</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>instance1/n464_s8/F</td>
</tr>
<tr>
<td>18.658</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n465_s10/I1</td>
</tr>
<tr>
<td>19.757</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>instance1/n465_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n467_s17/I0</td>
</tr>
<tr>
<td>21.749</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>instance1/n467_s17/F</td>
</tr>
<tr>
<td>22.709</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n467_s7/I1</td>
</tr>
<tr>
<td>23.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>instance1/n467_s7/F</td>
</tr>
<tr>
<td>24.768</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n465_s11/I1</td>
</tr>
<tr>
<td>25.867</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>instance1/n465_s11/F</td>
</tr>
<tr>
<td>26.827</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n461_s5/I2</td>
</tr>
<tr>
<td>27.649</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>instance1/n461_s5/F</td>
</tr>
<tr>
<td>28.609</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/n462_s6/I1</td>
</tr>
<tr>
<td>29.708</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>instance1/n462_s6/F</td>
</tr>
<tr>
<td>30.668</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>instance1/barYPos_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>frame_clk_s2/Q</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>instance1/barYPos_6_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>instance1/barYPos_6_s0</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>instance1/barYPos_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.124, 47.170%; route: 15.360, 51.299%; tC2Q: 0.458, 1.531%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pixel_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>pixel_cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1305_s7/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1305_s7/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s261/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1484_s261/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s256/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s256/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s186/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n1484_s186/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s120/I1</td>
</tr>
<tr>
<td>11.479</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n1484_s120/F</td>
</tr>
<tr>
<td>12.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s182/I1</td>
</tr>
<tr>
<td>13.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1484_s182/F</td>
</tr>
<tr>
<td>14.498</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s116/I1</td>
</tr>
<tr>
<td>15.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1484_s116/F</td>
</tr>
<tr>
<td>16.557</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s63/I2</td>
</tr>
<tr>
<td>17.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s63/F</td>
</tr>
<tr>
<td>18.339</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s353/I0</td>
</tr>
<tr>
<td>19.371</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s353/F</td>
</tr>
<tr>
<td>20.331</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s38/I1</td>
</tr>
<tr>
<td>21.430</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1484_s38/F</td>
</tr>
<tr>
<td>22.390</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s22/I0</td>
</tr>
<tr>
<td>23.422</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1484_s22/F</td>
</tr>
<tr>
<td>24.382</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s25/I1</td>
</tr>
<tr>
<td>25.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n1484_s25/F</td>
</tr>
<tr>
<td>26.441</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s17/I1</td>
</tr>
<tr>
<td>27.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n1484_s17/F</td>
</tr>
<tr>
<td>28.500</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1494_s16/I1</td>
</tr>
<tr>
<td>29.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1494_s16/F</td>
</tr>
<tr>
<td>30.559</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_data_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_data_0_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_data_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.975, 50.196%; route: 14.400, 48.268%; tC2Q: 0.458, 1.536%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pixel_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>pixel_cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1305_s7/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1305_s7/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s261/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1484_s261/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s256/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s256/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s186/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n1484_s186/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s120/I1</td>
</tr>
<tr>
<td>11.479</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n1484_s120/F</td>
</tr>
<tr>
<td>12.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s182/I1</td>
</tr>
<tr>
<td>13.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1484_s182/F</td>
</tr>
<tr>
<td>14.498</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s116/I1</td>
</tr>
<tr>
<td>15.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1484_s116/F</td>
</tr>
<tr>
<td>16.557</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s63/I2</td>
</tr>
<tr>
<td>17.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s63/F</td>
</tr>
<tr>
<td>18.339</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s353/I0</td>
</tr>
<tr>
<td>19.371</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s353/F</td>
</tr>
<tr>
<td>20.331</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s38/I1</td>
</tr>
<tr>
<td>21.430</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1484_s38/F</td>
</tr>
<tr>
<td>22.390</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s22/I0</td>
</tr>
<tr>
<td>23.422</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1484_s22/F</td>
</tr>
<tr>
<td>24.382</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s25/I1</td>
</tr>
<tr>
<td>25.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n1484_s25/F</td>
</tr>
<tr>
<td>26.441</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s17/I1</td>
</tr>
<tr>
<td>27.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n1484_s17/F</td>
</tr>
<tr>
<td>28.500</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1492_s16/I1</td>
</tr>
<tr>
<td>29.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1492_s16/F</td>
</tr>
<tr>
<td>30.559</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_data_1_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_data_1_s2/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_data_1_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.975, 50.196%; route: 14.400, 48.268%; tC2Q: 0.458, 1.536%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pixel_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>pixel_cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1305_s7/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1305_s7/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s261/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1484_s261/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s256/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s256/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s186/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n1484_s186/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s120/I1</td>
</tr>
<tr>
<td>11.479</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n1484_s120/F</td>
</tr>
<tr>
<td>12.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s182/I1</td>
</tr>
<tr>
<td>13.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1484_s182/F</td>
</tr>
<tr>
<td>14.498</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s116/I1</td>
</tr>
<tr>
<td>15.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1484_s116/F</td>
</tr>
<tr>
<td>16.557</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s63/I2</td>
</tr>
<tr>
<td>17.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s63/F</td>
</tr>
<tr>
<td>18.339</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s353/I0</td>
</tr>
<tr>
<td>19.371</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s353/F</td>
</tr>
<tr>
<td>20.331</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s38/I1</td>
</tr>
<tr>
<td>21.430</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1484_s38/F</td>
</tr>
<tr>
<td>22.390</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s22/I0</td>
</tr>
<tr>
<td>23.422</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1484_s22/F</td>
</tr>
<tr>
<td>24.382</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s25/I1</td>
</tr>
<tr>
<td>25.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n1484_s25/F</td>
</tr>
<tr>
<td>26.441</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s17/I1</td>
</tr>
<tr>
<td>27.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n1484_s17/F</td>
</tr>
<tr>
<td>28.500</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1490_s15/I1</td>
</tr>
<tr>
<td>29.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1490_s15/F</td>
</tr>
<tr>
<td>30.559</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_data_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_data_2_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_data_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.975, 50.196%; route: 14.400, 48.268%; tC2Q: 0.458, 1.536%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pixel_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>pixel_cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1305_s7/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1305_s7/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s261/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1484_s261/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s256/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s256/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s186/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n1484_s186/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s120/I1</td>
</tr>
<tr>
<td>11.479</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n1484_s120/F</td>
</tr>
<tr>
<td>12.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s182/I1</td>
</tr>
<tr>
<td>13.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1484_s182/F</td>
</tr>
<tr>
<td>14.498</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s116/I1</td>
</tr>
<tr>
<td>15.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1484_s116/F</td>
</tr>
<tr>
<td>16.557</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s63/I2</td>
</tr>
<tr>
<td>17.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s63/F</td>
</tr>
<tr>
<td>18.339</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s353/I0</td>
</tr>
<tr>
<td>19.371</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n1484_s353/F</td>
</tr>
<tr>
<td>20.331</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s38/I1</td>
</tr>
<tr>
<td>21.430</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1484_s38/F</td>
</tr>
<tr>
<td>22.390</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s22/I0</td>
</tr>
<tr>
<td>23.422</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1484_s22/F</td>
</tr>
<tr>
<td>24.382</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s25/I1</td>
</tr>
<tr>
<td>25.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n1484_s25/F</td>
</tr>
<tr>
<td>26.441</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1484_s17/I1</td>
</tr>
<tr>
<td>27.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n1484_s17/F</td>
</tr>
<tr>
<td>28.500</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1488_s15/I1</td>
</tr>
<tr>
<td>29.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1488_s15/F</td>
</tr>
<tr>
<td>30.559</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_data_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_data_3_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_data_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.975, 50.196%; route: 14.400, 48.268%; tC2Q: 0.458, 1.536%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
