library ieee;
use ieee.std_logic_1164.all;

entity mensaje is
port(a: in std_logic_vector(2 downto 0);
     ssc: out std_logic_vector(7 downto 0));
end entity;

architecture arqmsm of mensaje is
begin
	with a select
	ssc<= "1011111" when "000",
		   "1111110" when "001",
			"1111110" when "010",
			"1111101" when "011",
			"0111111" when "100",
			"0111111" when "101",
			"0111111" when "110",
			"0111111" when "111",
			"1111111" when others;
end architecture;