set_property BOARD_PART realdigital.org:aup-zu3-8gb:part0:1.0 [current_project]

# Block design
set design_name xilinx_ps_wizard
create_bd_design $design_name
current_bd_design $design_name
current_bd_instance /

# Create interface ports

# Create ports
set ps_uart_rx_i [ create_bd_port -dir I ps_uart_rx_i ]
set ps_uart_tx_o [ create_bd_port -dir O ps_uart_tx_o ]
set ps_tdi_o [ create_bd_port -dir O ps_tdi_o ]
set ps_tms_o [ create_bd_port -dir O ps_tms_o ]
set ps_tck_o [ create_bd_port -dir O ps_tck_o ]
set ps_tdo_i [ create_bd_port -dir I ps_tdo_i ]
set ps_gpio_o [ create_bd_port -dir O -from 2 -to 0 ps_gpio_o ]
set ps_gpio_i [ create_bd_port -dir I -from 1 -to 0 ps_gpio_i ]

# Create instance: axi_jtag, and set properties
set axi_jtag [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_jtag:1.0 axi_jtag ]

# Create instance: zynq_ultra_ps, and set properties
set zynq_ultra_ps [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps ]
set_property -dict [list \
  CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS33} \
  CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS33} \
  CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS33} \
  CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
  CONFIG.PSU_DDR_RAM_HIGHADDR {0x1FFFFFFFF} \
  CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
  CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
  CONFIG.PSU_MIO_0_POLARITY {Default} \
  CONFIG.PSU_MIO_10_POLARITY {Default} \
  CONFIG.PSU_MIO_11_POLARITY {Default} \
  CONFIG.PSU_MIO_12_POLARITY {Default} \
  CONFIG.PSU_MIO_17_POLARITY {Default} \
  CONFIG.PSU_MIO_18_POLARITY {Default} \
  CONFIG.PSU_MIO_19_POLARITY {Default} \
  CONFIG.PSU_MIO_1_POLARITY {Default} \
  CONFIG.PSU_MIO_20_POLARITY {Default} \
  CONFIG.PSU_MIO_23_POLARITY {Default} \
  CONFIG.PSU_MIO_25_POLARITY {Default} \
  CONFIG.PSU_MIO_26_POLARITY {Default} \
  CONFIG.PSU_MIO_2_POLARITY {Default} \
  CONFIG.PSU_MIO_31_POLARITY {Default} \
  CONFIG.PSU_MIO_38_POLARITY {Default} \
  CONFIG.PSU_MIO_39_POLARITY {Default} \
  CONFIG.PSU_MIO_3_POLARITY {Default} \
  CONFIG.PSU_MIO_40_POLARITY {Default} \
  CONFIG.PSU_MIO_41_POLARITY {Default} \
  CONFIG.PSU_MIO_42_POLARITY {Default} \
  CONFIG.PSU_MIO_43_POLARITY {Default} \
  CONFIG.PSU_MIO_44_POLARITY {Default} \
  CONFIG.PSU_MIO_45_POLARITY {Default} \
  CONFIG.PSU_MIO_46_POLARITY {Default} \
  CONFIG.PSU_MIO_47_POLARITY {Default} \
  CONFIG.PSU_MIO_48_POLARITY {Default} \
  CONFIG.PSU_MIO_49_POLARITY {Default} \
  CONFIG.PSU_MIO_4_POLARITY {Default} \
  CONFIG.PSU_MIO_50_POLARITY {Default} \
  CONFIG.PSU_MIO_51_POLARITY {Default} \
  CONFIG.PSU_MIO_5_POLARITY {Default} \
  CONFIG.PSU_MIO_6_POLARITY {Default} \
  CONFIG.PSU_MIO_77_POLARITY {Default} \
  CONFIG.PSU_MIO_7_POLARITY {Default} \
  CONFIG.PSU_MIO_8_POLARITY {Default} \
  CONFIG.PSU_MIO_9_POLARITY {Default} \
    CONFIG.PSU_MIO_TREE_PERIPHERALS {GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0\
MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#UART 1#UART 1#I2C 0#I2C 0#I2C 1#I2C 1#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1\
MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB\
1#USB 1#USB 1#USB0 Reset#GPIO2 MIO} \
    CONFIG.PSU_MIO_TREE_SIGNALS {gpio0[0]#gpio0[1]#gpio0[2]#gpio0[3]#gpio0[4]#gpio0[5]#gpio0[6]#gpio0[7]#gpio0[8]#gpio0[9]#gpio0[10]#gpio0[11]#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#txd#rxd#scl_out#sda_out#scl_out#sda_out#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#gpio1[44]#gpio1[45]#gpio1[46]#gpio1[47]#gpio1[48]#gpio1[49]#gpio1[50]#gpio1[51]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#reset#gpio2[77]}\
\
  CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {4} \
  CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} \
  CONFIG.PSU__ACT_DDR_FREQ_MHZ {1199.999756} \
  CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.999756} \
  CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
  CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
  CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
  CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.999954} \
  CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
  CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.999954} \
  CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
  CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {599.999878} \
  CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200} \
  CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
  CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.999878} \
  CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
  CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {DPLL} \
  CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
  CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999996} \
  CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
  CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
  CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.249996} \
  CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
  CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.999939} \
  CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {DPLL} \
  CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
  CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.999878} \
  CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {599.999878} \
  CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {600} \
  CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {DPLL} \
  CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999985} \
  CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
  CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {399.999908} \
  CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.333} \
  CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
  CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
  CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {524.999939} \
  CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999992} \
  CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {50} \
  CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.999908} \
  CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
  CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.999954} \
  CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
  CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.999756} \
  CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999985} \
  CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
  CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999985} \
  CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
  CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
  CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {262.499969} \
  CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {267} \
  CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {RPLL} \
  CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999985} \
  CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
  CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {524.999939} \
  CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {533.333} \
  CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {RPLL} \
  CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.499969} \
  CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
  CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {1.000000} \
  CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {1} \
  CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
  CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {187.499969} \
  CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
  CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {33.333328} \
  CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
  CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {PSS_REF_CLK} \
  CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
  CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999985} \
  CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
  CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.999954} \
  CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
  CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {249.999954} \
  CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} \
  CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999996} \
  CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
  CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
  CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
  CONFIG.PSU__DDRC__BG_ADDR_COUNT {2} \
  CONFIG.PSU__DDRC__BRC_MAPPING {BANK_ROW_COL} \
  CONFIG.PSU__DDRC__BUS_WIDTH {32 Bit} \
  CONFIG.PSU__DDRC__CL {17} \
  CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
  CONFIG.PSU__DDRC__COMPONENTS {Components} \
  CONFIG.PSU__DDRC__CWL {16} \
  CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {1} \
  CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
  CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
  CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
  CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
  CONFIG.PSU__DDRC__DEVICE_CAPACITY {16384 MBits} \
  CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
  CONFIG.PSU__DDRC__DRAM_WIDTH {8 Bits} \
  CONFIG.PSU__DDRC__ECC {Disabled} \
  CONFIG.PSU__DDRC__FGRM {1X} \
  CONFIG.PSU__DDRC__LP_ASR {manual normal} \
  CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
  CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
  CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
  CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
  CONFIG.PSU__DDRC__ROW_ADDR_COUNT {17} \
  CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
  CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400T} \
  CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
  CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
  CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
  CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
  CONFIG.PSU__DDRC__T_FAW {30.0} \
  CONFIG.PSU__DDRC__T_RAS_MIN {32.0} \
  CONFIG.PSU__DDRC__T_RC {46.16} \
  CONFIG.PSU__DDRC__T_RCD {17} \
  CONFIG.PSU__DDRC__T_RP {17} \
  CONFIG.PSU__DDRC__VREF {1} \
  CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
  CONFIG.PSU__DDR__INTERFACE__FREQMHZ {600.000} \
  CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
  CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
  CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
  CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
  CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__DLL__ISUSED {1} \
  CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
  CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
  CONFIG.PSU__DP__REF_CLK_FREQ {27} \
  CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk0} \
  CONFIG.PSU__FPGA_PL0_ENABLE {1} \
  CONFIG.PSU__FPGA_PL1_ENABLE {0} \
  CONFIG.PSU__FPGA_PL2_ENABLE {0} \
  CONFIG.PSU__FPGA_PL3_ENABLE {0} \
  CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
  CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
  CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__GPIO2_MIO__IO {MIO 52 .. 77} \
  CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__GT__LINK_SPEED {HBR} \
  CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
  CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
  CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 34 .. 35} \
  CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 36 .. 37} \
  CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
  CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
  CONFIG.PSU__PL_CLK0_BUF {TRUE} \
  CONFIG.PSU__PRESET_APPLIED {1} \
  CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}\
\
  CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display\
Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;97FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1}\
\
  CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.33333} \
  CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__SD0_COHERENCY {0} \
  CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} \
  CONFIG.PSU__SD0__CLK_50_SDR_ITAP_DLY {0x15} \
  CONFIG.PSU__SD0__CLK_50_SDR_OTAP_DLY {0x5} \
  CONFIG.PSU__SD0__DATA_TRANSFER_MODE {4Bit} \
  CONFIG.PSU__SD0__GRP_CD__ENABLE {1} \
  CONFIG.PSU__SD0__GRP_CD__IO {MIO 24} \
  CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
  CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
  CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 16 21 22} \
  CONFIG.PSU__SD0__SLOT_TYPE {SD 2.0} \
  CONFIG.PSU__SD1__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__UART0__PERIPHERAL__ENABLE {0} \
  CONFIG.PSU__UART1__BAUD_RATE {115200} \
  CONFIG.PSU__UART1__MODEM__ENABLE {0} \
  CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 32 .. 33} \
  CONFIG.PSU__USB0_COHERENCY {0} \
  CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
  CONFIG.PSU__USB0__REF_CLK_FREQ {100} \
  CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk1} \
  CONFIG.PSU__USB0__RESET__ENABLE {1} \
  CONFIG.PSU__USB0__RESET__IO {MIO 76} \
  CONFIG.PSU__USB1_COHERENCY {0} \
  CONFIG.PSU__USB1__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__USB1__PERIPHERAL__IO {MIO 64 .. 75} \
  CONFIG.PSU__USB1__REF_CLK_FREQ {100} \
  CONFIG.PSU__USB1__REF_CLK_SEL {Ref Clk1} \
  CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
  CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
  CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
  CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
  CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
  CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__USB3_1__PERIPHERAL__IO {GT Lane3} \
  CONFIG.PSU__USB__RESET__MODE {Shared MIO Pin} \
  CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
  CONFIG.PSU__USE__IRQ0 {0} \
  CONFIG.PSU__USE__M_AXI_GP0 {1} \
  CONFIG.PSU__USE__M_AXI_GP1 {0} \
  CONFIG.PSU__USE__M_AXI_GP2 {0} \
] $zynq_ultra_ps

# Create instance: axi_uartlite, and set properties
set axi_uartlite [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite ]

# Create instance: axi_smc, and set properties
set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
set_property -dict [list \
  CONFIG.NUM_MI {3} \
  CONFIG.NUM_SI {1} \
] $axi_smc


# Create instance: rst_ps8_0_96M, and set properties
set rst_ps8_0_96M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_96M ]

# Create instance: axi_gpio, and set properties
set axi_gpio [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio ]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS_2 {1} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO2_WIDTH {2} \
  CONFIG.C_GPIO_WIDTH {4} \
  CONFIG.C_IS_DUAL {1} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
  CONFIG.USE_BOARD_FLOW {true} \
] $axi_gpio


# Create interface connections
connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins axi_jtag/s_axi]
connect_bd_intf_net -intf_net axi_smc_M01_AXI [get_bd_intf_pins axi_smc/M01_AXI] [get_bd_intf_pins axi_uartlite/S_AXI]
connect_bd_intf_net -intf_net axi_smc_M02_AXI [get_bd_intf_pins axi_smc/M02_AXI] [get_bd_intf_pins axi_gpio/S_AXI]
connect_bd_intf_net -intf_net zynq_ultra_ps_M_AXI_HPM0_FPD [get_bd_intf_pins zynq_ultra_ps/M_AXI_HPM0_FPD] [get_bd_intf_pins axi_smc/S00_AXI]

# Create port connections
connect_bd_net -net axi_gpio_gpio_io_o  [get_bd_pins axi_gpio/gpio_io_o] \
[get_bd_ports ps_gpio_o]
connect_bd_net -net axi_jtag_tck  [get_bd_pins axi_jtag/tck] \
[get_bd_ports ps_tck_o]
connect_bd_net -net axi_jtag_tdi  [get_bd_pins axi_jtag/tdi] \
[get_bd_ports ps_tdi_o]
connect_bd_net -net axi_jtag_tms  [get_bd_pins axi_jtag/tms] \
[get_bd_ports ps_tms_o]
connect_bd_net -net axi_uartlite_0_tx  [get_bd_pins axi_uartlite/tx] \
[get_bd_ports ps_uart_tx_o]
connect_bd_net -net gpio2_io_i_0_1  [get_bd_ports ps_gpio_i] \
[get_bd_pins axi_gpio/gpio2_io_i]
connect_bd_net -net rst_ps8_0_96M_peripheral_aresetn  [get_bd_pins rst_ps8_0_96M/peripheral_aresetn] \
[get_bd_pins axi_jtag/s_axi_aresetn] \
[get_bd_pins axi_smc/aresetn] \
[get_bd_pins axi_uartlite/s_axi_aresetn] \
[get_bd_pins axi_gpio/s_axi_aresetn]
connect_bd_net -net rx_0_1  [get_bd_ports ps_uart_rx_i] \
[get_bd_pins axi_uartlite/rx]
connect_bd_net -net tdo_0_1  [get_bd_ports ps_tdo_i] \
[get_bd_pins axi_jtag/tdo]
connect_bd_net -net zynq_ultra_ps_pl_clk0  [get_bd_pins zynq_ultra_ps/pl_clk0] \
[get_bd_pins axi_smc/aclk] \
[get_bd_pins axi_jtag/s_axi_aclk] \
[get_bd_pins rst_ps8_0_96M/slowest_sync_clk] \
[get_bd_pins axi_uartlite/s_axi_aclk] \
[get_bd_pins zynq_ultra_ps/maxihpm0_fpd_aclk] \
[get_bd_pins axi_gpio/s_axi_aclk]
connect_bd_net -net zynq_ultra_ps_pl_resetn0  [get_bd_pins zynq_ultra_ps/pl_resetn0] \
[get_bd_pins rst_ps8_0_96M/ext_reset_in]

# Create address segments
assign_bd_address -offset 0xA0020000 -range 0x00010000 -with_name SEG_axi_gpio_0_Reg -target_address_space [get_bd_addr_spaces zynq_ultra_ps/Data] [get_bd_addr_segs axi_gpio/S_AXI/Reg] -force
assign_bd_address -offset 0xA0000000 -range 0x00010000 -with_name SEG_axi_jtag_reg0 -target_address_space [get_bd_addr_spaces zynq_ultra_ps/Data] [get_bd_addr_segs axi_jtag/s_axi/reg0] -force
assign_bd_address -offset 0xA0010000 -range 0x00010000 -with_name SEG_axi_uartlite_0_Reg -target_address_space [get_bd_addr_spaces zynq_ultra_ps/Data] [get_bd_addr_segs axi_uartlite/S_AXI/Reg] -force

validate_bd_design
save_bd_design

# Create wrapper
set wrapper_path [ make_wrapper -fileset sources_1 -files [ get_files -norecurse xilinx_ps_wizard.bd ] -top ]
add_files -norecurse -fileset sources_1 $wrapper_path