// Seed: 4237037266
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4
);
  supply1 id_6;
  tri0 id_7 = id_7 - id_4;
  assign id_3 = id_6;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    output uwire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input tri1 id_11
);
  wire id_13;
  always begin
    if (1) begin
      id_2 <= id_4;
    end else begin
      if (id_11) id_3 <= id_1;
      id_2 = 1;
    end
  end
  module_0(
      id_8, id_7, id_6, id_7, id_11
  );
endmodule
