Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne19.ecn.purdue.edu, pid 6199
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/ft_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/ft_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/ft_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ft_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34fa668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d35036d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d350b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d35166d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d351e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34a86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34b06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34ba6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34c36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34cb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34d56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34dd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34676d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d346f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34796d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34816d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d348c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34946d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d349d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34266d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d342e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34386d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34416d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d344b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34546d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d345d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33e66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33ef6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33f96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34026d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d340b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d34136d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d341d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33a56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33ae6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33b76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33c16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33ca6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33d36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33dc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33666d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d336f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33776d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33806d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33896d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33926d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d339b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33246d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d332e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33376d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33406d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d334a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33536d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d335c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d32e56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d32ee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d32f76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33006d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33096d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33116d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d331b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d33236d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d32ad6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd5d32b56d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32c03c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32c0e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32c9898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32d1320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32d1d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32da7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32e3278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32e3cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d326c748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32751d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3275c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d327d6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3287128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3287b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d328f5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3299080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3299ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32a2550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32a2f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d322ba20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32334a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3233ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d323c978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3246400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3246e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d324f8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3257358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3257da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3261828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31ea2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31eacf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31f3780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31fc208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31fcc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d32056d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d320e160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d320eba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3216630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d321f0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d321fb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31a9588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31a9fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31b3a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31bc4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31bcf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31c49b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31cd438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31cde80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31d6908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31df390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31dfdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3168860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d31702e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3170d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d317a7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3183240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3183c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d318c710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d42420b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d4242b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d319b5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3125080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d3125ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd5d312e550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d312ee80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d31350f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3135320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3135550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3135780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d31359b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3135be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3135e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3142080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d31422b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d31424e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3142710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3142940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3142b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3142da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd5d3142fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd5d30f4ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd5d30fd550>]
others(0)=[]
ingesting configs/topologies/nr_list/ft_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/ft_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ft_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91087944519500 because a thread reached the max instruction count
