/*
 * Copyright (c) 2025 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* Common SoC definitions shared across all PIC32CM JH devices */

#include <arm/armv6-m.dtsi>
#include <zephyr/dt-bindings/gpio/gpio.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m0+";
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <1>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv6m-mpu";
				reg = <0xe000ed90 0x2c>;
			};
		};
	};

	soc {
		flash0: flash@0 {
			compatible = "soc-nv-flash";
			write-block-size = <4>;
		};

		sram0: memory@20000000 {
			compatible = "mmio-sram";
		};

		pinctrl: pinctrl@41000000 {
			compatible = "microchip,port-g1-pinctrl";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x41000000 0x41000000 0x180>;

			porta: gpio@41000000 {
				compatible = "microchip,port-g1-gpio";
				reg = <0x41000000 0x80>;
				gpio-controller;
				#gpio-cells = <2>;
				#microchip,pin-cells = <2>;
			};
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <2>;
};
