{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646274494630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646274494631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 23:28:14 2022 " "Processing started: Wed Mar 02 23:28:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646274494631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274494631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274494631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646274495079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646274495080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/teste_filtro/fir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/teste_filtro/fir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filt-RTL " "Found design unit 1: fir_filt-RTL" {  } { { "../FIR_filter.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/FIR_filter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646274504656 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filt " "Found entity 1: fir_filt" {  } { { "../FIR_filter.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/FIR_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646274504656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274504656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite-rtl " "Found design unit 1: de10_lite-rtl" {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646274504661 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646274504661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274504661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite " "Elaborating entity \"de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646274505103 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de10_lite.vhd(19) " "VHDL Signal Declaration warning at de10_lite.vhd(19): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505121 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de10_lite.vhd(20) " "VHDL Signal Declaration warning at de10_lite.vhd(20): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de10_lite.vhd(21) " "VHDL Signal Declaration warning at de10_lite.vhd(21): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de10_lite.vhd(22) " "VHDL Signal Declaration warning at de10_lite.vhd(22): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de10_lite.vhd(23) " "VHDL Signal Declaration warning at de10_lite.vhd(23): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de10_lite.vhd(24) " "VHDL Signal Declaration warning at de10_lite.vhd(24): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de10_lite.vhd(26) " "VHDL Signal Declaration warning at de10_lite.vhd(26): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de10_lite.vhd(27) " "VHDL Signal Declaration warning at de10_lite.vhd(27): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de10_lite.vhd(28) " "VHDL Signal Declaration warning at de10_lite.vhd(28): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de10_lite.vhd(29) " "VHDL Signal Declaration warning at de10_lite.vhd(29): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 de10_lite.vhd(31) " "VHDL Signal Declaration warning at de10_lite.vhd(31): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505123 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 de10_lite.vhd(32) " "VHDL Signal Declaration warning at de10_lite.vhd(32): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505124 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 de10_lite.vhd(33) " "VHDL Signal Declaration warning at de10_lite.vhd(33): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505124 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 de10_lite.vhd(34) " "VHDL Signal Declaration warning at de10_lite.vhd(34): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505124 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 de10_lite.vhd(35) " "VHDL Signal Declaration warning at de10_lite.vhd(35): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505124 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 de10_lite.vhd(36) " "VHDL Signal Declaration warning at de10_lite.vhd(36): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505124 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de10_lite.vhd(44) " "VHDL Signal Declaration warning at de10_lite.vhd(44): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505124 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de10_lite.vhd(45) " "VHDL Signal Declaration warning at de10_lite.vhd(45): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505125 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de10_lite.vhd(46) " "VHDL Signal Declaration warning at de10_lite.vhd(46): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505125 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de10_lite.vhd(47) " "VHDL Signal Declaration warning at de10_lite.vhd(47): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505125 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de10_lite.vhd(48) " "VHDL Signal Declaration warning at de10_lite.vhd(48): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505125 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de10_lite.vhd(50) " "VHDL Signal Declaration warning at de10_lite.vhd(50): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505125 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de10_lite.vhd(52) " "VHDL Signal Declaration warning at de10_lite.vhd(52): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646274505125 "|de10_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..7\] de10_lite.vhd(40) " "Using initial value X (don't care) for net \"LEDR\[9..7\]\" at de10_lite.vhd(40)" {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274505129 "|de10_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5\] de10_lite.vhd(40) " "Using initial value X (don't care) for net \"LEDR\[5\]\" at de10_lite.vhd(40)" {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274505129 "|de10_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[3..0\] de10_lite.vhd(40) " "Using initial value X (don't care) for net \"LEDR\[3..0\]\" at de10_lite.vhd(40)" {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274505130 "|de10_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "probe\[31..8\] de10_lite.vhd(76) " "Using initial value X (don't care) for net \"probe\[31..8\]\" at de10_lite.vhd(76)" {  } { { "de10_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 76 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274505130 "|de10_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filt fir_filt:dut " "Elaborating entity \"fir_filt\" for hierarchy \"fir_filt:dut\"" {  } { { "de10_lite.vhd" "dut" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646274505177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeficientes FIR_filter.vhd(30) " "Verilog HDL or VHDL warning at FIR_filter.vhd(30): object \"coeficientes\" assigned a value but never read" {  } { { "../FIR_filter.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/FIR_filter.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646274505179 "|de10_lite|fir_filt:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registradores FIR_filter.vhd(31) " "Verilog HDL or VHDL warning at FIR_filter.vhd(31): object \"registradores\" assigned a value but never read" {  } { { "../FIR_filter.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/FIR_filter.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646274505179 "|de10_lite|fir_filt:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "produto FIR_filter.vhd(33) " "Verilog HDL or VHDL warning at FIR_filter.vhd(33): object \"produto\" assigned a value but never read" {  } { { "../FIR_filter.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/FIR_filter.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646274505179 "|de10_lite|fir_filt:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soma FIR_filter.vhd(34) " "Verilog HDL or VHDL warning at FIR_filter.vhd(34): object \"soma\" assigned a value but never read" {  } { { "../FIR_filter.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/FIR_filter.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646274505179 "|de10_lite|fir_filt:dut"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 unnamed " "Node instance \"u0\" instantiates undefined entity \"unnamed\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "de10_lite.vhd" "u0" { Text "D:/Users/carol/Documents/PLD/pld/TESTE_FILTRO/sint/de10_lite.vhd" 80 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646274505193 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646274505963 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 02 23:28:25 2022 " "Processing ended: Wed Mar 02 23:28:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646274505963 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646274505963 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646274505963 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274505963 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 32 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 32 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646274506753 ""}
