// ARGS: --verilog identities/identity_d1/identity_d1.v --protocol identities/identity_d1/identity_d1.prot
trace {
    slicing_ok(1, 1);
}
