<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2681845-A2" country="EP" doc-number="2681845" kind="A2" date="20140108" family-id="45977019" file-reference-id="318301" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585659" ucid="EP-2681845-A2"><document-id><country>EP</country><doc-number>2681845</doc-number><kind>A2</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12715475-A" is-representative="NO"><document-id mxw-id="PAPP154847851" load-source="docdb" format="epo"><country>EP</country><doc-number>12715475</doc-number><kind>A</kind><date>20120302</date><lang>EN</lang></document-id><document-id mxw-id="PAPP220439935" load-source="docdb" format="original"><country>EP</country><doc-number>12715475.5</doc-number><date>20120302</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140552201" ucid="US-201113039772-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201113039772</doc-number><kind>A</kind><date>20110303</date></document-id></priority-claim><priority-claim mxw-id="PPC140553197" ucid="US-2012027603-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2012027603</doc-number><kind>W</kind><date>20120302</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989315915" load-source="docdb">H03L   7/10        20060101ALI20131011BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989317519" load-source="docdb">H03L   1/02        20060101ALI20131011BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989319381" load-source="docdb">H03L   7/099       20060101AFI20131011BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1989620786" load-source="docdb" scheme="CPC">H03L   7/104       20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989627966" load-source="docdb" scheme="CPC">H03L   7/099       20130101 FI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989631783" load-source="docdb" scheme="CPC">H03L   1/02        20130101 LI20130101BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132361610" lang="DE" load-source="patent-office">TEMPERATURKOMPENSATION UND GROBABSTIMMUNGS-KONDENSATORBANKSCHALTER IN EINEM PHASENRAUSCHARMER SPANNUNGSGESTEUERTER OSZILLATOR</invention-title><invention-title mxw-id="PT132361611" lang="EN" load-source="patent-office">TEMPERATURE COMPENSATION AND COARSE TUNE BANK SWITCHES IN A LOW PHASE NOISE VCO</invention-title><invention-title mxw-id="PT132361612" lang="FR" load-source="patent-office">COMMUTATEURS DE BANQUE À RÉGLAGE APPROXIMATIF ET DE COMPENSATION DE TEMPÉRATURE DANS UN OSCILLATEUR COMMANDÉ EN TENSION (VCO) À FAIBLE BRUIT DE PHASE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919525858" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>QUALCOMM INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR919524807" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>QUALCOMM INCORPORATED</last-name></addressbook></applicant><applicant mxw-id="PPAR919012434" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Qualcomm Incorporated</last-name><iid>101331414</iid><address><street>5775 Morehouse Drive</street><city>San Diego, CA 92121</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919543239" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ZHANG GANG</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919515579" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ZHANG, GANG</last-name></addressbook></inventor><inventor mxw-id="PPAR919005722" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ZHANG, GANG</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, CA 92121</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919006653" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Schmidbauer, Andreas Konrad</last-name><iid>101222806</iid><address><street>Wagner &amp; Geyer Patent- und Rechtsanwälte Gewürzmühlstrasse 5</street><city>80538 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2012027603-W"><document-id><country>US</country><doc-number>2012027603</doc-number><kind>W</kind><date>20120302</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012119123-A2"><document-id><country>WO</country><doc-number>2012119123</doc-number><kind>A2</kind><date>20120907</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549827872" load-source="docdb">AL</country><country mxw-id="DS549911177" load-source="docdb">AT</country><country mxw-id="DS549751607" load-source="docdb">BE</country><country mxw-id="DS549822802" load-source="docdb">BG</country><country mxw-id="DS549828336" load-source="docdb">CH</country><country mxw-id="DS549751608" load-source="docdb">CY</country><country mxw-id="DS549750509" load-source="docdb">CZ</country><country mxw-id="DS549827873" load-source="docdb">DE</country><country mxw-id="DS549751613" load-source="docdb">DK</country><country mxw-id="DS549751614" load-source="docdb">EE</country><country mxw-id="DS549831979" load-source="docdb">ES</country><country mxw-id="DS549822803" load-source="docdb">FI</country><country mxw-id="DS549828337" load-source="docdb">FR</country><country mxw-id="DS549827878" load-source="docdb">GB</country><country mxw-id="DS549751615" load-source="docdb">GR</country><country mxw-id="DS549827879" load-source="docdb">HR</country><country mxw-id="DS549750510" load-source="docdb">HU</country><country mxw-id="DS549828342" load-source="docdb">IE</country><country mxw-id="DS549751616" load-source="docdb">IS</country><country mxw-id="DS549822804" load-source="docdb">IT</country><country mxw-id="DS549751621" load-source="docdb">LI</country><country mxw-id="DS549822805" load-source="docdb">LT</country><country mxw-id="DS549911178" load-source="docdb">LU</country><country mxw-id="DS549822810" load-source="docdb">LV</country><country mxw-id="DS549822811" load-source="docdb">MC</country><country mxw-id="DS549911179" load-source="docdb">MK</country><country mxw-id="DS549911180" load-source="docdb">MT</country><country mxw-id="DS549911181" load-source="docdb">NL</country><country mxw-id="DS549828343" load-source="docdb">NO</country><country mxw-id="DS549911182" load-source="docdb">PL</country><country mxw-id="DS549831980" load-source="docdb">PT</country><country mxw-id="DS549754578" load-source="docdb">RO</country><country mxw-id="DS549831981" load-source="docdb">RS</country><country mxw-id="DS549911183" load-source="docdb">SE</country><country mxw-id="DS549827880" load-source="docdb">SI</country><country mxw-id="DS549828344" load-source="docdb">SK</country><country mxw-id="DS549828345" load-source="docdb">SM</country><country mxw-id="DS549751622" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99830880" ref-ucid="WO-2012119123-A2" lang="EN" load-source="patent-office"><p num="0000">The LC tank of a VCO includes a main varactor circuit and temperature compensation varactor circuit coupled in parallel with the main varactor circuit. The main varactor is used for fine tuning. The temperature compensation varactor circuit has a capacitance- voltage characteristic that differs from a capacitance-voltage characteristic of the main varactor circuit such that the effects of common mode noise across the two varactor circuits are minimized. The LC tank also has a plurality of switchable capacitor circuits provided for coarse tuning. To prevent breakdown of the main thin oxide switch in each of the switchable capacitor circuits, each switchable capacitor circuit has a capacitive voltage divider circuit that reduces the voltage across the main thin oxide switch when the main switch is off.</p></abstract><abstract mxw-id="PA100327704" ref-ucid="WO-2012119123-A2" lang="EN" source="national office" load-source="docdb"><p>The LC tank of a VCO includes a main varactor circuit and temperature compensation varactor circuit coupled in parallel with the main varactor circuit. The main varactor is used for fine tuning. The temperature compensation varactor circuit has a capacitance- voltage characteristic that differs from a capacitance-voltage characteristic of the main varactor circuit such that the effects of common mode noise across the two varactor circuits are minimized. The LC tank also has a plurality of switchable capacitor circuits provided for coarse tuning. To prevent breakdown of the main thin oxide switch in each of the switchable capacitor circuits, each switchable capacitor circuit has a capacitive voltage divider circuit that reduces the voltage across the main thin oxide switch when the main switch is off.</p></abstract><abstract mxw-id="PA99830881" ref-ucid="WO-2012119123-A2" lang="FR" load-source="patent-office"><p num="0000">La présente invention se rapporte à un réservoir LC d'un oscillateur commandé en tension (VCO, Voltage Controlled Oscillator) qui comprend un circuit varactor principal et un circuit varactor de compensation de température couplé en parallèle au circuit varactor principal. Le varactor principal est utilisé pour obtenir un réglage fin. Le circuit varactor de compensation de température présente une caractéristique de capacité - tension qui est différente d'une caractéristique de capacité - tension du circuit varactor principal de telle sorte que les effets du bruit de mode commun à travers les deux circuits varactors soient réduits à un minimum. Le réservoir LC présente également une pluralité de circuits de condensateur commutables permettant un réglage approximatif. Pour empêcher une panne du commutateur d'oxyde mince principal dans chaque circuit de condensateur commutable, chaque circuit de condensateur commutable comprend un circuit de diviseur de tension capacitif qui réduit la tension à travers le commutateur d'oxyde mince principal lorsque le commutateur principal est désactivé.</p></abstract><abstract mxw-id="PA100327705" ref-ucid="WO-2012119123-A2" lang="FR" source="national office" load-source="docdb"><p>La présente invention se rapporte à un réservoir LC d'un oscillateur commandé en tension (VCO, Voltage Controlled Oscillator) qui comprend un circuit varactor principal et un circuit varactor de compensation de température couplé en parallèle au circuit varactor principal. Le varactor principal est utilisé pour obtenir un réglage fin. Le circuit varactor de compensation de température présente une caractéristique de capacité - tension qui est différente d'une caractéristique de capacité - tension du circuit varactor principal de telle sorte que les effets du bruit de mode commun à travers les deux circuits varactors soient réduits à un minimum. Le réservoir LC présente également une pluralité de circuits de condensateur commutables permettant un réglage approximatif. Pour empêcher une panne du commutateur d'oxyde mince principal dans chaque circuit de condensateur commutable, chaque circuit de condensateur commutable comprend un circuit de diviseur de tension capacitif qui réduit la tension à travers le commutateur d'oxyde mince principal lorsque le commutateur principal est désactivé.</p></abstract><description mxw-id="PDES51232388" ref-ucid="WO-2012119123-A2" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> TEMPERATURE COMPENSATION AND COARSE TUNE BANK SWITCHES IN A LOW PHASE NOISE VCO</p><p id="p0002" num="0002">BACKGROUND INFORMATION </p><p id="p0003" num="0003">Technical Field </p><p id="p0004" num="0004"> [0001] The disclosed embodiments relate generally to varactor circuits for fine tuning and/or to switchable capacitor circuits for coarse tuning in Voltage-Controlled Oscillators (VCOs). </p><p id="p0005" num="0005">Background Information </p><p id="p0006" num="0006">[0002] FIG. 1 (Prior Art) is a symbol of a Voltage Controlled Oscillator (VCO) 1. FIG. 2</p><p id="p0007" num="0007">(Prior Art) is a more detailed diagram of the VCO 1 of FIG. 1. VCO 1 includes an LC tank 2. The natural resonant frequency of the LC tank 2 largely determines the oscillating frequency of the differential VCO output signal output by the VCO 1 onto differential output conductors 3 and 4. In the illustrated example, the inductance of the LC tank 2 is provided by inductor 5. The capacitance of the LC tank 2 is provided by a combination of capacitance elements including a varactor circuit 6 and a coarse tune capacitor bank 7. The coarse tune capacitor bank 7 is made up of a number of parallel-connected switchable capacitor circuits. Reference numeral 25 identifies one switchable capacitor circuit. By changing the digital input signals EN[1 :N] and ENB[1:N] supplied via input conductors 14 and 15 to the coarse tune capacitor bank 7, capacitances provided by individual ones of the switchable capacitor circuits can be selectively switched into and out of the LC tank 2. Switching out switchable capacitor circuits decreases the overall capacitance of the LC tank 2, thereby increasing VCO 1 oscillating frequency. Switching capacitor element into the LC tank 2 increases the overall capacitance of the LC tank 2, thereby decreasing VCO 1 oscillating frequency. </p><p id="p0008" num="0008"> [0003] Fine tuning of the capacitance of the LC tank 2 is accomplished by adjusting a fine tune analog input signal VTUNE on input lead 8. The fine tune analog input signal VTUNE affects a voltage across varactors 9 and 10 and this fine tunes the capacitance of the LC tank 2. How VTUNE affects the varactors 9 and 10 is determined by how the varactors are biased. In one example, increasing VTUNE decreases the voltage across the main varactors, thereby decreasing the capacitance provided by the main varactors 9 and 10, and thereby increasing the VCO 1 oscillating frequency. Conversely, decreasing VTUNE results in increasing the voltage across the main varactors, thereby increasing the 
<!-- EPO <DP n="3"/>-->
 capacitance provided by the main varactors 9 and 10, thereby decreasing the VCO 1 oscillating frequency. </p><p id="p0009" num="0009"> [0004] It is desired that the oscillating frequency of the VCO 1 be a function of VTUNE and of the coarse tune digital input signals EN[1 :N] and ENB[1 :N], and be substantially independent of temperature. If, however, there were no temperature compensation circuitry provided, then for a given fixed VTUNE voltage the oscillating frequency of the VCO 1 would be seen to decrease with increasing temperature due to the capacitances of the main varactors 9 and 10 increasing with increasing temperature. To compensate for this, the VCO 1 of FIG. 2 includes temperature compensation varactor circuitry in the form of varactors 11 and 12. These varactors 11 and 12 are coupled in parallel with the main varactors 9 and 10 of LC tank 2 of the VCO 1. A temperature compensation voltage signal PTAT is applied via input lead 13 to these varactors 11 and 12. The voltage signal PTAT increases with increasing temperature. As temperature increases, the voltage PTAT increases. The increasing PTAT decreases the voltage across the temperature compensation varactors 11 and 12, thereby reducing their capacitances. The decreasing of the capacitances of the temperature compensation varactors 11 and 12 as temperature increases counteracts the affects of how the increasing temperature causes the capacitances of the main varactors 9 and 10 to increase. </p><p id="p0010" num="0010"> [0005] As illustrated in FIG. 2, the varactor circuit 6 is AC coupled to inductor 5. The varactor circuit is therefore DC biased via bias resistors 16 and 17. There are noise sources, such as resistor noise introduced by resistors 16 and 17 and such as power supply noise present in voltage VBIAS at voltage supply conductor 18. The power supply noise manifests itself as common mode noise across the varactors. Noise from these sources affects the varactors and increases VCO phase noise in an undesirable way. An improved VCO architecture is desired. </p><p id="p0011" num="0011"> [0006] In addition, the VCO 1 may be required to operate over a wide frequency range, for example from 3.0 GHz to 5.0 GHz. To accommodate such a wide frequency range, a capacity to switch in and out the capacitances provided by the switchable capacitor circuits of the coarse tune capacitor bank 7 is required. In some applications, there is a stringent phase noise requirement imposed on the VCO 1 at some operating frequencies. In order to meet this stringent phase noise requirement, the VCO 1 is made to operate with a large AC voltage swing across the LC tank 2 between nodes 19 and 20. The AC voltage swing may be, for example, 2.5 volts peak-to-peak when the VCO 1 is operating at 4.0 GHz. The RF transceiver integrated circuits of which the VCOs are a part of are now often made using thin gate oxide 65nm or 45nm MOS semiconductor fabrication processes. Due to the thin 
<!-- EPO <DP n="4"/>-->
 gate oxides of the transistors made using such small geometry processes, voltages across the transistors must be maintained below about 1.5 volts in order to prevent the large voltages from causing breakdown and otherwise damaging the transistors. If a simple thin oxide transistor of such a semiconductor process were used for switch 21, then the transistor may break down and fail. </p><p id="p0012" num="0012"> [0007] FIG. 3 (Prior Art) is a diagram that illustrates one method of avoiding this problem. </p><p id="p0013" num="0013"> A special transistor 22 having a thicker oxide gate dielectric is used. In order to achieve the same performance as is achieved using the thin gate oxide transistor 21 of FIG. 2, however, the thick gate oxide transistor 22 of FIG. 3 is made to be larger. Providing the larger transistor increases parasitics, including parasitic capacitances. It is desired to be able to reduce the overall capacitance of the LC tank 2 when many of the capacitors of switchable capacitor circuits of the coarse tune capacitor bank 7 are switched off so that the VCO 1 can oscillate at a high frequency. The parasitic capacitances of all of the many transistors of the switchable capacitor circuits, however, may combine to be such a large capacitance that the overall LC tank capacitance cannot be reduced as low as required for high frequency VCO 1 operation. </p><p id="p0014" num="0014"> [0008] FIG. 4 (Prior Art) is a diagram that illustrates a second method of avoiding the problem with thin gate oxide transistor 21 of FIG. 2 breaking down. In this second method, two thin gate oxide transistors 23 and 24 are provided in series as illustrated. Each of these transistors sees only half of the AC voltage swing between nodes 19 and 20, and therefore can survive the high voltage swing of the VCO 1 without suffering breakdown. To achieve the same performance as with the thin gate oxide transistor 21 of FIG. 2, however, the on resistance through the two transistors should be low. Due to there being two transistors in series rather than one, the sizes of the transistors 23 and 24 are doubled to achieve an adequately low on resistance. This increase in transistor size again increases parasitic capacitances. The parasitic capacitances of all the transistors of all the switchable capacitor circuits of the coarse tune capacitor bank 7 combine such that the lower limit of the capacitance of the LC tank 2 is too high for high frequency VCO 1 operation. Moreover, the series-connected transistors of the topology of FIG. 4 are observed to pick up or otherwise to introduce an increased amount of unwanted noise. The exact mechanism by which this noise is introduced is not fully understood, but an improved VCO architecture is desired. 
<!-- EPO <DP n="5"/>-->
 SUMMARY </p><p id="p0015" num="0015"> [0009] In a first aspect, an LC tank of a Voltage-Controlled Oscillator (VCO) includes a main varactor circuit and temperature compensation varactor circuit coupled in parallel with the main varactor circuit. The main varactor circuit is used for fine tuning the VCO. The temperature compensation varactor circuit has a capacitance-voltage characteristic that differs from a capacitance-voltage characteristic of the main varactor circuit such that the effects of common mode noise across the two varactor circuits are minimized. In a first example, the temperature compensation varactor circuit has a capacitance- voltage characteristic of opposite slope to the slope of a capacitance-voltage characteristic of the main varactor circuit. The temperature compensation varactor circuit is made to have the capacitance- voltage characteristic of opposite slope by using P-type varactors rather than N-type varactors as are used in the main varactor circuit. In a second example, the temperature compensation varactor circuit is made to have the capacitance-voltage characteristic of opposite slope by using N-type varactors but by reversing how the varactors are connected in the temperature compensation varactor circuit as compared to how the varactors are connected in the main varactor circuit. The reversing of how the varactors are connected serves to change the sign of the slope of the capacitance-voltage characteristic of the temperature compensation varactor circuit. Minimizing the effects of common mode noise across the two varactor circuits in this way improves VCO phase noise and reduces VCO susceptibility to common mode noise such as power supply noise. </p><p id="p0016" num="0016"> [0010] In a second aspect, the LC tank of the VCO also has a plurality of switchable capacitor circuits. These switchable capacitor circuits are used for coarse tuning of the VCO. Each switchable capacitor circuit can be controlled to switch its capacitance into the LC tank, or to switch its capacitance out of the LC tank. By switching capacitances into and out of the LC tank in this way, the VCO is coarse tuned. To prevent breakdown of a main thin oxide switch in each of the switchable capacitor circuits, each switchable capacitor circuit has a capacitive voltage divider circuit coupled around the main thin oxide switch. The capacitive voltage divider circuit serves to reduce the maximum voltage across the main thin oxide switch when the main switch is off. The capacitive voltage divider circuits in the switchable capacitor circuits are enabled for VCO operation in a high voltage mode (a low phase noise mode). The capacitive voltage divider circuits in the switchable capacitor circuits can be disabled for VCO operation in a lower power mode. 
<!-- EPO <DP n="6"/>-->
 [0011] The foregoing is a summary and thus contains, by necessity, simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and does not purport to be limiting in any way. Other aspects, inventive features, and advantages of the devices and/or processes described herein, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth herein. </p><p id="p0017" num="0017">BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0018" num="0018"> [0012] FIG. 1 (Prior Art) is a symbol of a Voltage Controlled Oscillator (VCO) 1. </p><p id="p0019" num="0019"> [0013] FIG. 2 (Prior Art) is a more detailed diagram of the VCO 1 of FIG. 1. </p><p id="p0020" num="0020"> [0014] FIG. 3 (Prior Art) is a diagram of a coarse tune switch circuit involving a thick oxide transistor. </p><p id="p0021" num="0021"> [0015] FIG. 4 (Prior Art) is a diagram of a coarse tune switch circuit involving two series- connected thin oxide transistors. </p><p id="p0022" num="0022"> [0016] FIG. 5 is a simplified high level block diagram of a mobile communication device</p><p id="p0023" num="0023">100 in accordance with one novel aspect. </p><p id="p0024" num="0024"> [0017] FIG. 6 is a more detailed block diagram of the RF transceiver integrated circuit of</p><p id="p0025" num="0025">FIG. 5. </p><p id="p0026" num="0026"> [0018] FIG. 7 is a more detailed block diagram of the local oscillator of FIG. 6. </p><p id="p0027" num="0027"> [0019] FIG. 8 is a circuit diagram of the VCO of the local oscillator of FIG. 7 in accordance with a first example of a first novel aspect. </p><p id="p0028" num="0028">[0020] FIG. 9 is a diagram that shows the main varactor circuit of the VCO of FIG. 8 in further detail. </p><p id="p0029" num="0029"> [0021] FIG. 10 is a diagram that shows the temperature compensation varactor circuit of the VCO of FIG. 8 in further detail. </p><p id="p0030" num="0030">[0022] FIG. 11 is a diagram that shows the capacitance-voltage characteristics of the varactors in the main varactor circuit and in the temperature compensation varactor circuit. </p><p id="p0031" num="0031">[0023] FIG. 12 is a diagram that shows the capacitance-voltage characteristics of the overall main varactor circuit and of the overall temperature compensation varactor circuit. </p><p id="p0032" num="0032">[0024] FIG. 13 is a diagram that illustrates how the fine tune varactor circuitry of FIG. 8 has less susceptibility to common mode noise on nodes A and B as compared to conventional fine tune varactor circuitry. </p><p id="p0033" num="0033">[0025] FIG. 14 is a diagram that shows how the varactor circuit of the prior art is susceptible to common mode noise on nodes A and B. 
<!-- EPO <DP n="7"/>-->
 [0026] FIG. 15 is a circuit diagram of the VCO in the local oscillator of FIG. 7 in accordance with a second example of the first novel aspect. </p><p id="p0034" num="0034">[0027] FIG. 16 is a table that shows a comparison of VCO phase noise for the double thin oxide transistor prior art VCO and for the VCO of FIG. 8. </p><p id="p0035" num="0035">[0028] FIG. 17 is a plot that shows a comparison of VCO phase noise for the double thin oxide transistor prior art VCO and for the VCO of FIG. 8. </p><p id="p0036" num="0036">[0029] FIG. 18 is a flowchart of a method of temperature compensating a main varactor circuit. </p><p id="p0037" num="0037"> [0030] FIG. 19 is diagram of a conventional coarse tune switchable capacitor circuit. </p><p id="p0038" num="0038"> [0031] FIG. 20 is a diagram of the high breakdown voltage coarse tune switchable capacitor circuit in accordance with a second novel aspect. </p><p id="p0039" num="0039">[0032] FIG. 21 is a table that sets forth the maximum voltage across the main transistor in a conventional switchable capacitor circuit and in the high breakdown switchable capacitor circuit of FIG. 20. </p><p id="p0040" num="0040"> [0033] FIG. 22 is a more detailed diagram of the coarse tune capacitor bank in the VCO of</p><p id="p0041" num="0041">FIG. 8. </p><p id="p0042" num="0042"> [0034] FIG. 23 is a table that illustrates operation of the switchable capacitor circuit of FIG. </p><p id="p0043" num="0043"> 20. </p><p id="p0044" num="0044"> [0035] FIG. 24 is a diagram of a coarse tune capacitor bank in which the capacitive voltage dividing circuits are always enabled. </p><p id="p0045" num="0045">[0036] FIG. 25 is a flowchart of a method for protecting the main transistor in a switchable capacitor circuit using a capacitive voltage dividing circuit. </p><p id="p0046" num="0046">DETAILED DESCRIPTION </p><p id="p0047" num="0047"> [0037] FIG. 5 is a simplified high level block diagram of a mobile communication device</p><p id="p0048" num="0048">100 in accordance with a first novel aspect. In this example, mobile communication device 100 is a cellular telephone. The cellular telephone 100 includes (among several other components not illustrated) an antenna 101 and two integrated circuits 102 and 103. Integrated circuit 103 is called a "digital baseband integrated circuit." Integrated circuit 102 is a Radio Frequency (RF) transceiver integrated circuit. RF transceiver integrated circuit 102 is called a "transceiver" because it includes a transmitter as well as a receiver. </p><p id="p0049" num="0049"> [0038] FIG. 6 is a more detailed block diagram of the RF transceiver integrated circuit 102 of FIG. 5. The receiver includes what is called a "receive chain" 104 as well as a local oscillator 105. When the cellular telephone is receiving, a high frequency RF signal 106 is received on antenna 101. Information from signal 106 passes through duplexer 107, 
<!-- EPO <DP n="8"/>-->
 matching network 108, and through the receive chain 104. Signal 106 is amplified by Low Noise Amplifier (LNA) 109 and is down-converted in frequency by mixer 110. The resulting down-converted signal is filtered by baseband filter 111 and is passed to the digital baseband integrated circuit 103 of FIG. 1. An analog-to-digital converter 112 in the digital baseband integrated circuit 103 converts the signal into digital form and the resulting digital information is processed by digital circuitry in the digital baseband integrated circuit 103. The digital baseband integrated circuit 103 tunes the receiver by controlling the frequency of an LO signal (LOl) 113. </p><p id="p0050" num="0050"> [0039] If the cellular telephone is transmitting, then information to be transmitted is converted into analog form by a Digital-to-Analog Converter (DAC) 114 in the digital baseband integrated circuit 103 and is supplied to a "transmit chain" 115 in the RF transceiver integrated circuit 102. Baseband filter 116 then filters out noise due to the digital-to-analog conversion process. Mixer block 117 under control of local oscillator 118 then up-converts the signal into a high frequency signal. Driver amplifier 119 and an external Power Amplifier (PA) 120 amplify the high frequency signal to drive antenna 101 so that a high frequency RF signal 121 is transmitted from antenna 101. The digital baseband integrated circuit 103 controls the transmitter by controlling the frequency of an LO signal (L02) supplied to mixer 117. Digital baseband integrated circuit 103 controls the local oscillators 105 and 118 by sending appropriate control information across a digital serial bus 123, through bus interface 124, and control lines 125 and 126. </p><p id="p0051" num="0051"> [0040] FIG. 7 is a more detailed block diagram of the local oscillator 105 of FIG. 6. The local oscillator 105 includes a novel Voltage-Controlled Oscillator (VCO) 139. Local oscillator 105 includes a divider 130, a Phase-Locked Loop (PLL) 131 and a divider circuit 132. PLL 131 receives an externally generated reference signal REF CLK on conductor 133 (for example, a 19.2 MHz signal generated by an external crystal oscillator) and generates therefrom a differential PLL output signal VO. The label "VO" used here indicates that the VO signal is the differential VCO output signal. The signal VO includes a signal VOP on conductor 134 and a signal VON on conductor 135. The PLL 131 in this case includes a phase comparator 136, a charge pump 137, a loop filter 138, the novel VCO 139, a loop divider 140, and a Sigma-Delta Modulator 141. The differential VCO output signal is divided down in frequency by divider 132 to generate the local oscillator signal LOl. Local oscillator signal LOl includes a differential In-phase (I) signal and a differential Quadrature (Q) signal. The local oscillator 105 is controlled by a multi-bit digital control value CONTROL on digital input signal conductors 125. The multi-bit digital control value CONTROL includes a digital control value ON 142 on conductor 143 
<!-- EPO <DP n="9"/>-->
 and its complement ONB 144 on conductor 145. The multi-bit control value CONTROL also includes the multi-bit digital control value ENB[1:N] 146 on conductors 147 and the complements of those signals EN[1 :N] 148 on conductors 149. VCO 139 receives a fine tune analog control signal VTUNE 150 from loop filter 138. VCO 139 receives a temperature compensation control signal 151 from a temperature compensation bias voltage generator circuit 152. VCO 139 also receives a varactor bias supply voltage VBIAS 153 from a VBIAS supply voltage controller circuit 154. </p><p id="p0052" num="0052"> [0041] FIG. 8 is a circuit diagram of VCO 139 of FIG. 7 in accordance with a first example of a first novel aspect. VCO 139 includes an LC tank 155 and amplifier circuitry 156-159. LC tank 155 includes an inductor 164, fine tune varactor circuitry 160 and coarse tune capacitor bank 161. Fine tune varactor circuitry 160 includes a pair of lk ohm bias resistors 169 and 170, a main varactor circuit 162, a temperature compensation varactor circuit 163, and a pair of coupling capacitors 171 and 172. Coarse tune capacitor bank 161 is a digitally programmable capacitor structure that includes a plurality of parallel-connected switchable capacitor circuits. A representative one of the switchable capacitor circuits is identified in FIG. 8 with reference numeral 165. The VBIAS supply voltage signal 153 is received by the VCO via supply conductor and bias node 166. Fine tune control voltage VTUNE signal 150 is received by the VCO via tuning voltage input conductor 167. The temperature compensation voltage in this case is a Complementary To Absolute Temperature (CTAT) voltage signal 151 received by the VCO via temperature compensation voltage input conductor 168. Accordingly, as temperature increases the voltage CTAT decreases and as temperature decreases the voltage CTAT increases. Within the fine tune varactor circuitry 160, the main varactor circuit 162 is coupled between node A 173 and node B 174 in parallel with the temperature compensation varactor circuit 163 as illustrated. The fine tune VTUNE signal 150 is received onto node C 175 within the main varactor circuit 162. The temperature compensation control signal 151 is received onto node D 176 within the temperature compensation varactor circuit 163. The first varactor 177 and the second varactor 178 of the main varactor circuit 162 have N-type channel regions. The first varactor 179 and the second varactor 180 of the temperature compensation varactor circuit 163 have P-type channel regions. </p><p id="p0053" num="0053"> [0042] The varactors 177-180 are MOS field effect varactors having insulated gate terminals. The term channel region is used in a general sense and does not indicate that a conductive channel must be formed between a source region and a drain region as in a transistor, but rather the term channel region refers to the semiconductor material underneath the gate in which a depletion region can form to provide a separation of charge 
<!-- EPO <DP n="10"/>-->
 and thereby change the capacitance of the varactor structure. The varactors 177-180 in the illustrated example include source and drain regions but varactors of other types can be employed. In the illustrated example, the N-type varactors 177 and 178 are N-channel transistor structures that involve source and drain regions that are relatively heavily N-type doped regions (N+) whereas the intervening channel region is a relatively lightly N-type doped region (N-). Similarly, the P-type varactors 179 and 180 are P-type transistor structure that involve source and drain regions that are relatively heavily P-type doped regions (P+) whereas the intervening channel region is a relatively lightly P-type doped region (P-). In each varactor, the source, drain, and bulk regions are shorted together. The gate terminals of the varactors are indicated by reference numerals 190-193. The common source-drain terminals of the varactors are indicated by reference numerals 194-197. </p><p id="p0054" num="0054"> [0043] FIG. 9 is a diagram that shows the main varactor circuit 162 in further detail. </p><p id="p0055" num="0055"> [0044] FIG. 10 is a diagram that shows the temperature compensation varactor circuit 163 in further detail. </p><p id="p0056" num="0056"> [0045] FIG. 11 is a diagram that shows the capacitance-voltage characteristics of the varactors 177-180. Line 181 represents the capacitance-voltage characteristic of the varactors 177 and 178 of the main varactor circuit 162. These varactors 177 and 178 have N-type channel regions. The voltage of the X-axis for line 181 is the voltage between node A and node C. Line 182 represents the capacitance-voltage characteristic of varactors 179 and 180 of the temperature compensation varactor circuit 163. These varactors 179 and 180 have P-type channel regions. The voltage of the X-axis for line 182 is the voltage between node A and node D. The slope of 183 of how varactor capacitance changes with respect to voltage for the P-type varactors 179 and 180 is of opposite sign to the slope 184 of how varactor capacitance changes with respect to voltage for the N-type varactors 177 and 178. </p><p id="p0057" num="0057"> [0046] FIG. 12 is a diagram that shows the capacitance-voltage characteristics of the main varactor circuit 162 and the capacitance-voltage characteristic of the temperature compensation varactor circuit 163. Line 185 represents the capacitance-voltage characteristic of main varactor circuit 162. The capacitance of this capacitance-voltage characteristic is the capacitance between node A and node C. The voltage of this capacitance-voltage characteristic is the common mode voltage across the varactor circuit, namely the voltage difference between node A and the VTUNE voltage node C 175, where the voltages on nodes A and B are identical. Line 186 represents the capacitance-voltage characteristic of temperature compensation varactor circuit 163. The capacitance of this capacitance-voltage characteristic is the capacitance between node A and node D. The voltage of this capacitance-voltage characteristic is the common mode voltage across the 
<!-- EPO <DP n="11"/>-->
 varactor circuit, namely the voltage difference between node A and the CTAT voltage node D 176, where the voltages on nodes A and B are identical. For the same common mode voltage across the two varactor circuits, the two varactor circuits exhibit capacitance- voltage characteristics of different slopes. The slope 188 of the main varactor circuit 162 is positive, whereas the slope 187 of the temperature compensation varactor circuit 163 is negative. The main varactor circuit 162 and the temperature compensation varactor circuit 163 may at a given time be operating at different common mode voltages, but the two different varactor circuits change their capacitances in substantially opposite ways for a given change in common mode voltage. The slopes of the capacitance-voltage characteristics of the two varactor circuits are of opposite signs. </p><p id="p0058" num="0058">[0047] FIG. 13 is a diagram that illustrates how the fine tune varactor circuitry 160 of FIG. </p><p id="p0059" num="0059"> 8 has less susceptibility to common mode noise on nodes A and B as compared to the conventional fine tune varactor circuitry 6 of FIG. 2. If, for example, the voltage of VBIAS were to increase (assuming VTUNE and CTAT were to remain constant) due to power supply noise, then the voltage on nodes A and B would increase. This is referred to as common mode noise because it is common to both nodes A and B. The increase in the voltage on nodes A and B would result in an increase in the capacitance across nodes A and B due to the capacitance-voltage characteristic of the main varactor circuit 162 having a positive slope. In the novel circuit of FIG. 8, however, the increase in the voltage on nodes A and B would also cause a decrease in the capacitance across nodes A and B provided by the temperature compensation varactor circuit 163. The effect of the temperature compensation varactor circuit 163 on the capacitance across nodes A and B due to common mode noise may either fully compensate for, or partially compensate for, the effects of the main varactor circuit 162 on the capacitance across nodes A and B due to common mode noise. </p><p id="p0060" num="0060"> [0048] FIG. 14 is a diagram that shows how the varactor circuit 6 of the prior art of FIG. 2 has more susceptibility to common mode noise on nodes A and B. An increase in VBIAS would cause the common mode voltage across the varactors of both the main varactor circuit and the temperature compensation varactor circuit to increase. Because the slopes of the capacitance-voltage characteristics of both the main varactor circuit and the temperature compensation varactor circuit are of the same sign, the increase in capacitance between nodes A and B due to the main varactor circuit is not countered by the temperature compensation varactor circuit, but rather the increase is further exacerbated because the capacitances of the varactors of the temperature compensation varactor circuit also increase. 
<!-- EPO <DP n="12"/>-->
 [0049] FIG. 15 is a diagram of the fine tune varactor circuitry 160 of VCO 139 in accordance with a second example of the first novel aspect. Rather than countering the effects of common mode noise voltage on the main varactor circuit 162 by providing P-type varactors in the temperature compensation varactor circuit 163, N-type varactors 200 and 201 are provided but the connections of the N-type varactors 200 and 201 of the temperature compensation varactor circuit 163 are reversed so that they are connected as illustrated in FIG. 15. Varactors are two terminal devices. Reversing the connections to the varactors therefore results in a reversing of the capacitance-voltage characteristic. This effect can be thought of as mirroring the capacitance-voltage characteristic about an axis in the y dimension. The slope of the capacitance-voltage characteristic of the varactor therefore changes in sign. The diagrams of FIG. 11 and FIG. 12 are therefore also descriptive of the second example of FIG. 15. Note that in FIG. 15 that the varactors 200 and 201 have N-type channel regions that are the same as the N-type channel regions of varactors 177 and 178, but that the varactors 200 and 201 have their gate terminals 202 and 203 connected together at node D 176. The common source-drain terminal 204 of varactor 200 is coupled to the gate terminal of varactor 177 at node A. The common source-drain terminal 205 of varactor 201 is coupled to the gate terminal of varactor 178 at node B. </p><p id="p0061" num="0061"> [0050] FIG. 16 is a table that shows a comparison of VCO phase noise for the double thin oxide transistor prior art VCO of FIG. 4 and the VCO 139 of FIG. 8. "TT/55" indicates a typical process corner at fifty-five degrees Celsius. "SS/110" indicates a slow process corner at one hundred ten degrees Celsius. </p><p id="p0062" num="0062"> [0051] FIG. 17 is a plot that shows a comparison of VCO phase noise for the double thin oxide transistor prior art VCO of FIG. 4 and the VCO 139 of FIG. 8. Line 206 represents the VCO phase noise of the conventional VCO of FIG. 4. Line 207 represents the VCO phase noise of the VCO 139 of FIG. 8. For operating frequencies anywhere in the range from about 1kHz to about 10MHz, the VCO 139 of FIG. 8 exhibits a phase noise improvement of about ldB as compared to the prior art VCO. </p><p id="p0063" num="0063"> [0052] FIG. 18 is a flowchart of a method 300 of temperature compensating a main varactor circuit. A VCO is tuned (step 301) by supplying a fine tuning signal to a first varactor circuit. The first varactor circuit has a first capacitance-voltage characteristic of a first slope. In one example, the first varactor circuit is the main varactor circuit 162 of FIG. 8. In another example, the first varactor circuit is the main varactor circuit 162 of FIG. 15. The VCO is temperature compensated (step 302) by supplying a temperature compensation signal to a second varactor circuit. The second varactor circuit is coupled in parallel with the first varactor circuit. The second varactor circuit has a second capacitance-voltage 
<!-- EPO <DP n="13"/>-->
 characteristic of a second slope opposite the first slope. In one example, the second varactor circuit is the temperature compensation varactor circuit 163 of FIG. 8. In another example, the second varactor circuit is the temperature compensation varactor circuit 163 of FIG. 15. </p><p id="p0064" num="0064"> [0053] FIG. 19 is diagram of a conventional coarse tune switchable capacitor circuit. As the VCO oscillates, there may be a large 3.0 volt AC peak-to-peak voltage swing between node 19 and node 20. There is a voltage drop across capacitor 26 due to leakage through the transistor 21 and to parasitics at node 27 and to other effects. Similarly, there is a voltage drop across capacitor 28 due to leakage through the transistor 21 and to parasitics at node 29 and to other effects. Nonetheless, the transistor 21 in the conventional circuit may experience an AC peak-to-peak source-to-drain voltage as high as 2.6 volts. </p><p id="p0065" num="0065"> [0054] FIG. 20 is a diagram of the high breakdown voltage coarse tune switchable capacitor circuit 165 of VCO 139 of FIG. 8 in accordance with a second novel aspect. A first lead of a first capacitor 401 is coupled to a source of a first transistor 400. A second lead of first capacitor 401 is coupled to node E 198. A first lead of a second capacitor 402 is coupled to a drain of the first transistor 400. A second lead of second capacitor 402 is coupled to node F 199. The terms source and drain are used interchangeably here. </p><p id="p0066" num="0066"> [0055] In addition to the first transistor 400, the first capacitor 401, the second capacitor</p><p id="p0067" num="0067">402, and resistors 403-405, a circuit 406 for providing a voltage dividing capacitance across transistor 400 is provided. The capacitive voltage divider circuit 406 includes a second transistor 407, a third capacitor 408, a fourth capacitor 409, and three resistors 410-412 interconnected as illustrated in FIG. 20. A first lead of the third capacitor 408 is coupled to the source of the second transistor 407. A second lead of the third capacitor 408 is coupled to a source of the first transistor 400. Similarly, a first lead of the fourth capacitor 409 is coupled to the drain of the second transistor 407. A second lead of the fourth capacitor 409 is coupled to a drain of the first transistor 400. </p><p id="p0068" num="0068"> [0056] First transistor 400 and second transistor 407 are thin oxide transistors. If transistor</p><p id="p0069" num="0069">407 is on and conductive, then a capacitance (the equivalent capacitance of the series- connected capacitors 408 and 409) is coupled across nodes 413 and 414. Consider a situation in which main switch transistor 400 is off, in which +1.5 volts is present on node E 198, and -1.5 volts is present on node F 199. This is the condition when the maximum voltage is present between nodes 198 and 199 when the VCO is oscillating. A capacitive voltage divider is formed by capacitor 401, the capacitance of circuit 406, and capacitor 402. This capacitive voltage divider reduces the voltage between nodes 413 and 414 to be about 2.0 volts as illustrated, as compared to the higher 2.6 volts present across transistor 21 
<!-- EPO <DP n="14"/>-->
 in the conventional circuit of FIG. 19. To switch the capacitance of capacitors 401 and 402 out of the LC tank, the transistor 400 is turned off by setting digital signal EN[1] to a digital logic low and by setting digital signal ENB[1] to a digital logic high. EN[1] is received on conductor 415 (one of the N conductors 149 of FIG. 7). ENB[1] is received on conductor 416 (one of the N conductors 147 of FIG. 7). Digital signal ON is set to a digital logic high and digital signal ONB is set to a digital logic low to enable the circuit 406. If, on the other hand, the capacitance of capacitors 401 and 402 are to be switched into the LC tank, then transistor 400 is turned on by setting EN[1] high and ENB[1] low. </p><p id="p0070" num="0070"> [0057] The VCO 139 may have a first mode (a low phase noise mode) in which the AC peak-to-peak voltage swing between nodes 198 and 199 is high (for example, 3.0 volts) and may have a second mode (a low power mode) in which the AC peak-to-peak voltage swing between nodes 198 and 199 is not as high (for example, 2.0 volts). In the second mode, the signals ON and ONB are low and high respectively to disable the circuit 406. There are multiple switchable capacitor circuits of substantially identical construction coupled together in parallel to form the coarse tune bank 161. The circuit 406 in all these switchable capacitor circuits are controlled together by the digital signals ON and ONB. The main transistors of the switchable capacitor circuits, however, are independently controlled. The main transistor of each switchable capacitor circuit is supplied with its own enable signals EN and ENB. The signals EN[1 :N] and ENB[1:N] in FIG. 8 represent N sets of these enable control signals for independently controlling the N switchable capacitor circuits of the coarse tune capacitor bank 161. </p><p id="p0071" num="0071"> [0058] FIG. 21 is a table that sets forth the maximum voltage across the main transistor in the conventional switchable capacitor circuit of FIG. 2 and in the high breakdown switchable capacitor circuit of FIG. 20. The values in the table are for a 3.0 volt AC peak- to-peak voltage between node E 198 and node F 199. </p><p id="p0072" num="0072"> [0059] FIG. 22 is a more detailed diagram of the coarse tune capacitor bank 161. The capacitance values of the first and second capacitors of the various switchable capacitor circuits are typically binary weighted. The first switchable capacitor circuit has capacitors of lpF, the second switchable capacitor circuit has capacitors of 2pF, the third switchable capacitor circuit has capacitors of 4pF, and so on. </p><p id="p0073" num="0073"> [0060] FIG. 23 is a table that illustrates operation of the switchable capacitor circuit 165 of</p><p id="p0074" num="0074">FIG. 20. Circuit 406 is enabled in the first mode (the high voltage mode or the low phase noise mode). Circuit 406 is disabled in the second mode (the low voltage mode or the low power mode). The switchable capacitor circuit 165 is controllable to switch in or to switch out its capacitance into or out of the LC tank. In the first mode, when the capacitance is 
<!-- EPO <DP n="15"/>-->
 switched out of the LC tank the switchable capacitor circuit 165 adds O. lpF between nodes 198 and 199, whereas when the capacitance is switched in the switchable capacitor circuit 165 adds 0.5pF between nodes 198 and 199. In the second mode, when the capacitance is switched out the switchable capacitor circuit 165 adds 0.02pF between nodes 198 and 199, whereas when the capacitance is switched in the switchable capacitor circuit 165 adds 0.5pF between nodes 198 and 199. Although the equations provided in the table assume ideal capacitors are being used, in an actual circuit there are many parasitics from the various nodes to other various nodes and these parasitics are substantial. Consequently the voltages are best determined by building an actual circuit and testing it, or simulating it using a circuit simulator such as SPICE. </p><p id="p0075" num="0075"> [0061] FIG. 24 is a diagram of the coarse tune capacitor bank 161 in which the capacitive voltage dividing circuits (for example, circuit 406) are always enabled. In the example of FIG. 24, no transistor is provided in circuit 406, rather just one capacitor 417 is provided as shown. This capacitor 417 is permanently coupled between the source of the main transistor at node 413 and the drain of the main transistor 400 at node 414. </p><p id="p0076" num="0076"> [0062] FIG. 25 is a flowchart of a method 500 for protecting the main transistor in a switchable capacitor circuit from breakdown and from damage due to high voltages. A first transistor, a first capacitor, and a second capacitor are provided (step 501). In one example, the first transistor is first transistor 400, the first capacitor is first capacitor 401, and the second capacitor is second capacitor 402 of FIG. 20. The first transistor is coupled between a first node and the source of the first transistor. The second transistor is coupled between the drain of the first transistor and a second node. A second transistor, a third capacitor, and a fourth capacitor are provided (step 502). When the second transistor is on and conductive, a capacitive voltage divider is formed between the first node and the second node. The capacitive voltage divider involves a series-coupling of the first capacitor, the series equivalent of the third and fourth capacitors, and the second capacitor. This capacitive voltage divider serves to reduce the maximum voltage across the first main transistor when the first main transistor is off. In one example, the second transistor is second transistor 407, the third capacitor is third capacitor 408, and the fourth capacitor is fourth capacitor 409 of FIG. 20. In one example, the second transistor can be turned on for operation in a first mode (a high voltage and low phase noise mode), and the second transistor can be turned off for operation in a second mode (a low voltage and lower power mode). </p><p id="p0077" num="0077"> [0063] In one or more exemplary embodiments, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions 
<!-- EPO <DP n="16"/>-->
 or code on a computer-readable medium. Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that can be accessed by a computer. By way of example, and not limitation, such computer- readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media. In one specific example, memory 208 of FIG. 5 is a processor-readable medium that stores a set of processor-readable instructions 209. Processor 210 reads and executes the processor-readable instructions, thereby controlling the VCO 139 via serial bus interface 211 , serial bus 123, serial bus interface 124, and the digital control signals ON, ONB, EN[1 :N], and ENB[1 :N]. Processor 210 controls the VCO 139 in this way such that the method of FIG. 18 and the method of FIG. 25 are carried out. Processor 210 coarse tunes the VCO 139, and causes the VCO to switch between the high voltage first mode and the low power second mode. </p><p id="p0078" num="0078"> Although certain specific embodiments are described above for instructional purposes, the teachings of this patent document have general applicability and are not limited to the specific embodiments described above. Accordingly, various modifications, adaptations, and combinations of the various features of the described specific embodiments can be practiced without departing from the scope of the claims that are set forth below. 
</p></description><claims mxw-id="PCLM44851526" ref-ucid="WO-2012119123-A2" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="17"/>--> CLAIMS What is claimed is: </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A circuit comprising: </claim-text><claim-text> a first varactor having a first terminal and a second terminal; </claim-text><claim-text> a second varactor having first terminal and a second terminal, wherein the second terminal of the second varactor and the second terminal of the first varactor are coupled together at a third node; </claim-text><claim-text> a third varactor having a first terminal and a second terminal, wherein the first terminal of the third varactor and the first terminal of the first varactor are coupled together at a first node; and </claim-text><claim-text> a fourth varactor having a first terminal and a second terminal, wherein the first terminal of the fourth varactor and the first terminal of second varactor are coupled together at a second node, wherein the second terminal of the fourth varactor and the second terminal of the third varactor are coupled together at a fourth node, wherein the first and second varactors have channel regions of a first conductivity type, and wherein the third and fourth varactors have channel regions of a second conductivity type opposite the first conductivity type. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The circuit of Claim 1, wherein the first terminal of the first varactor is a gate terminal, wherein the first terminal of the second varactor is a gate terminal, wherein the first terminal of the third varactor is a gate terminal, and wherein the first terminal of the fourth varactor is a gate terminal. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The circuit of Claim 1, wherein the second terminal of the first varactor is a source/drain terminal, wherein the second terminal of the second varactor is a source/drain terminal, wherein the second terminal of the third varactor is a source/drain terminal, and wherein the second terminal of the fourth varactor is a source/drain terminal. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The circuit of Claim 1, further comprising: </claim-text><claim-text> a tuning voltage input conductor that supplies a tuning voltage onto the third node; and </claim-text><claim-text> a temperature compensation voltage input conductor that supplies a temperature compensation voltage onto the fourth node. <!-- EPO <DP n="18"/>--> </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The circuit of Claim 1, further comprising: </claim-text><claim-text> a bias node; </claim-text><claim-text> first bias resistor that resistively couples the bias node to the first node; and a second bias resistor that resistively couples the bias node to the second node. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The circuit of Claim 1, wherein the circuit is a part of an LC tank of a Voltage- Controlled Oscillator (VCO). </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The circuit of Claim 1, wherein the first varactor is an N-channel transistor structure whose source and drain regions are coupled together, wherein the second varactor is an N- channel transistor structure whose source and drain regions are coupled together, wherein the third varactor is a P-channel transistor structure whose source and drain regions are coupled together, and wherein the fourth varactor is a P-channel transistor structure whose source and drain regions are coupled together. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The circuit of Claim 1, further comprising: </claim-text><claim-text> a voltage generating circuit that supplies a voltage signal onto the fourth node, wherein the voltage signal decreases with increasing temperature. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The circuit of Claim 1, further comprising: </claim-text><claim-text> a loop filter circuit that supplies a fine tune voltage signal onto the third node. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. A circuit comprising: </claim-text><claim-text> a first varactor having a first terminal and a second terminal; </claim-text><claim-text> a second varactor having first terminal and a second terminal, wherein the second terminal of the second varactor and the second terminal of the first varactor are coupled together at a third node; </claim-text><claim-text> a third varactor having a first terminal and a second terminal, wherein the second terminal of the third varactor and the first terminal of the first varactor are coupled together at a first node; and </claim-text><claim-text> a fourth varactor having a first terminal and a second terminal, wherein the second terminal of the fourth varactor and the first terminal of the second varactor are coupled together at a second node, wherein the first terminal of the fourth varactor and the first terminal of the third varactor are coupled together at a fourth node, and wherein the first terminals of the first, second, third and fourth varactors are gate terminals. <!-- EPO <DP n="19"/>--> </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. The circuit of Claim 10, wherein the first varactor has a channel region of a conductivity type, wherein the second varactor has a channel region of the conductivity type, wherein the third varactor has a channel region of the conductivity type, wherein the fourth varactor has a channel region of the conductivity type, and wherein the conductivity type is taken from the group consisting of: N-type conductivity, and P-type conductivity. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The circuit of Claim 10, wherein the second terminal of the first varactor is a source/drain terminal, wherein the second terminal of the second varactor is a source/drain terminal, wherein the second terminal of the third varactor is a source/drain terminal, and wherein the second terminal of the fourth varactor is a source/drain terminal. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The circuit of Claim 10, further comprising: </claim-text><claim-text> a tuning voltage input conductor that supplies a tuning voltage onto the third node; and </claim-text><claim-text> a temperature compensation voltage input conductor that supplies a temperature compensation voltage onto the fourth node. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The circuit of Claim 10 further comprising: </claim-text><claim-text> a bias node; </claim-text><claim-text> a first bias resistor that resistively couples the bias node to the first node; and a second bias resistor that resistively couples the bias node to the second node. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The circuit of Claim 10, wherein the circuit is a part of an LC tank of a Voltage- Controlled Oscillator (VCO). </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. The circuit of Claim 10, wherein the first varactor is an N-channel transistor structure whose source and drain regions are coupled together, wherein the second varactor is an N- channel transistor structure whose source and drain regions are coupled together, wherein the third varactor is a N-channel transistor structure whose source and drain regions are coupled together, and wherein the fourth varactor is a N-channel transistor structure whose source and drain regions are coupled together. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. The circuit of Claim 10, further comprising: <!-- EPO <DP n="20"/>--> a voltage generating circuit that supplies a voltage signal onto the fourth node, wherein the voltage signal decreases with increasing temperature </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The circuit of Claim 10, further comprising: </claim-text><claim-text> a loop filter circuit that supplies a fine tune voltage signal onto the third node. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. A circuit comprising: </claim-text><claim-text> a first varactor having a first terminal and a second terminal; </claim-text><claim-text> a second varactor having first terminal and a second terminal, wherein the second terminal of the second varactor and the second terminal of the first varactor are coupled together at a third node; </claim-text><claim-text> a third varactor having a first terminal and a second terminal, wherein the first terminal of the third varactor and the first terminal of the first varactor are coupled together at a first node; and </claim-text><claim-text> a fourth varactor having a first terminal and a second terminal, wherein the first terminal of the fourth varactor and the first terminal of second varactor are coupled together at a second node, wherein the second terminal of the fourth varactor and the second terminal of the third varactor are coupled together at a fourth node, wherein the first varactor has a capacitance-voltage characteristic from the first node to the third node that has a first slope, wherein the third varactor has a capacitance-voltage characteristic from the first node to the fourth node that has a second slope, and wherein the first slope is of opposite sign to the second slope. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The circuit of Claim 19, further comprising: </claim-text><claim-text> a tuning voltage input conductor that supplies a tuning voltage onto the third node; and </claim-text><claim-text> a temperature compensation voltage input conductor that supplies a temperature compensation voltage onto the fourth node. </claim-text></claim><claim id="clm-0021" num="21"><claim-text>21. A method comprising: </claim-text><claim-text> tuning a Voltage-Controlled Oscillator (VCO) by supplying a fine tuning signal onto a third node of a first varactor circuit, wherein the first varactor circuit provides a first capacitance between a first node and a second node, and wherein the first varactor circuit has a first capacitance-voltage characteristic of a first slope where the capacitance of the <!-- EPO <DP n="21"/>--> first characteristic is from the first node to the second node and where the voltage of the first characteristic is a common mode voltage between the first node and the third node; and temperature compensating the VCO by supplying a temperature compensation signal onto a fourth node of a second varactor circuit, wherein the second varactor circuit is coupled in parallel with the first varactor circuit such that the second varactor circuit provides a second capacitance between the first node and the second node, wherein the second varactor circuit has a second capacitance-voltage characteristic of a second slope where the capacitance of the second characteristic is from the first node to the second node and where the voltage of the second characteristic is a common mode voltage between the first node and the fourth node, and wherein the first slope and the second slope are of substantially opposite sign. </claim-text></claim><claim id="clm-0022" num="22"><claim-text>22. The method of Claim 21, wherein the first varactor circuit includes a pair of first var actors, wherein each of the first var actors has a channel region of a first conductivity type, wherein the second varactor circuit includes a pair of second varactors, wherein each of the second varactors has a channel region of a second conductivity type opposite the first conductivity type. </claim-text></claim><claim id="clm-0023" num="23"><claim-text>23. The method of Claim 21, wherein the first varactor circuit includes a pair of first varactors, wherein one of the first varactors has a gate terminal that is coupled to the first node, wherein the second varactor circuit includes a pair of second varactors, wherein one of the second varactors has a gate terminal that is coupled to the fourth node. </claim-text></claim><claim id="clm-0024" num="24"><claim-text>24. A method comprising: </claim-text><claim-text> providing a main varactor circuit between a first node and a second node, wherein the main varactor circuit includes a first varactor having a first terminal coupled to the first node and a second terminal coupled to a third node, wherein the main varactor circuit further includes a second varactor having a first terminal coupled to the second node and a second terminal coupled to the third node, wherein the first varactor has a capacitance- voltage characteristic from the first node to the third node of a first slope; and </claim-text><claim-text> providing a temperature compensation varactor circuit between the first node and the second node, wherein the temperature compensation varactor circuit includes a third varactor having a first terminal coupled to the first node and a second terminal coupled to a fourth node, wherein the temperature compensation varactor circuit further includes a fourth varactor having a first terminal coupled to the second node and a second terminal coupled to <!-- EPO <DP n="22"/>--> the fourth node, wherein the third varactor has a capacitance-voltage characteristic from the first node to the fourth node of a second slope, wherein the second slope has a sign that is opposite to a sign of the first slope. </claim-text></claim><claim id="clm-0025" num="25"><claim-text>25. The method of Claim 24, wherein the first and second varactors have channel regions of a first conductivity type, and wherein the third and fourth varactors have channel regions of a second conductivity type opposite the first conductivity type. </claim-text></claim><claim id="clm-0026" num="26"><claim-text>26. The method of Claim 24, wherein the first terminal of the first varactor is a gate terminal, wherein the first terminal of the second varactor is a gate terminal, wherein the second terminal of the third varactor is a gate terminal, and wherein the second terminal of the fourth varactor is a gate terminal. </claim-text></claim><claim id="clm-0027" num="27"><claim-text>27. The method of Claim 24, wherein the first varactor is an N-channel transistor structure whose source and drain regions are coupled together, wherein the second varactor is an N- channel transistor structure whose source and drain regions are coupled together, wherein the third varactor is a P-channel transistor structure whose source and drain regions are coupled together, wherein the fourth varactor is a P-channel transistor structure whose source and drain regions are coupled together. </claim-text></claim><claim id="clm-0028" num="28"><claim-text>28. The method of Claim 24, wherein the first varactor is an N-channel transistor structure whose source and drain regions are coupled together, wherein the second varactor is an N- channel transistor structure whose source and drain regions are coupled together, wherein the third varactor is a N-channel transistor structure whose source and drain regions are coupled together, wherein the fourth varactor is a N-channel transistor structure whose source and drain regions are coupled together. </claim-text></claim><claim id="clm-0029" num="29"><claim-text>29. The method of Claim 24, further comprising: </claim-text><claim-text> supplying a tuning voltage onto the third node; and </claim-text><claim-text> supplying a temperature compensation voltage onto the fourth node. </claim-text></claim><claim id="clm-0030" num="30"><claim-text>30. The method of Claim 24, further comprising: </claim-text><claim-text> resistively coupling the first node to a bias node through a first resistor; and resistively coupling the second node to the bias node through a second resistor. <!-- EPO <DP n="23"/>--> </claim-text></claim><claim id="clm-0031" num="31"><claim-text>31. The method of Claim 24, further comprising: </claim-text><claim-text> supplying a CTAT (Complementary To Absolute Temperature) voltage signal onto the fourth node. </claim-text></claim><claim id="clm-0032" num="32"><claim-text>32. The method of Claim 24, further comprising: </claim-text><claim-text> supplying a voltage signal onto the fourth node that decreases with increasing temperature. </claim-text></claim><claim id="clm-0033" num="33"><claim-text>33. A circuit comprising: </claim-text><claim-text> a main varactor circuit coupled between a first node and a second node, wherein the main varactor circuit receives a tuning voltage on a tuning voltage input conductor, wherein the main varactor circuit has a capacitance-voltage characteristic of a first slope for a capacitance between the first and second nodes assuming a fixed voltage on the tuning voltage input conductor; and </claim-text><claim-text> means for temperature compensating the main varactor circuit, wherein the means is coupled in parallel with the main varactor circuit between the first node and the second node, wherein the means is also for receiving a temperature compensation voltage on a temperature compensation voltage input conductor, and wherein the means has a capacitance-voltage characteristic of a second slope for a capacitance between the first and second nodes assuming a fixed voltage on the temperature compensation voltage input conductor, wherein the second slope has a sign that is opposite to a sign of the first slope. </claim-text></claim><claim id="clm-0034" num="34"><claim-text>34. The circuit of Claim 33, wherein the main varactor circuit comprises a first varactor and a second varactor, wherein the first and second varactors have channel regions of a first conductivity type, wherein the means comprises a third varactor and a fourth varactor, and wherein the third and fourth varactors have channel regions of a second conductivity type opposite the first conductivity type. </claim-text></claim><claim id="clm-0035" num="35"><claim-text>35. The circuit of Claim 33, wherein the main varactor circuit comprises a first varactor and a second varactor, wherein a gate terminal of the first varactor is coupled to the first node, wherein a gate terminal of the second varactor is coupled to the second node, wherein the means comprises a third varactor and a fourth varactor, wherein a gate terminal of the third varactor is coupled to a gate terminal of the fourth varactor. </claim-text></claim><claim id="clm-0036" num="36"><claim-text>36. A digitally programmable capacitor comprising: <!-- EPO <DP n="24"/>--> a plurality of switchable capacitor circuits, wherein a first of the plurality of switchable capacitor circuits comprises: </claim-text><claim-text> a first transistor; </claim-text><claim-text> a first capacitor having a lead coupled to a source of the first transistor; a second capacitor having a lead coupled to a drain of the first transistor; a second transistor; </claim-text><claim-text> a third capacitor having a first lead coupled to a source of the second transistor, and wherein the third capacitor has a second lead coupled to the source of the first transistor; and </claim-text><claim-text> a fourth capacitor having a first lead coupled to a drain of the second transistor, and wherein the fourth capacitor has a second lead coupled to the drain of the first transistor. </claim-text></claim><claim id="clm-0037" num="37"><claim-text>37. The digitally programmable capacitor of Claim 36, wherein a second of the plurality of switchable capacitor circuits comprises: </claim-text><claim-text> a first transistor; </claim-text><claim-text> a first capacitor having a lead coupled to a source of the first transistor, wherein a second lead of the first capacitor of the second switchable capacitor circuit is coupled to a second lead of the first capacitor of the first switchable capacitor circuit; </claim-text><claim-text> a second capacitor having a lead coupled to a drain of the first transistor, wherein a second lead of the second capacitor of the second switchable capacitor circuit is coupled to a second lead of the second capacitor of the first switchable capacitor circuit; </claim-text><claim-text> a second transistor; </claim-text><claim-text> a third capacitor having a first lead coupled to a source of the second transistor, and wherein the third capacitor has a second lead coupled to the source of the first transistor; and </claim-text><claim-text> a fourth capacitor having a first lead coupled to a drain of the second transistor, and wherein the fourth capacitor has a second lead coupled to the drain of the first transistor. </claim-text></claim><claim id="clm-0038" num="38"><claim-text>38. The digitally programmable capacitor of Claim 37, further comprising: </claim-text><claim-text> an input signal conductor that is resistively coupled to a gate of the second transistor of the first switchable capacitor circuit and to a gate of the second transistor of the second switchable capacitor circuit. </claim-text></claim><claim id="clm-0039" num="39"><claim-text>39. The digitally programmable capacitor of Claim 37, further comprising: <!-- EPO <DP n="25"/>--> a plurality of input signal conductors, wherein a first digital signal present on a first of the plurality of input signal conductors is supplied to a gate of the first transistor of the first switchable capacitor circuit, and wherein a second digital signal present on a second of the plurality of input signal conductors is supplied to a gate of the first transistor of the second switchable capacitor circuit. </claim-text></claim><claim id="clm-0040" num="40"><claim-text>40. The digitally programmable capacitor of Claim 39, wherein the first digital signal is supplied through a first resistor to the gate of the first transistor of the first switchable capacitor circuit, and wherein the second digital signal is supplied through a second resistor to the gate of the first transistor of the second switchable capacitor circuit. </claim-text></claim><claim id="clm-0041" num="41"><claim-text>41. The digitally programmable capacitor of Claim 36, wherein the digitally programmable capacitor is part of an LC tank of a Voltage -Controlled Oscillator (VCO). </claim-text></claim><claim id="clm-0042" num="42"><claim-text>42. A method comprising: </claim-text><claim-text> providing a first transistor, a first capacitor coupled between a source of the first transistor and a first node, and a second capacitor coupled between a drain of the first transistor and a second node; and </claim-text><claim-text> providing a second transistor, a third capacitor coupled between a source of the second transistor and the source of the first transistor, and a fourth capacitor coupled between a drain of the second transistor and a drain of the first transistor, wherein the first transistor, the first capacitor, the second capacitor, the second transistor, the third capacitor and the fourth capacitor are parts of a first switchable capacitor circuit. </claim-text></claim><claim id="clm-0043" num="43"><claim-text>43. The method of Claim 42, further comprising: </claim-text><claim-text> providing a third transistor, a fifth capacitor coupled between a source of the third transistor and the first node, and a sixth capacitor coupled between a drain of the third transistor and the second node; and </claim-text><claim-text> providing a fourth transistor, a seventh capacitor coupled between a source of the fourth transistor and the source of the third transistor, and an eighth capacitor coupled between a drain of the fourth transistor and a drain of the third transistor, wherein the third transistor, the fifth capacitor, the sixth capacitor, the fourth transistor, the seventh capacitor and the eighth capacitor are parts of a second switchable capacitor circuit. <!-- EPO <DP n="26"/>--> </claim-text></claim><claim id="clm-0044" num="44"><claim-text>44. The method of Claim 43, wherein the first and second switchable capacitor circuits are parts of a digitally programmable capacitor, wherein the digitally programmable capacitor is a part of a tank, and wherein the tank is a part of an oscillator. </claim-text></claim><claim id="clm-0045" num="45"><claim-text>45. The method of Claim 44, further comprising: </claim-text><claim-text> supplying a first digital control signal onto a gate of the first transistor; and supplying a second digital control signal onto a gate of the second transistor. </claim-text></claim><claim id="clm-0046" num="46"><claim-text>46. The method of Claim 45, further comprising: </claim-text><claim-text> resistively coupling a gate of the second transistor to a control input conductor; and resistively coupling a gate of the fourth transistor to the control input conductor. </claim-text></claim><claim id="clm-0047" num="47"><claim-text>47. A circuit comprising: </claim-text><claim-text> a plurality of switchable capacitor circuits, wherein a first of the plurality of switchable capacitor circuits comprises: </claim-text><claim-text> a first transistor; </claim-text><claim-text> a first capacitor having a lead coupled to a source of the first transistor; a second capacitor having a lead coupled to a drain of the first transistor; and </claim-text><claim-text> first means for providing a first capacitance in a first mode between the source of the first transistor and the drain of the first transistor, and for </claim-text><claim-text> disconnecting the first capacitance in a second mode such that the first capacitance is not provided between the source of the first transistor and the drain of the first transistor. </claim-text></claim><claim id="clm-0048" num="48"><claim-text>48. The circuit of Claim 47, wherein the first means includes a second transistor that is on in the first mode and is off in the second mode, wherein the first means further comprises a third capacitor coupled between a source of the second transistor and the source of the first transistor, and wherein the first means further comprises a fourth capacitor coupled between a drain of the second transistor and the drain of the first transistor. </claim-text></claim><claim id="clm-0049" num="49"><claim-text>49. The circuit of Claim 47, wherein a second of the plurality of switchable capacitor circuit comprises: </claim-text><claim-text> a second transistor; </claim-text><claim-text> a third capacitor having a lead coupled to a source of the second transistor; <!-- EPO <DP n="27"/>--> a fourth capacitor having a lead coupled to a drain of the second transistor; and </claim-text><claim-text> second means for providing a second capacitance in the first mode between the source of the second transistor and the drain of the second transistor, and for disconnecting the second capacitance in the second mode such that the second capacitance is not provided between the source of the second transistor and the drain of the second transistor. </claim-text></claim><claim id="clm-0050" num="50"><claim-text>50. The circuit of Claim 49, wherein the first capacitor has a second lead that is coupled to a second lead of the third capacitor, and wherein the second capacitor has a second lead that is coupled to a second lead of the fourth capacitor. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
