{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403463304104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403463304105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 19:55:03 2014 " "Processing started: Sun Jun 22 19:55:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403463304105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403463304105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderSimulation -c AdderControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderSimulation -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403463304105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1403463304516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersimulation.v 1 1 " "Found 1 design units, including 1 entities, in source file addersimulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSimulation " "Found entity 1: AdderSimulation" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403463304583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403463304583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_adder_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file online_adder_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_adder_r4 " "Found entity 1: online_adder_r4" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/online_adder_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403463304588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403463304588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403463304594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403463304594 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SEG7_LUT.v(29) " "Verilog HDL Expression warning at SEG7_LUT.v(29): truncated literal to match 6 bits" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/SEG7_LUT.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1403463304599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403463304600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403463304600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file tester_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester_r4 " "Found entity 1: tester_r4" {  } { { "tester_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/tester_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403463304605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403463304605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderSimulation " "Elaborating entity \"AdderSimulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1403463304645 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x =      0, y =      0 AdderSimulation.v(79) " "Verilog HDL Display System Task info at AdderSimulation.v(79): x =      0, y =      0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304647 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304647 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304648 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304648 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304648 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304649 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304649 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304650 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304650 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "z =       0 AdderSimulation.v(104) " "Verilog HDL Display System Task info at AdderSimulation.v(104): z =       0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304650 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n AdderSimulation.v(105) " "Verilog HDL Display System Task info at AdderSimulation.v(105): Correct\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304650 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n AdderSimulation.v(106) " "Verilog HDL Display System Task info at AdderSimulation.v(106): Error\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304650 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x =      0, y =      0 AdderSimulation.v(79) " "Verilog HDL Display System Task info at AdderSimulation.v(79): x =      0, y =      0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304650 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304651 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304651 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304652 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304652 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304652 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304653 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304653 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304653 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "z =       0 AdderSimulation.v(104) " "Verilog HDL Display System Task info at AdderSimulation.v(104): z =       0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304653 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n AdderSimulation.v(105) " "Verilog HDL Display System Task info at AdderSimulation.v(105): Correct\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304653 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n AdderSimulation.v(106) " "Verilog HDL Display System Task info at AdderSimulation.v(106): Error\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304654 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x =      0, y =      0 AdderSimulation.v(79) " "Verilog HDL Display System Task info at AdderSimulation.v(79): x =      0, y =      0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304654 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304654 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304655 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304655 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304655 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304656 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304656 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304656 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304657 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "z =       0 AdderSimulation.v(104) " "Verilog HDL Display System Task info at AdderSimulation.v(104): z =       0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304657 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n AdderSimulation.v(105) " "Verilog HDL Display System Task info at AdderSimulation.v(105): Correct\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304657 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n AdderSimulation.v(106) " "Verilog HDL Display System Task info at AdderSimulation.v(106): Error\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304657 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x =      0, y =      0 AdderSimulation.v(79) " "Verilog HDL Display System Task info at AdderSimulation.v(79): x =      0, y =      0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304657 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304657 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304658 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304658 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304659 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304659 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304659 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304659 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304660 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "z =       0 AdderSimulation.v(104) " "Verilog HDL Display System Task info at AdderSimulation.v(104): z =       0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304660 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n AdderSimulation.v(105) " "Verilog HDL Display System Task info at AdderSimulation.v(105): Correct\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304660 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n AdderSimulation.v(106) " "Verilog HDL Display System Task info at AdderSimulation.v(106): Error\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304660 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x =      0, y =      0 AdderSimulation.v(79) " "Verilog HDL Display System Task info at AdderSimulation.v(79): x =      0, y =      0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304660 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304661 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304661 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304661 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304662 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304662 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304662 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304663 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304663 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "z =       0 AdderSimulation.v(104) " "Verilog HDL Display System Task info at AdderSimulation.v(104): z =       0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304663 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n AdderSimulation.v(105) " "Verilog HDL Display System Task info at AdderSimulation.v(105): Correct\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304663 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n AdderSimulation.v(106) " "Verilog HDL Display System Task info at AdderSimulation.v(106): Error\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304663 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x =      0, y =      0 AdderSimulation.v(79) " "Verilog HDL Display System Task info at AdderSimulation.v(79): x =      0, y =      0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304663 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304664 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304664 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304665 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304665 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304665 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304666 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304666 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304666 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "z =       0 AdderSimulation.v(104) " "Verilog HDL Display System Task info at AdderSimulation.v(104): z =       0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304666 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n AdderSimulation.v(105) " "Verilog HDL Display System Task info at AdderSimulation.v(105): Correct\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304666 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n AdderSimulation.v(106) " "Verilog HDL Display System Task info at AdderSimulation.v(106): Error\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304666 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x =      0, y =      0 AdderSimulation.v(79) " "Verilog HDL Display System Task info at AdderSimulation.v(79): x =      0, y =      0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304667 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304667 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304667 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304668 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304668 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304668 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304669 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304669 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304669 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "z =       0 AdderSimulation.v(104) " "Verilog HDL Display System Task info at AdderSimulation.v(104): z =       0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304669 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n AdderSimulation.v(105) " "Verilog HDL Display System Task info at AdderSimulation.v(105): Correct\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304670 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n AdderSimulation.v(106) " "Verilog HDL Display System Task info at AdderSimulation.v(106): Error\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304670 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x =      0, y =      0 AdderSimulation.v(79) " "Verilog HDL Display System Task info at AdderSimulation.v(79): x =      0, y =      0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304670 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304670 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304671 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304671 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304671 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304672 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304672 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304672 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 AdderSimulation.v(101) " "Verilog HDL Display System Task info at AdderSimulation.v(101): xi = 0, yi = 0, zi = 0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304673 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "z =       0 AdderSimulation.v(104) " "Verilog HDL Display System Task info at AdderSimulation.v(104): z =       0" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304673 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n AdderSimulation.v(105) " "Verilog HDL Display System Task info at AdderSimulation.v(105): Correct\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304673 "|AdderSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n AdderSimulation.v(106) " "Verilog HDL Display System Task info at AdderSimulation.v(106): Error\\n" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403463304673 "|AdderSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "AdderSimulation.v(113) " "Verilog HDL warning at AdderSimulation.v(113): ignoring unsupported system task" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 113 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403463304673 "|AdderSimulation"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "result AdderSimulation.v(60) " "Verilog HDL warning at AdderSimulation.v(60): initial value for variable result should be constant" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 60 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1403463304673 "|AdderSimulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "online_adder_r4 online_adder_r4:uut " "Elaborating entity \"online_adder_r4\" for hierarchy \"online_adder_r4:uut\"" {  } { { "AdderSimulation.v" "uut" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403463304688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(38) " "Verilog HDL assignment warning at online_adder_r4.v(38): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/online_adder_r4.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403463304690 "|AdderControl|online_adder_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_adder_r4.v(39) " "Verilog HDL assignment warning at online_adder_r4.v(39): truncated value with size 32 to match size of target (4)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/online_adder_r4.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403463304690 "|AdderControl|online_adder_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(42) " "Verilog HDL assignment warning at online_adder_r4.v(42): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/online_adder_r4.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403463304690 "|AdderControl|online_adder_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_adder_r4.v(43) " "Verilog HDL assignment warning at online_adder_r4.v(43): truncated value with size 32 to match size of target (4)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/online_adder_r4.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403463304690 "|AdderControl|online_adder_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(46) " "Verilog HDL assignment warning at online_adder_r4.v(46): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/online_adder_r4.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403463304690 "|AdderControl|online_adder_r4:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tester_r4 tester_r4:addTest " "Elaborating entity \"tester_r4\" for hierarchy \"tester_r4:addTest\"" {  } { { "AdderSimulation.v" "addTest" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403463304692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1403463305329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403463305329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "AdderSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/5. AdderSimulation_r4/AdderSimulation.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403463305362 "|AdderSimulation|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1403463305362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1403463305363 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1403463305363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1403463305363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403463305396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 19:55:05 2014 " "Processing ended: Sun Jun 22 19:55:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403463305396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403463305396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403463305396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403463305396 ""}
