{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:53:22 2017 " "Info: Processing started: Tue Apr 18 14:53:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/oleglevin/quartus_labs/lab5/ram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemult2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipemult2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult2 " "Info: Found entity 1: pipemult2" {  } { { "pipemult2.bdf" "" { Schematic "/home/oleglevin/quartus_labs/lab5/pipemult2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/mult.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pipemult.v 1 1 " "Warning: Using design file pipemult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult " "Info: Found entity 1: pipemult" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipemult " "Info: Elaborating entity \"pipemult\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Info: Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "pipemult.v" "ram_inst" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/oleglevin/quartus_labs/lab5/ram.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/oleglevin/quartus_labs/lab5/ram.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.hex " "Info: Parameter \"init_file\" = \"ram.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram.v" "" { Text "/home/oleglevin/quartus_labs/lab5/ram.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psp1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_psp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psp1 " "Info: Found entity 1: altsyncram_psp1" {  } { { "db/altsyncram_psp1.tdf" "" { Text "/home/oleglevin/quartus_labs/lab5/db/altsyncram_psp1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_psp1 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_psp1:auto_generated " "Info: Elaborating entity \"altsyncram_psp1\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_psp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/oleglevin/altera_lite/9.0/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[0\] " "Warning (15610): No output dependent on input pin \"dataa\[0\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[1\] " "Warning (15610): No output dependent on input pin \"dataa\[1\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[2\] " "Warning (15610): No output dependent on input pin \"dataa\[2\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[3\] " "Warning (15610): No output dependent on input pin \"dataa\[3\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[4\] " "Warning (15610): No output dependent on input pin \"dataa\[4\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[5\] " "Warning (15610): No output dependent on input pin \"dataa\[5\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[6\] " "Warning (15610): No output dependent on input pin \"dataa\[6\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[7\] " "Warning (15610): No output dependent on input pin \"dataa\[7\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[0\] " "Warning (15610): No output dependent on input pin \"datab\[0\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[1\] " "Warning (15610): No output dependent on input pin \"datab\[1\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[2\] " "Warning (15610): No output dependent on input pin \"datab\[2\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[3\] " "Warning (15610): No output dependent on input pin \"datab\[3\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[4\] " "Warning (15610): No output dependent on input pin \"datab\[4\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[5\] " "Warning (15610): No output dependent on input pin \"datab\[5\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[6\] " "Warning (15610): No output dependent on input pin \"datab\[6\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[7\] " "Warning (15610): No output dependent on input pin \"datab\[7\]\"" {  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Info: Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Info: Implemented 28 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 14:53:23 2017 " "Info: Processing ended: Tue Apr 18 14:53:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:53:24 2017 " "Info: Processing started: Tue Apr 18 14:53:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipemult -c pipemult " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pipemult -c pipemult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult EP3C10E144C8 " "Info: Selected device EP3C10E144C8 for design \"pipemult\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Info: Device EP3C5E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "Warning: No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[0\] " "Info: Pin dataa\[0\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { dataa[0] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataa[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[1\] " "Info: Pin dataa\[1\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { dataa[1] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataa[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[2\] " "Info: Pin dataa\[2\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { dataa[2] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataa[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[3\] " "Info: Pin dataa\[3\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { dataa[3] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataa[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[4\] " "Info: Pin dataa\[4\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { dataa[4] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataa[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[5\] " "Info: Pin dataa\[5\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { dataa[5] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataa[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[6\] " "Info: Pin dataa\[6\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { dataa[6] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataa[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[7\] " "Info: Pin dataa\[7\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { dataa[7] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 13 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dataa[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[0\] " "Info: Pin datab\[0\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { datab[0] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { datab[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[1\] " "Info: Pin datab\[1\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { datab[1] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { datab[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[2\] " "Info: Pin datab\[2\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { datab[2] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { datab[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[3\] " "Info: Pin datab\[3\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { datab[3] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { datab[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[4\] " "Info: Pin datab\[4\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { datab[4] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { datab[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[5\] " "Info: Pin datab\[5\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { datab[5] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { datab[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[6\] " "Info: Pin datab\[6\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { datab[6] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { datab[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[7\] " "Info: Pin datab\[7\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { datab[7] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 14 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { datab[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[0] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[1] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[2] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[3] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[4] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[5] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[6] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[7] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Info: Pin q\[8\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[8] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Info: Pin q\[9\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[9] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Info: Pin q\[10\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[10] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Info: Pin q\[11\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[11] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Info: Pin q\[12\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[12] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Info: Pin q\[13\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[13] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Info: Pin q\[14\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[14] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Info: Pin q\[15\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { q[15] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1 " "Info: Pin clk1 not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { clk1 } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 11 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Info: Pin wren not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { wren } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 12 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[0\] " "Info: Pin wraddress\[0\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { wraddress[0] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 16 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wraddress[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[1\] " "Info: Pin wraddress\[1\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { wraddress[1] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 16 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wraddress[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[2\] " "Info: Pin wraddress\[2\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { wraddress[2] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 16 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wraddress[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[3\] " "Info: Pin wraddress\[3\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { wraddress[3] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 16 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wraddress[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[4\] " "Info: Pin wraddress\[4\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { wraddress[4] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 16 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wraddress[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[0\] " "Info: Pin rdaddress\[0\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { rdaddress[0] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 15 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rdaddress[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[1\] " "Info: Pin rdaddress\[1\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { rdaddress[1] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 15 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rdaddress[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[2\] " "Info: Pin rdaddress\[2\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { rdaddress[2] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 15 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rdaddress[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[3\] " "Info: Pin rdaddress\[3\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { rdaddress[3] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 15 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rdaddress[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[4\] " "Info: Pin rdaddress\[4\] not assigned to an exact location on the device" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/oleglevin/altera_lite/9.0/quartus/linux/pin_planner.ppl" { rdaddress[4] } } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 15 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rdaddress[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipemult.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'pipemult.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "Critical Warning: From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk1~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 11 -1 0 } } { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk1~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Extra Info: Packed 16 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 27 16 0 " "Info: Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 27 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 8 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.629 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.629" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.629 (VIOLATED) " "Info: Path #1: Setup slack is -2.629 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_psp1:auto_generated\|ram_block1a8~portb_address_reg0 " "Info: From Node    : ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_psp1:auto_generated\|ram_block1a8~portb_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : q\[8\]~reg0 " "Info: To Node      : q\[8\]~reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk1 " "Info: Launch Clock : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk1 " "Info: Latch Clock  : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.047      3.047  R        clock network delay " "Info:      3.047      3.047  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      0.294     uTco  ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_psp1:auto_generated\|ram_block1a8~portb_address_reg0 " "Info:      3.341      0.294     uTco  ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_psp1:auto_generated\|ram_block1a8~portb_address_reg0" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:ram_inst|altsyncram:altsyncram_component|altsyncram_psp1:auto_generated|ram_block1a8~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_psp1.tdf" "" { Text "/home/oleglevin/quartus_labs/lab5/db/altsyncram_psp1.tdf" 285 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.523      3.182 RR  CELL  q\[8\]~reg0 " "Info:      6.523      3.182 RR  CELL  q\[8\]~reg0" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[8]~reg0 } "NODE_NAME" } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.958      2.958  R        clock network delay " "Info:      3.958      2.958  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.894     -0.064     uTsu  q\[8\]~reg0 " "Info:      3.894     -0.064     uTsu  q\[8\]~reg0" {  } { { "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/oleglevin/altera_lite/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { q[8]~reg0 } "NODE_NAME" } } { "pipemult.v" "" { Text "/home/oleglevin/quartus_labs/lab5/pipemult.v" 34 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.523 " "Info: Data Arrival Time  :     6.523" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.894 " "Info: Data Required Time :     3.894" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.629 (VIOLATED) " "Info: Slack              :    -2.629 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/oleglevin/quartus_labs/lab5/pipemult.fit.smsg " "Info: Generated suppressed messages file /home/oleglevin/quartus_labs/lab5/pipemult.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 14:53:31 2017 " "Info: Processing ended: Tue Apr 18 14:53:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:53:32 2017 " "Info: Processing started: Tue Apr 18 14:53:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipemult -c pipemult " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pipemult -c pipemult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 14:53:32 2017 " "Info: Processing ended: Tue Apr 18 14:53:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:53:33 2017 " "Info: Processing started: Tue Apr 18 14:53:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipemult -c pipemult " "Info: Command: quartus_sta pipemult -c pipemult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipemult.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'pipemult.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1 clk1 " "Info: create_clock -period 1.000 -name clk1 clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "Critical Warning: From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.676 " "Info: Worst-case setup slack is -2.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.676       -42.816 clk1  " "Info:    -2.676       -42.816 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.090 " "Info: Worst-case hold slack is 3.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 clk1  " "Info:     3.090         0.000 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "Critical Warning: From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.334 " "Info: Worst-case setup slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334       -37.344 clk1  " "Info:    -2.334       -37.344 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.811 " "Info: Worst-case hold slack is 2.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.811         0.000 clk1  " "Info:     2.811         0.000 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "Critical Warning: From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.344 " "Info: Worst-case setup slack is -0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344        -5.504 clk1  " "Info:    -0.344        -5.504 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.045 " "Info: Worst-case hold slack is 1.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045         0.000 clk1  " "Info:     1.045         0.000 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 14:53:35 2017 " "Info: Processing ended: Tue Apr 18 14:53:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Info: Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:53:45 2017 " "Info: Processing started: Tue Apr 18 14:53:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp pipemult -c pipemult --netlist_type=sgate " "Info: Command: quartus_rpp pipemult -c pipemult --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 14:53:45 2017 " "Info: Processing ended: Tue Apr 18 14:53:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
