<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\Pmod_PowerLED.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\7seg.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun 30 13:46:31 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>67</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>59</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>timer_instance/overflow_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>399.123(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>overflow_Z</td>
<td>100.000(MHz)</td>
<td>254.476(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.070</td>
<td>pwm_counter_1_s0/Q</td>
<td>inc_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.895</td>
</tr>
<tr>
<td>2</td>
<td>6.105</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_1_s0/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.860</td>
</tr>
<tr>
<td>3</td>
<td>6.105</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_2_s0/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.860</td>
</tr>
<tr>
<td>4</td>
<td>6.105</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_3_s0/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.860</td>
</tr>
<tr>
<td>5</td>
<td>6.105</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_4_s0/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.860</td>
</tr>
<tr>
<td>6</td>
<td>6.105</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_5_s0/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.860</td>
</tr>
<tr>
<td>7</td>
<td>6.300</td>
<td>pwm_counter_1_s0/Q</td>
<td>green_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.665</td>
</tr>
<tr>
<td>8</td>
<td>6.479</td>
<td>pwm_counter_1_s0/Q</td>
<td>max_4_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.486</td>
</tr>
<tr>
<td>9</td>
<td>6.479</td>
<td>pwm_counter_1_s0/Q</td>
<td>max_6_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.486</td>
</tr>
<tr>
<td>10</td>
<td>6.645</td>
<td>max_1_s1/Q</td>
<td>max_7_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.320</td>
</tr>
<tr>
<td>11</td>
<td>6.647</td>
<td>pwm_counter_1_s0/Q</td>
<td>max_2_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.318</td>
</tr>
<tr>
<td>12</td>
<td>6.647</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_6_s0/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.318</td>
</tr>
<tr>
<td>13</td>
<td>6.647</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_7_s0/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.318</td>
</tr>
<tr>
<td>14</td>
<td>6.650</td>
<td>pwm_counter_1_s0/Q</td>
<td>pwm_counter_0_s0/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>15</td>
<td>6.848</td>
<td>max_1_s1/Q</td>
<td>max_5_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.117</td>
</tr>
<tr>
<td>16</td>
<td>6.956</td>
<td>pwm_counter_1_s0/Q</td>
<td>max_0_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.009</td>
</tr>
<tr>
<td>17</td>
<td>7.014</td>
<td>pwm_counter_1_s0/Q</td>
<td>max_1_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.951</td>
</tr>
<tr>
<td>18</td>
<td>7.038</td>
<td>pwm_counter_1_s0/Q</td>
<td>max_3_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.927</td>
</tr>
<tr>
<td>19</td>
<td>7.495</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/overflow_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.470</td>
</tr>
<tr>
<td>20</td>
<td>7.499</td>
<td>max_1_s1/Q</td>
<td>max_6_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.466</td>
</tr>
<tr>
<td>21</td>
<td>7.531</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/counter_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.434</td>
</tr>
<tr>
<td>22</td>
<td>7.531</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/counter_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.434</td>
</tr>
<tr>
<td>23</td>
<td>7.531</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/counter_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.434</td>
</tr>
<tr>
<td>24</td>
<td>7.531</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/counter_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.434</td>
</tr>
<tr>
<td>25</td>
<td>7.531</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/counter_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.434</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>timer_instance/counter_0_s0/Q</td>
<td>timer_instance/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>timer_instance/counter_2_s0/Q</td>
<td>timer_instance/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>timer_instance/counter_6_s0/Q</td>
<td>timer_instance/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>pwm_counter_2_s0/Q</td>
<td>pwm_counter_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>pwm_counter_6_s0/Q</td>
<td>pwm_counter_6_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>max_7_s2/Q</td>
<td>max_7_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>pwm_counter_0_s0/Q</td>
<td>pwm_counter_0_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.429</td>
<td>max_0_s1/Q</td>
<td>max_0_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>10</td>
<td>0.429</td>
<td>max_2_s0/Q</td>
<td>max_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>11</td>
<td>0.486</td>
<td>max_3_s1/Q</td>
<td>max_3_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>12</td>
<td>0.537</td>
<td>max_5_s1/Q</td>
<td>max_5_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>13</td>
<td>0.541</td>
<td>max_1_s1/Q</td>
<td>max_1_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.552</td>
</tr>
<tr>
<td>14</td>
<td>0.542</td>
<td>timer_instance/counter_11_s0/Q</td>
<td>timer_instance/counter_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>15</td>
<td>0.542</td>
<td>pwm_counter_3_s0/Q</td>
<td>pwm_counter_3_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>16</td>
<td>0.542</td>
<td>pwm_counter_4_s0/Q</td>
<td>pwm_counter_4_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>17</td>
<td>0.542</td>
<td>pwm_counter_7_s0/Q</td>
<td>pwm_counter_7_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>18</td>
<td>0.546</td>
<td>timer_instance/counter_3_s0/Q</td>
<td>timer_instance/counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>19</td>
<td>0.546</td>
<td>timer_instance/counter_4_s0/Q</td>
<td>timer_instance/counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>20</td>
<td>0.546</td>
<td>timer_instance/counter_9_s0/Q</td>
<td>timer_instance/counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>21</td>
<td>0.546</td>
<td>timer_instance/counter_10_s0/Q</td>
<td>timer_instance/counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>22</td>
<td>0.547</td>
<td>pwm_counter_5_s0/Q</td>
<td>pwm_counter_5_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>23</td>
<td>0.547</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>24</td>
<td>0.547</td>
<td>timer_instance/counter_7_s0/Q</td>
<td>timer_instance/counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>25</td>
<td>0.549</td>
<td>pwm_counter_0_s0/Q</td>
<td>pwm_counter_1_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>green_s2</td>
</tr>
<tr>
<td>2</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>max_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>max_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>max_7_s2</td>
</tr>
<tr>
<td>6</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>max_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>max_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>inc_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>max_5_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.658</td>
<td>4.658</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>max_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>2.923</td>
<td>0.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>inc_s4/I1</td>
</tr>
<tr>
<td>3.493</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">inc_s4/F</td>
</tr>
<tr>
<td>3.495</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>inc_s2/I3</td>
</tr>
<tr>
<td>3.957</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td style=" background: #97FFFF;">inc_s2/F</td>
</tr>
<tr>
<td>4.680</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">inc_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>inc_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.792, 46.017%; route: 1.870, 48.026%; tC2Q: 0.232, 5.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.646</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 34.457%; route: 2.298, 59.533%; tC2Q: 0.232, 6.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.646</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>pwm_counter_2_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>pwm_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 34.457%; route: 2.298, 59.533%; tC2Q: 0.232, 6.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.646</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>pwm_counter_3_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>pwm_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 34.457%; route: 2.298, 59.533%; tC2Q: 0.232, 6.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.646</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>pwm_counter_4_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>pwm_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 34.457%; route: 2.298, 59.533%; tC2Q: 0.232, 6.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.646</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>pwm_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 34.457%; route: 2.298, 59.533%; tC2Q: 0.232, 6.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>green_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.896</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.451</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td style=" font-weight:bold;">green_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>green_s2/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>green_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.315, 35.883%; route: 2.118, 57.787%; tC2Q: 0.232, 6.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.271</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" font-weight:bold;">max_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>max_4_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>max_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 38.161%; route: 1.924, 55.184%; tC2Q: 0.232, 6.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.271</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">max_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>max_6_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>max_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 38.161%; route: 1.924, 55.184%; tC2Q: 0.232, 6.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>max_1_s1/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">max_1_s1/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>n42_s1/I1</td>
</tr>
<tr>
<td>2.074</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">n42_s1/F</td>
</tr>
<tr>
<td>2.505</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>n39_s1/I1</td>
</tr>
<tr>
<td>2.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>3.536</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>n39_s4/I2</td>
</tr>
<tr>
<td>4.106</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">n39_s4/F</td>
</tr>
<tr>
<td>4.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">max_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>max_7_s2/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>max_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 45.054%; route: 1.592, 47.959%; tC2Q: 0.232, 6.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.104</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">max_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>max_2_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>max_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 40.087%; route: 1.756, 52.922%; tC2Q: 0.232, 6.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.104</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>pwm_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 40.087%; route: 1.756, 52.922%; tC2Q: 0.232, 6.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.104</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>pwm_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 40.087%; route: 1.756, 52.922%; tC2Q: 0.232, 6.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>4.100</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>pwm_counter_0_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>pwm_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 40.131%; route: 1.752, 52.870%; tC2Q: 0.232, 6.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>max_1_s1/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">max_1_s1/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>n42_s1/I1</td>
</tr>
<tr>
<td>2.074</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">n42_s1/F</td>
</tr>
<tr>
<td>2.505</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[2][B]</td>
<td>n41_s1/I0</td>
</tr>
<tr>
<td>2.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[2][B]</td>
<td style=" background: #97FFFF;">n41_s1/F</td>
</tr>
<tr>
<td>3.532</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>n41_s3/I1</td>
</tr>
<tr>
<td>3.903</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">n41_s3/F</td>
</tr>
<tr>
<td>3.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td style=" font-weight:bold;">max_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>max_5_s1/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>max_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 41.609%; route: 1.588, 50.948%; tC2Q: 0.232, 7.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.332</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>n46_s3/I0</td>
</tr>
<tr>
<td>3.794</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">n46_s3/F</td>
</tr>
<tr>
<td>3.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">max_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>max_0_s1/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>max_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.222, 40.624%; route: 1.554, 51.665%; tC2Q: 0.232, 7.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.166</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>3.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">max_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>max_1_s1/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>max_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.330, 45.083%; route: 1.388, 47.054%; tC2Q: 0.232, 7.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>n7_s0/I0</td>
</tr>
<tr>
<td>2.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n7_s0/COUT</td>
</tr>
<tr>
<td>2.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][B]</td>
<td>n8_s0/CIN</td>
</tr>
<tr>
<td>2.260</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][B]</td>
<td style=" background: #97FFFF;">n8_s0/COUT</td>
</tr>
<tr>
<td>2.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][A]</td>
<td>n9_s0/CIN</td>
</tr>
<tr>
<td>2.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n9_s0/COUT</td>
</tr>
<tr>
<td>2.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C31[2][B]</td>
<td>n10_s0/CIN</td>
</tr>
<tr>
<td>2.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">n10_s0/COUT</td>
</tr>
<tr>
<td>2.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>n11_s0/CIN</td>
</tr>
<tr>
<td>2.365</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">n11_s0/COUT</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[0][B]</td>
<td>n12_s0/CIN</td>
</tr>
<tr>
<td>2.401</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">n12_s0/COUT</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>n13_s0/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">n13_s0/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>n43_s3/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" background: #97FFFF;">n43_s3/F</td>
</tr>
<tr>
<td>3.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">max_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>max_3_s1/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>max_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.131, 38.652%; route: 1.563, 53.421%; tC2Q: 0.232, 7.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/overflow_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td>timer_instance/n10_s2/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[3][B]</td>
<td>timer_instance/n10_s0/I2</td>
</tr>
<tr>
<td>2.612</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R21C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>3.396</td>
<td>0.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" font-weight:bold;">timer_instance/overflow_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 45.537%; route: 1.113, 45.072%; tC2Q: 0.232, 9.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>max_1_s1/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">max_1_s1/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>n42_s1/I1</td>
</tr>
<tr>
<td>2.074</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">n42_s1/F</td>
</tr>
<tr>
<td>2.505</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>n40_s2/I0</td>
</tr>
<tr>
<td>2.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>n40_s0/I2</td>
</tr>
<tr>
<td>3.251</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">n40_s0/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">max_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.786</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>max_6_s0/CLK</td>
</tr>
<tr>
<td>10.751</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>max_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 52.604%; route: 0.937, 37.986%; tC2Q: 0.232, 9.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td>timer_instance/n10_s2/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[3][B]</td>
<td>timer_instance/n10_s0/I2</td>
</tr>
<tr>
<td>2.627</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R21C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>3.360</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td>timer_instance/counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[0][B]</td>
<td>timer_instance/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 46.829%; route: 1.062, 43.641%; tC2Q: 0.232, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td>timer_instance/n10_s2/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[3][B]</td>
<td>timer_instance/n10_s0/I2</td>
</tr>
<tr>
<td>2.627</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R21C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>3.360</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>timer_instance/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 46.829%; route: 1.062, 43.641%; tC2Q: 0.232, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td>timer_instance/n10_s2/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[3][B]</td>
<td>timer_instance/n10_s0/I2</td>
</tr>
<tr>
<td>2.627</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R21C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>3.360</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>timer_instance/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 46.829%; route: 1.062, 43.641%; tC2Q: 0.232, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td>timer_instance/n10_s2/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[3][B]</td>
<td>timer_instance/n10_s0/I2</td>
</tr>
<tr>
<td>2.627</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R21C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>3.360</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td>timer_instance/counter_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[2][A]</td>
<td>timer_instance/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 46.829%; route: 1.062, 43.641%; tC2Q: 0.232, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td>timer_instance/n10_s2/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[3][B]</td>
<td>timer_instance/n10_s0/I2</td>
</tr>
<tr>
<td>2.627</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R21C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>3.360</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[2][B]</td>
<td>timer_instance/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 46.829%; route: 1.062, 43.641%; tC2Q: 0.232, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>timer_instance/n23_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n23_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>timer_instance/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>timer_instance/n21_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n21_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>timer_instance/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>timer_instance/n17_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n17_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>timer_instance/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>timer_instance/n15_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n15_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>timer_instance/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>pwm_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_2_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>n54_s/I1</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">n54_s/SUM</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">pwm_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>pwm_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>pwm_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_6_s0/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td>n50_s/I1</td>
</tr>
<tr>
<td>1.018</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">n50_s/SUM</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>pwm_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>pwm_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>max_7_s2/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">max_7_s2/Q</td>
</tr>
<tr>
<td>0.787</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>n39_s4/I1</td>
</tr>
<tr>
<td>1.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">n39_s4/F</td>
</tr>
<tr>
<td>1.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">max_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>max_7_s2/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>max_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>pwm_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.787</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>n56_s2/I0</td>
</tr>
<tr>
<td>1.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>1.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>pwm_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>pwm_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>max_0_s1/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">max_0_s1/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>n46_s3/I1</td>
</tr>
<tr>
<td>1.022</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">n46_s3/F</td>
</tr>
<tr>
<td>1.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">max_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>max_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>max_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>max_2_s0/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">max_2_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>n44_s0/I2</td>
</tr>
<tr>
<td>1.022</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">n44_s0/F</td>
</tr>
<tr>
<td>1.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">max_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>max_2_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>max_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>max_3_s1/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">max_3_s1/Q</td>
</tr>
<tr>
<td>0.788</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>n43_s3/I1</td>
</tr>
<tr>
<td>1.078</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" background: #97FFFF;">n43_s3/F</td>
</tr>
<tr>
<td>1.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">max_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>max_3_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>max_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>max_5_s1/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C35[2][B]</td>
<td style=" font-weight:bold;">max_5_s1/Q</td>
</tr>
<tr>
<td>0.786</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>n41_s3/I0</td>
</tr>
<tr>
<td>1.130</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">n41_s3/F</td>
</tr>
<tr>
<td>1.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td style=" font-weight:bold;">max_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>max_5_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>max_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.723%; route: 0.002, 0.446%; tC2Q: 0.202, 36.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>max_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>max_1_s1/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">max_1_s1/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>1.134</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>1.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">max_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>max_1_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>max_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.306%; route: 0.006, 1.107%; tC2Q: 0.202, 36.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td>timer_instance/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_11_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>timer_instance/n12_s/I1</td>
</tr>
<tr>
<td>1.413</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n12_s/SUM</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td>timer_instance/counter_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[2][B]</td>
<td>timer_instance/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>pwm_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.782</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>n53_s/I1</td>
</tr>
<tr>
<td>1.135</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">n53_s/SUM</td>
</tr>
<tr>
<td>1.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" font-weight:bold;">pwm_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>pwm_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>pwm_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>pwm_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.782</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_4_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>n52_s/I1</td>
</tr>
<tr>
<td>1.135</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">n52_s/SUM</td>
</tr>
<tr>
<td>1.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">pwm_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>pwm_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>pwm_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.782</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[0][B]</td>
<td>n49_s/I1</td>
</tr>
<tr>
<td>1.135</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">n49_s/SUM</td>
</tr>
<tr>
<td>1.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>pwm_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>timer_instance/n20_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n20_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>timer_instance/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td>timer_instance/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_4_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>timer_instance/n19_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n19_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td>timer_instance/counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[2][A]</td>
<td>timer_instance/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>timer_instance/n14_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n14_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>timer_instance/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>timer_instance/n13_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n13_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[2][A]</td>
<td>timer_instance/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.782</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/Q</td>
</tr>
<tr>
<td>0.908</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td>n51_s/I1</td>
</tr>
<tr>
<td>1.140</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">n51_s/SUM</td>
</tr>
<tr>
<td>1.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td style=" font-weight:bold;">pwm_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>pwm_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>pwm_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>timer_instance/n18_s/I1</td>
</tr>
<tr>
<td>1.418</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n18_s/SUM</td>
</tr>
<tr>
<td>1.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[2][B]</td>
<td>timer_instance/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>timer_instance/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_7_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>timer_instance/n16_s/I1</td>
</tr>
<tr>
<td>1.418</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n16_s/SUM</td>
</tr>
<tr>
<td>1.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>timer_instance/counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>timer_instance/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>pwm_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.783</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">pwm_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.909</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td>n55_s/I1</td>
</tr>
<tr>
<td>1.141</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">n55_s/SUM</td>
</tr>
<tr>
<td>1.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pwm_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R21C24[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pwm_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.453%; route: 0.126, 22.454%; tC2Q: 0.202, 36.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>green_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>green_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>green_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pwm_counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>pwm_counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>max_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>max_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>max_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>max_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>max_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>max_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>max_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>max_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>max_7_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>max_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>max_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>max_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>max_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>max_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>max_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inc_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>inc_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>inc_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>max_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>max_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>max_5_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>max_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.924</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>max_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>max_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>18</td>
<td>overflow_Z</td>
<td>6.070</td>
<td>0.924</td>
</tr>
<tr>
<td>13</td>
<td>clk_d</td>
<td>7.495</td>
<td>0.261</td>
</tr>
<tr>
<td>13</td>
<td>n10_3</td>
<td>7.495</td>
<td>0.919</td>
</tr>
<tr>
<td>12</td>
<td>n14_11</td>
<td>6.105</td>
<td>0.923</td>
</tr>
<tr>
<td>8</td>
<td>inc</td>
<td>7.002</td>
<td>0.270</td>
</tr>
<tr>
<td>8</td>
<td>max[0]</td>
<td>6.252</td>
<td>0.674</td>
</tr>
<tr>
<td>7</td>
<td>n13_3</td>
<td>6.070</td>
<td>0.917</td>
</tr>
<tr>
<td>7</td>
<td>max[1]</td>
<td>6.273</td>
<td>0.502</td>
</tr>
<tr>
<td>7</td>
<td>max[4]</td>
<td>6.625</td>
<td>0.188</td>
</tr>
<tr>
<td>6</td>
<td>max[2]</td>
<td>6.312</td>
<td>0.431</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C26</td>
<td>77.78%</td>
</tr>
<tr>
<td>R21C34</td>
<td>75.00%</td>
</tr>
<tr>
<td>R21C33</td>
<td>73.61%</td>
</tr>
<tr>
<td>R21C25</td>
<td>61.11%</td>
</tr>
<tr>
<td>R21C35</td>
<td>55.56%</td>
</tr>
<tr>
<td>R21C30</td>
<td>48.61%</td>
</tr>
<tr>
<td>R21C32</td>
<td>37.50%</td>
</tr>
<tr>
<td>R21C24</td>
<td>34.72%</td>
</tr>
<tr>
<td>R21C29</td>
<td>27.78%</td>
</tr>
<tr>
<td>R21C31</td>
<td>16.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
