OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/uart/runs/14-04_11-37/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/uart/runs/14-04_11-37/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/uart/runs/14-04_11-37/tmp/floorplan/7-pdn.def
Notice 0: Design: uart
Notice 0:     Created 7 pins.
Notice 0:     Created 169 components and 975 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 110 nets and 354 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/uart/runs/14-04_11-37/tmp/floorplan/7-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 52440 57120
[INFO GPL-0006] NumInstances: 169
[INFO GPL-0007] NumPlaceInstances: 107
[INFO GPL-0008] NumFixedInstances: 62
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 110
[INFO GPL-0011] NumPins: 359
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 58270 68990
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 52440 57120
[INFO GPL-0016] CoreArea: 2169580800
[INFO GPL-0017] NonPlaceInstsArea: 162656000
[INFO GPL-0018] PlaceInstsArea: 1048505600
[INFO GPL-0019] Util(%): 52.24
[INFO GPL-0020] StdInstsArea: 1048505600
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00000012 HPWL: 1085640
[InitialPlace]  Iter: 2 CG Error: 0.00000009 HPWL: 1070139
[InitialPlace]  Iter: 3 CG Error: 0.00000011 HPWL: 1061572
[InitialPlace]  Iter: 4 CG Error: 0.00000007 HPWL: 1057046
[InitialPlace]  Iter: 5 CG Error: 0.00000008 HPWL: 1055308
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 112
[INFO GPL-0032] FillerInit: NumGNets: 110
[INFO GPL-0033] FillerInit: NumGPins: 359
[INFO GPL-0023] TargetDensity: 0.55
[INFO GPL-0024] AveragePlaceInstArea: 9799117
[INFO GPL-0025] IdealBinArea: 17816576
[INFO GPL-0026] IdealBinCnt: 121
[INFO GPL-0027] TotalBinArea: 2169580800
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 5865 5780
[INFO GPL-0030] NumBins: 64
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.908085 HPWL: 362692
[NesterovSolve] Iter: 10 overflow: 0.885601 HPWL: 388028
[NesterovSolve] Iter: 20 overflow: 0.875332 HPWL: 406500
[NesterovSolve] Iter: 30 overflow: 0.823221 HPWL: 410556
[NesterovSolve] Iter: 40 overflow: 0.845371 HPWL: 413368
[NesterovSolve] Iter: 50 overflow: 0.839281 HPWL: 415693
[NesterovSolve] Iter: 60 overflow: 0.861977 HPWL: 413808
[NesterovSolve] Iter: 70 overflow: 0.847393 HPWL: 413481
[NesterovSolve] Iter: 80 overflow: 0.834665 HPWL: 411724
[NesterovSolve] Iter: 90 overflow: 0.834846 HPWL: 409989
[NesterovSolve] Iter: 100 overflow: 0.834758 HPWL: 408710
[NesterovSolve] Iter: 110 overflow: 0.838944 HPWL: 408473
[NesterovSolve] Iter: 120 overflow: 0.846924 HPWL: 409579
[NesterovSolve] Iter: 130 overflow: 0.850775 HPWL: 412028
[NesterovSolve] Iter: 140 overflow: 0.855981 HPWL: 416041
[NesterovSolve] Iter: 150 overflow: 0.822815 HPWL: 421707
[NesterovSolve] Iter: 160 overflow: 0.805985 HPWL: 428049
[NesterovSolve] Iter: 170 overflow: 0.799128 HPWL: 434618
[NesterovSolve] Iter: 180 overflow: 0.797717 HPWL: 445187
[NesterovSolve] Iter: 190 overflow: 0.770013 HPWL: 454769
[NesterovSolve] Iter: 200 overflow: 0.761744 HPWL: 468972
[NesterovSolve] Iter: 210 overflow: 0.710716 HPWL: 481817
[NesterovSolve] Iter: 220 overflow: 0.706063 HPWL: 491206
[NesterovSolve] Iter: 230 overflow: 0.671233 HPWL: 503920
[NesterovSolve] Iter: 240 overflow: 0.645617 HPWL: 523100
[NesterovSolve] Iter: 250 overflow: 0.612783 HPWL: 546045
[NesterovSolve] Iter: 260 overflow: 0.578924 HPWL: 586378
[NesterovSolve] Iter: 270 overflow: 0.54596 HPWL: 607697
[NesterovSolve] Iter: 280 overflow: 0.504305 HPWL: 642463
[NesterovSolve] Iter: 290 overflow: 0.472864 HPWL: 689036
[NesterovSolve] Iter: 300 overflow: 0.43289 HPWL: 724715
[NesterovSolve] Iter: 310 overflow: 0.389233 HPWL: 764525
[NesterovSolve] Iter: 320 overflow: 0.344597 HPWL: 798747
[NesterovSolve] Iter: 330 overflow: 0.309105 HPWL: 828047
[NesterovSolve] Iter: 340 overflow: 0.275299 HPWL: 854917
[NesterovSolve] Iter: 350 overflow: 0.23867 HPWL: 885615
[NesterovSolve] Iter: 360 overflow: 0.211722 HPWL: 909613
[NesterovSolve] Iter: 370 overflow: 0.181468 HPWL: 936684
[NesterovSolve] Iter: 380 overflow: 0.14728 HPWL: 952495
[NesterovSolve] Iter: 390 overflow: 0.122431 HPWL: 974426
[NesterovSolve] Finished with Overflow: 0.098839
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 1.332
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 1.332
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _182_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _182_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _182_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.19    0.19 ^ _182_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           tx_inst.u1_tx.acc[0] (net)
                  0.04    0.00    0.19 ^ _087_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    0.22 v _087_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _023_ (net)
                  0.02    0.00    0.22 v _182_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.22   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _182_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _189_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _181_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _189_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.09    0.63    0.63 ^ _189_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           tx_inst.u1_tx.acc[7] (net)
                  0.09    0.00    0.63 ^ _086_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    0.70 v _086_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _056_ (net)
                  0.03    0.00    0.70 v _097_/B (sky130_fd_sc_hd__or4b_2)
                  0.21    1.45    2.14 v _097_/X (sky130_fd_sc_hd__or4b_2)
     1    0.00                           _066_ (net)
                  0.21    0.00    2.14 v _101_/C (sky130_fd_sc_hd__or4_2)
                  0.28    1.62    3.76 v _101_/X (sky130_fd_sc_hd__or4_2)
     3    0.01                           _070_ (net)
                  0.28    0.00    3.76 v _102_/A (sky130_fd_sc_hd__inv_2)
                  0.14    0.21    3.97 ^ _102_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _071_ (net)
                  0.14    0.00    3.97 ^ _117_/C (sky130_fd_sc_hd__and3_2)
                  0.15    0.46    4.43 ^ _117_/X (sky130_fd_sc_hd__and3_2)
     4    0.01                           _078_ (net)
                  0.15    0.00    4.43 ^ _119_/B (sky130_fd_sc_hd__nand2_2)
                  0.07    0.13    4.56 v _119_/Y (sky130_fd_sc_hd__nand2_2)
     2    0.01                           _080_ (net)
                  0.07    0.00    4.56 v _120_/B2 (sky130_fd_sc_hd__a32o_2)
                  0.06    0.41    4.97 v _120_/X (sky130_fd_sc_hd__a32o_2)
     1    0.00                           _022_ (net)
                  0.06    0.00    4.97 v _181_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.97   data arrival time

                  0.00    6.66    6.66   clock clk (rise edge)
                          0.00    6.66   clock network delay (ideal)
                          0.00    6.66   clock reconvergence pessimism
                                  6.66 ^ _181_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.29    6.37   library setup time
                                  6.37   data required time
-----------------------------------------------------------------------------
                                  6.37   data required time
                                 -4.97   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


No paths found.
wns 0.00
tns 0.00
