0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/AXI-4 stream/project_1/AXI_master.v,1754322460,verilog,,F:/Sillycon/Code/RTL/AXI-4 stream/project_1/fifo_64_bit_design.v,,AXI_simple,,,,,,,,
F:/Sillycon/Code/RTL/AXI-4 stream/project_1/fifo_64_bit_design.v,1754272530,verilog,,F:/Sillycon/Code/RTL/AXI-4 stream/project_1/master_tb.v,,FIFO_design,,,,,,,,
F:/Sillycon/Code/RTL/AXI-4 stream/project_1/master_tb.v,1754321758,verilog,,,,master_tb,,,,,,,,
F:/Sillycon/Code/RTL/AXI-4 stream/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
