# TCL File Generated by Component Editor 15.0
# Tue Apr 26 17:02:13 BST 2016
# DO NOT MODIFY


# 
# pipelined_read_burst_write_simple_dma "pipelined_read_burst_write_simple_dma" v1.0
# JCJB 2016.04.26.17:02:13
# DMA with read latency awareness and write bursting capabilities
# 

# 
# request TCL package from ACDS 15.0
# 
package require -exact qsys 15.0


# 
# module pipelined_read_burst_write_simple_dma
# 
set_module_property DESCRIPTION "DMA with read latency awareness and write bursting capabilities"
set_module_property NAME pipelined_read_burst_write_simple_dma
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Custom_DMA
set_module_property AUTHOR JCJB
set_module_property ICON_PATH ALTERA_LOGO_ANIM.gif
set_module_property DISPLAY_NAME pipelined_read_burst_write_simple_dma
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset quartus_synth QUARTUS_SYNTH "" "Quartus Synthesis"
set_fileset_property quartus_synth TOP_LEVEL pipelined_read_burst_write_dma
set_fileset_property quartus_synth ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property quartus_synth ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pipelined_read_burst_write_dma.v VERILOG PATH pipelined_read_burst_write_dma.v TOP_LEVEL_FILE
add_fileset_file latency_aware_read_master.v VERILOG PATH latency_aware_read_master.v
add_fileset_file transform_block.v VERILOG PATH transform_block.v
add_fileset_file burst_write_master.v VERILOG PATH burst_write_master.v
add_fileset_file slave.v VERILOG PATH slave.v
add_fileset_file custom_simple.v VERILOG PATH custom_simple.v


# 
# parameters
# 
add_parameter DATAWIDTH INTEGER 32
set_parameter_property DATAWIDTH DEFAULT_VALUE 32
set_parameter_property DATAWIDTH DISPLAY_NAME DATAWIDTH
set_parameter_property DATAWIDTH TYPE INTEGER
set_parameter_property DATAWIDTH UNITS None
set_parameter_property DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATAWIDTH AFFECTS_GENERATION false
set_parameter_property DATAWIDTH HDL_PARAMETER true
add_parameter BYTEENABLEWIDTH INTEGER 4
set_parameter_property BYTEENABLEWIDTH DEFAULT_VALUE 4
set_parameter_property BYTEENABLEWIDTH DISPLAY_NAME BYTEENABLEWIDTH
set_parameter_property BYTEENABLEWIDTH TYPE INTEGER
set_parameter_property BYTEENABLEWIDTH UNITS None
set_parameter_property BYTEENABLEWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BYTEENABLEWIDTH AFFECTS_GENERATION false
set_parameter_property BYTEENABLEWIDTH HDL_PARAMETER true
add_parameter ADDRESSWIDTH INTEGER 32
set_parameter_property ADDRESSWIDTH DEFAULT_VALUE 32
set_parameter_property ADDRESSWIDTH DISPLAY_NAME ADDRESSWIDTH
set_parameter_property ADDRESSWIDTH TYPE INTEGER
set_parameter_property ADDRESSWIDTH UNITS None
set_parameter_property ADDRESSWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDRESSWIDTH AFFECTS_GENERATION false
set_parameter_property ADDRESSWIDTH HDL_PARAMETER true
add_parameter FIFOUSEMEMORY INTEGER 1
set_parameter_property FIFOUSEMEMORY DEFAULT_VALUE 1
set_parameter_property FIFOUSEMEMORY DISPLAY_NAME FIFOUSEMEMORY
set_parameter_property FIFOUSEMEMORY TYPE INTEGER
set_parameter_property FIFOUSEMEMORY UNITS None
set_parameter_property FIFOUSEMEMORY ALLOWED_RANGES -2147483648:2147483647
set_parameter_property FIFOUSEMEMORY AFFECTS_GENERATION false
set_parameter_property FIFOUSEMEMORY HDL_PARAMETER true
add_parameter READ_FIFODEPTH INTEGER 32
set_parameter_property READ_FIFODEPTH DEFAULT_VALUE 32
set_parameter_property READ_FIFODEPTH DISPLAY_NAME READ_FIFODEPTH
set_parameter_property READ_FIFODEPTH TYPE INTEGER
set_parameter_property READ_FIFODEPTH UNITS None
set_parameter_property READ_FIFODEPTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property READ_FIFODEPTH AFFECTS_GENERATION false
set_parameter_property READ_FIFODEPTH HDL_PARAMETER true
add_parameter READ_FIFODEPTH_LOG2 INTEGER 5
set_parameter_property READ_FIFODEPTH_LOG2 DEFAULT_VALUE 5
set_parameter_property READ_FIFODEPTH_LOG2 DISPLAY_NAME READ_FIFODEPTH_LOG2
set_parameter_property READ_FIFODEPTH_LOG2 TYPE INTEGER
set_parameter_property READ_FIFODEPTH_LOG2 UNITS None
set_parameter_property READ_FIFODEPTH_LOG2 ALLOWED_RANGES -2147483648:2147483647
set_parameter_property READ_FIFODEPTH_LOG2 AFFECTS_GENERATION false
set_parameter_property READ_FIFODEPTH_LOG2 HDL_PARAMETER true
add_parameter WRITE_FIFODEPTH INTEGER 32
set_parameter_property WRITE_FIFODEPTH DEFAULT_VALUE 32
set_parameter_property WRITE_FIFODEPTH DISPLAY_NAME WRITE_FIFODEPTH
set_parameter_property WRITE_FIFODEPTH TYPE INTEGER
set_parameter_property WRITE_FIFODEPTH UNITS None
set_parameter_property WRITE_FIFODEPTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WRITE_FIFODEPTH AFFECTS_GENERATION false
set_parameter_property WRITE_FIFODEPTH HDL_PARAMETER true
add_parameter WRITE_FIFODEPTH_LOG2 INTEGER 5
set_parameter_property WRITE_FIFODEPTH_LOG2 DEFAULT_VALUE 5
set_parameter_property WRITE_FIFODEPTH_LOG2 DISPLAY_NAME WRITE_FIFODEPTH_LOG2
set_parameter_property WRITE_FIFODEPTH_LOG2 TYPE INTEGER
set_parameter_property WRITE_FIFODEPTH_LOG2 UNITS None
set_parameter_property WRITE_FIFODEPTH_LOG2 ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WRITE_FIFODEPTH_LOG2 AFFECTS_GENERATION false
set_parameter_property WRITE_FIFODEPTH_LOG2 HDL_PARAMETER true
add_parameter WRITE_MAXBURSTCOUNT INTEGER 4
set_parameter_property WRITE_MAXBURSTCOUNT DEFAULT_VALUE 4
set_parameter_property WRITE_MAXBURSTCOUNT DISPLAY_NAME WRITE_MAXBURSTCOUNT
set_parameter_property WRITE_MAXBURSTCOUNT TYPE INTEGER
set_parameter_property WRITE_MAXBURSTCOUNT UNITS None
set_parameter_property WRITE_MAXBURSTCOUNT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WRITE_MAXBURSTCOUNT AFFECTS_GENERATION false
set_parameter_property WRITE_MAXBURSTCOUNT HDL_PARAMETER true
add_parameter WRITE_MAXBURSTCOUNT_WIDTH INTEGER 3
set_parameter_property WRITE_MAXBURSTCOUNT_WIDTH DEFAULT_VALUE 3
set_parameter_property WRITE_MAXBURSTCOUNT_WIDTH DISPLAY_NAME WRITE_MAXBURSTCOUNT_WIDTH
set_parameter_property WRITE_MAXBURSTCOUNT_WIDTH TYPE INTEGER
set_parameter_property WRITE_MAXBURSTCOUNT_WIDTH UNITS None
set_parameter_property WRITE_MAXBURSTCOUNT_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WRITE_MAXBURSTCOUNT_WIDTH AFFECTS_GENERATION false
set_parameter_property WRITE_MAXBURSTCOUNT_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point clock_reset
# 
add_interface clock_reset reset end
set_interface_property clock_reset associatedClock clock
set_interface_property clock_reset synchronousEdges DEASSERT
set_interface_property clock_reset ENABLED true
set_interface_property clock_reset EXPORT_OF ""
set_interface_property clock_reset PORT_NAME_MAP ""
set_interface_property clock_reset CMSIS_SVD_VARIABLES ""
set_interface_property clock_reset SVD_ADDRESS_GROUP ""

add_interface_port clock_reset reset reset Input 1


# 
# connection point control
# 
add_interface control avalon end
set_interface_property control addressUnits WORDS
set_interface_property control associatedClock clock
set_interface_property control associatedReset clock_reset
set_interface_property control bitsPerSymbol 8
set_interface_property control burstOnBurstBoundariesOnly false
set_interface_property control burstcountUnits WORDS
set_interface_property control explicitAddressSpan 0
set_interface_property control holdTime 0
set_interface_property control linewrapBursts false
set_interface_property control maximumPendingReadTransactions 0
set_interface_property control maximumPendingWriteTransactions 0
set_interface_property control readLatency 1
set_interface_property control readWaitStates 0
set_interface_property control readWaitTime 0
set_interface_property control setupTime 0
set_interface_property control timingUnits Cycles
set_interface_property control writeWaitTime 0
set_interface_property control ENABLED true
set_interface_property control EXPORT_OF ""
set_interface_property control PORT_NAME_MAP ""
set_interface_property control CMSIS_SVD_VARIABLES ""
set_interface_property control SVD_ADDRESS_GROUP ""

add_interface_port control slave_address address Input 3
add_interface_port control slave_writedata writedata Input 32
add_interface_port control slave_write write Input 1
add_interface_port control slave_read read Input 1
add_interface_port control slave_byteenable byteenable Input 4
add_interface_port control slave_readdata readdata Output 32
set_interface_assignment control embeddedsw.configuration.isFlash 0
set_interface_assignment control embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment control embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment control embeddedsw.configuration.isPrintableDevice 0


# 
# connection point read_master
# 
add_interface read_master avalon start
set_interface_property read_master addressUnits SYMBOLS
set_interface_property read_master associatedClock clock
set_interface_property read_master associatedReset clock_reset
set_interface_property read_master bitsPerSymbol 8
set_interface_property read_master burstOnBurstBoundariesOnly false
set_interface_property read_master burstcountUnits WORDS
set_interface_property read_master doStreamReads false
set_interface_property read_master doStreamWrites false
set_interface_property read_master holdTime 0
set_interface_property read_master linewrapBursts false
set_interface_property read_master maximumPendingReadTransactions 0
set_interface_property read_master maximumPendingWriteTransactions 0
set_interface_property read_master readLatency 0
set_interface_property read_master readWaitTime 1
set_interface_property read_master setupTime 0
set_interface_property read_master timingUnits Cycles
set_interface_property read_master writeWaitTime 0
set_interface_property read_master ENABLED true
set_interface_property read_master EXPORT_OF ""
set_interface_property read_master PORT_NAME_MAP ""
set_interface_property read_master CMSIS_SVD_VARIABLES ""
set_interface_property read_master SVD_ADDRESS_GROUP ""

add_interface_port read_master read_master_address address Output ADDRESSWIDTH
add_interface_port read_master read_master_read read Output 1
add_interface_port read_master read_master_byteenable byteenable Output BYTEENABLEWIDTH
add_interface_port read_master read_master_readdata readdata Input DATAWIDTH
add_interface_port read_master read_master_readdatavalid readdatavalid Input 1
add_interface_port read_master read_master_waitrequest waitrequest Input 1


# 
# connection point write_master
# 
add_interface write_master avalon start
set_interface_property write_master addressUnits SYMBOLS
set_interface_property write_master associatedClock clock
set_interface_property write_master associatedReset clock_reset
set_interface_property write_master bitsPerSymbol 8
set_interface_property write_master burstOnBurstBoundariesOnly false
set_interface_property write_master burstcountUnits WORDS
set_interface_property write_master doStreamReads false
set_interface_property write_master doStreamWrites false
set_interface_property write_master holdTime 0
set_interface_property write_master linewrapBursts false
set_interface_property write_master maximumPendingReadTransactions 0
set_interface_property write_master maximumPendingWriteTransactions 0
set_interface_property write_master readLatency 0
set_interface_property write_master readWaitTime 1
set_interface_property write_master setupTime 0
set_interface_property write_master timingUnits Cycles
set_interface_property write_master writeWaitTime 0
set_interface_property write_master ENABLED true
set_interface_property write_master EXPORT_OF ""
set_interface_property write_master PORT_NAME_MAP ""
set_interface_property write_master CMSIS_SVD_VARIABLES ""
set_interface_property write_master SVD_ADDRESS_GROUP ""

add_interface_port write_master write_master_address address Output ADDRESSWIDTH
add_interface_port write_master write_master_write write Output 1
add_interface_port write_master write_master_byteenable byteenable Output BYTEENABLEWIDTH
add_interface_port write_master write_master_writedata writedata Output DATAWIDTH
add_interface_port write_master write_master_waitrequest waitrequest Input 1
add_interface_port write_master write_master_burstcount burstcount Output WRITE_MAXBURSTCOUNT_WIDTH


# 
# connection point irq
# 
add_interface irq interrupt end
set_interface_property irq associatedAddressablePoint control
set_interface_property irq associatedClock clock
set_interface_property irq associatedReset clock_reset
set_interface_property irq bridgedReceiverOffset ""
set_interface_property irq bridgesToReceiver ""
set_interface_property irq ENABLED true
set_interface_property irq EXPORT_OF ""
set_interface_property irq PORT_NAME_MAP ""
set_interface_property irq CMSIS_SVD_VARIABLES ""
set_interface_property irq SVD_ADDRESS_GROUP ""

add_interface_port irq slave_irq irq Output 1
