

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_pcs_neg'
================================================================
* Date:           Tue Apr  4 19:45:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.083 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        7|        7|  0.420 us|  0.420 us|    7|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pcs_neg  |        5|        5|         1|          1|          1|     5|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     129|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      78|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     162|    -|
|Register             |        -|     -|      486|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      486|     369|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_53_32_1_1_U1245  |mux_53_32_1_1  |        0|   0|  0|  26|    0|
    |mux_53_32_1_1_U1246  |mux_53_32_1_1  |        0|   0|  0|  26|    0|
    |mux_53_32_1_1_U1247  |mux_53_32_1_1  |        0|   0|  0|  26|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  78|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_444_p2   |         +|   0|  0|  10|           3|           1|
    |ap_condition_351      |       and|   0|  0|   2|           1|           1|
    |ap_condition_354      |       and|   0|  0|   2|           1|           1|
    |ap_condition_357      |       and|   0|  0|   2|           1|           1|
    |ap_condition_360      |       and|   0|  0|   2|           1|           1|
    |ap_condition_366      |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_438_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln156_fu_515_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln157_fu_561_p2   |       xor|   0|  0|  33|          32|          33|
    |xor_ln158_fu_575_p2   |       xor|   0|  0|  33|          32|          33|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 129|         108|         110|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |i_fu_96                     |   9|          2|    3|          6|
    |mux_case_0106253443_fu_124  |   9|          2|   32|         64|
    |mux_case_0196_fu_100        |   9|          2|   32|         64|
    |mux_case_1107254445_fu_128  |   9|          2|   32|         64|
    |mux_case_1197283447_fu_132  |   9|          2|   32|         64|
    |mux_case_2108255449_fu_136  |   9|          2|   32|         64|
    |mux_case_2198284451_fu_140  |   9|          2|   32|         64|
    |mux_case_3109256453_fu_144  |   9|          2|   32|         64|
    |mux_case_3199285455_fu_148  |   9|          2|   32|         64|
    |mux_case_4110257457_fu_152  |   9|          2|   32|         64|
    |mux_case_4200286459_fu_156  |   9|          2|   32|         64|
    |sub114433_fu_104            |   9|          2|   32|         64|
    |sub114435_fu_108            |   9|          2|   32|         64|
    |sub114437_fu_112            |   9|          2|   32|         64|
    |sub114439_fu_116            |   9|          2|   32|         64|
    |sub114441_fu_120            |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 162|         36|  485|        970|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |i_fu_96                     |   3|   0|    3|          0|
    |mux_case_0106253443_fu_124  |  32|   0|   32|          0|
    |mux_case_0196_fu_100        |  32|   0|   32|          0|
    |mux_case_1107254445_fu_128  |  32|   0|   32|          0|
    |mux_case_1197283447_fu_132  |  32|   0|   32|          0|
    |mux_case_2108255449_fu_136  |  32|   0|   32|          0|
    |mux_case_2198284451_fu_140  |  32|   0|   32|          0|
    |mux_case_3109256453_fu_144  |  32|   0|   32|          0|
    |mux_case_3199285455_fu_148  |  32|   0|   32|          0|
    |mux_case_4110257457_fu_152  |  32|   0|   32|          0|
    |mux_case_4200286459_fu_156  |  32|   0|   32|          0|
    |sub114433_fu_104            |  32|   0|   32|          0|
    |sub114435_fu_108            |  32|   0|   32|          0|
    |sub114437_fu_112            |  32|   0|   32|          0|
    |sub114439_fu_116            |  32|   0|   32|          0|
    |sub114441_fu_120            |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 486|   0|  486|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pcs_neg|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pcs_neg|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pcs_neg|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pcs_neg|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pcs_neg|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pcs_neg|  return value|
|pcs_4_2_promoted488_reload      |   in|   32|     ap_none|        pcs_4_2_promoted488_reload|        scalar|
|pcs_4_1_promoted486_reload      |   in|   32|     ap_none|        pcs_4_1_promoted486_reload|        scalar|
|pcs_3_2_promoted484_reload      |   in|   32|     ap_none|        pcs_3_2_promoted484_reload|        scalar|
|pcs_3_1_promoted482_reload      |   in|   32|     ap_none|        pcs_3_1_promoted482_reload|        scalar|
|pcs_2_2_promoted480_reload      |   in|   32|     ap_none|        pcs_2_2_promoted480_reload|        scalar|
|pcs_2_1_promoted478_reload      |   in|   32|     ap_none|        pcs_2_1_promoted478_reload|        scalar|
|pcs_1_2_promoted476_reload      |   in|   32|     ap_none|        pcs_1_2_promoted476_reload|        scalar|
|pcs_1_1_promoted474_reload      |   in|   32|     ap_none|        pcs_1_1_promoted474_reload|        scalar|
|pcs_0_1_promoted472_reload      |   in|   32|     ap_none|        pcs_0_1_promoted472_reload|        scalar|
|pcs_4_0_promoted470_reload      |   in|   32|     ap_none|        pcs_4_0_promoted470_reload|        scalar|
|pcs_3_0_promoted468_reload      |   in|   32|     ap_none|        pcs_3_0_promoted468_reload|        scalar|
|pcs_2_0_promoted466_reload      |   in|   32|     ap_none|        pcs_2_0_promoted466_reload|        scalar|
|pcs_1_0_promoted464_reload      |   in|   32|     ap_none|        pcs_1_0_promoted464_reload|        scalar|
|pcs_0_0_promoted462_reload      |   in|   32|     ap_none|        pcs_0_0_promoted462_reload|        scalar|
|p_reload171                     |   in|   32|     ap_none|                       p_reload171|        scalar|
|mux_case_4200286459_out         |  out|   32|      ap_vld|           mux_case_4200286459_out|       pointer|
|mux_case_4200286459_out_ap_vld  |  out|    1|      ap_vld|           mux_case_4200286459_out|       pointer|
|mux_case_4110257457_out         |  out|   32|      ap_vld|           mux_case_4110257457_out|       pointer|
|mux_case_4110257457_out_ap_vld  |  out|    1|      ap_vld|           mux_case_4110257457_out|       pointer|
|mux_case_3199285455_out         |  out|   32|      ap_vld|           mux_case_3199285455_out|       pointer|
|mux_case_3199285455_out_ap_vld  |  out|    1|      ap_vld|           mux_case_3199285455_out|       pointer|
|mux_case_3109256453_out         |  out|   32|      ap_vld|           mux_case_3109256453_out|       pointer|
|mux_case_3109256453_out_ap_vld  |  out|    1|      ap_vld|           mux_case_3109256453_out|       pointer|
|mux_case_2198284451_out         |  out|   32|      ap_vld|           mux_case_2198284451_out|       pointer|
|mux_case_2198284451_out_ap_vld  |  out|    1|      ap_vld|           mux_case_2198284451_out|       pointer|
|mux_case_2108255449_out         |  out|   32|      ap_vld|           mux_case_2108255449_out|       pointer|
|mux_case_2108255449_out_ap_vld  |  out|    1|      ap_vld|           mux_case_2108255449_out|       pointer|
|mux_case_1197283447_out         |  out|   32|      ap_vld|           mux_case_1197283447_out|       pointer|
|mux_case_1197283447_out_ap_vld  |  out|    1|      ap_vld|           mux_case_1197283447_out|       pointer|
|mux_case_1107254445_out         |  out|   32|      ap_vld|           mux_case_1107254445_out|       pointer|
|mux_case_1107254445_out_ap_vld  |  out|    1|      ap_vld|           mux_case_1107254445_out|       pointer|
|mux_case_0106253443_out         |  out|   32|      ap_vld|           mux_case_0106253443_out|       pointer|
|mux_case_0106253443_out_ap_vld  |  out|    1|      ap_vld|           mux_case_0106253443_out|       pointer|
|sub114441_out                   |  out|   32|      ap_vld|                     sub114441_out|       pointer|
|sub114441_out_ap_vld            |  out|    1|      ap_vld|                     sub114441_out|       pointer|
|sub114439_out                   |  out|   32|      ap_vld|                     sub114439_out|       pointer|
|sub114439_out_ap_vld            |  out|    1|      ap_vld|                     sub114439_out|       pointer|
|sub114437_out                   |  out|   32|      ap_vld|                     sub114437_out|       pointer|
|sub114437_out_ap_vld            |  out|    1|      ap_vld|                     sub114437_out|       pointer|
|sub114435_out                   |  out|   32|      ap_vld|                     sub114435_out|       pointer|
|sub114435_out_ap_vld            |  out|    1|      ap_vld|                     sub114435_out|       pointer|
|sub114433_out                   |  out|   32|      ap_vld|                     sub114433_out|       pointer|
|sub114433_out_ap_vld            |  out|    1|      ap_vld|                     sub114433_out|       pointer|
|mux_case_0196_out               |  out|   32|      ap_vld|                 mux_case_0196_out|       pointer|
|mux_case_0196_out_ap_vld        |  out|    1|      ap_vld|                 mux_case_0196_out|       pointer|
+--------------------------------+-----+-----+------------+----------------------------------+--------------+

