<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BCD-7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="source_SSD_4_7.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="source_SSD_4_7.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="source_SSD_4_7.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="source_SSD_4_7.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="source_SSD_4_7.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="source_SSD_4_7.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="source_SSD_4_7.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="source_SSD_4_7.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="source_SSD_4_7.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="source_SSD_4_7.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="source_SSD_4_7.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="source_SSD_4_7.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="source_SSD_4_7.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="source_SSD_4_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="source_SSD_4_7.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="source_SSD_4_7.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="source_SSD_4_7.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="source_SSD_4_7.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="source_SSD_4_7.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="source_SSD_4_7.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="source_SSD_4_7.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="source_SSD_4_7_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="source_SSD_4_7_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="source_SSD_4_7_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="source_SSD_4_7_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="source_SSD_4_7_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="source_SSD_4_7_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="source_SSD_4_7_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="source_SSD_4_7_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="source_SSD_4_7_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="source_SSD_4_7_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="source_SSD_4_7_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="source_SSD_4_7_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="source_SSD_4_7_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="source_SSD_4_7_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="source_SSD_4_7_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="source_SSD_4_7_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="source_ssd_4_7.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="source_ssd_4_7.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="source_ssd_4_7.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testsource_SSD_4_7_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testsource_SSD_4_7_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testsource_SSD_4_7_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507796519" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1507796519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507960701" xil_pn:in_ck="-4854891296332141709" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1507960701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD-7.v"/>
      <outfile xil_pn:name="BCD_7_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1507970209" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8976551656427949338" xil_pn:start_ts="1507970209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507970209" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="88539315241654236" xil_pn:start_ts="1507970209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507796519" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3492587202529879141" xil_pn:start_ts="1507796519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507960701" xil_pn:in_ck="-4854891296332141709" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1507960701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD-7.v"/>
      <outfile xil_pn:name="BCD_7_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1507970214" xil_pn:in_ck="-4854891296332141709" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5045100930298786965" xil_pn:start_ts="1507970209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testsource_SSD_4_7_beh.prj"/>
      <outfile xil_pn:name="testsource_SSD_4_7_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1507970418" xil_pn:in_ck="-8938521970072117180" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8065718820963888328" xil_pn:start_ts="1507970417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testsource_SSD_4_7_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1507682232" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1292647086336257020" xil_pn:start_ts="1507682232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507682232" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3492587202529879141" xil_pn:start_ts="1507682232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507682232" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507682232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507682232" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7429892033300556602" xil_pn:start_ts="1507682232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507682232" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1507682232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507682232" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="977147289640935663" xil_pn:start_ts="1507682232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507682239" xil_pn:in_ck="87941278609" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8325318434091640920" xil_pn:start_ts="1507682232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="source_SSD_4_7.lso"/>
      <outfile xil_pn:name="source_SSD_4_7.ngc"/>
      <outfile xil_pn:name="source_SSD_4_7.ngr"/>
      <outfile xil_pn:name="source_SSD_4_7.prj"/>
      <outfile xil_pn:name="source_SSD_4_7.stx"/>
      <outfile xil_pn:name="source_SSD_4_7.syr"/>
      <outfile xil_pn:name="source_SSD_4_7.xst"/>
      <outfile xil_pn:name="source_SSD_4_7_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1507682239" xil_pn:in_ck="6633364044152369071" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8578804620749573915" xil_pn:start_ts="1507682239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507682244" xil_pn:in_ck="3800977633157460568" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4322548963987875544" xil_pn:start_ts="1507682239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="source_SSD_4_7.bld"/>
      <outfile xil_pn:name="source_SSD_4_7.ngd"/>
      <outfile xil_pn:name="source_SSD_4_7_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1507682248" xil_pn:in_ck="6981753604347041945" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1507682244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="source_SSD_4_7.pcf"/>
      <outfile xil_pn:name="source_SSD_4_7_map.map"/>
      <outfile xil_pn:name="source_SSD_4_7_map.mrp"/>
      <outfile xil_pn:name="source_SSD_4_7_map.ncd"/>
      <outfile xil_pn:name="source_SSD_4_7_map.ngm"/>
      <outfile xil_pn:name="source_SSD_4_7_map.xrpt"/>
      <outfile xil_pn:name="source_SSD_4_7_summary.xml"/>
      <outfile xil_pn:name="source_SSD_4_7_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507682254" xil_pn:in_ck="3127053358114962290" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1507682248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="source_SSD_4_7.ncd"/>
      <outfile xil_pn:name="source_SSD_4_7.pad"/>
      <outfile xil_pn:name="source_SSD_4_7.par"/>
      <outfile xil_pn:name="source_SSD_4_7.ptwx"/>
      <outfile xil_pn:name="source_SSD_4_7.unroutes"/>
      <outfile xil_pn:name="source_SSD_4_7.xpi"/>
      <outfile xil_pn:name="source_SSD_4_7_pad.csv"/>
      <outfile xil_pn:name="source_SSD_4_7_pad.txt"/>
      <outfile xil_pn:name="source_SSD_4_7_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1507682257" xil_pn:in_ck="6633364044152361446" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1507682254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="source_SSD_4_7.ut"/>
      <outfile xil_pn:name="source_ssd_4_7.bgn"/>
      <outfile xil_pn:name="source_ssd_4_7.bit"/>
      <outfile xil_pn:name="source_ssd_4_7.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507866556" xil_pn:in_ck="6683904744257457168" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1507866555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507682254" xil_pn:in_ck="-7052304971067564267" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1507682252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="source_SSD_4_7.twr"/>
      <outfile xil_pn:name="source_SSD_4_7.twx"/>
    </transform>
  </transforms>

</generated_project>
