ifndef INTERFACE
`define INTERFACE
`include "define.sv"
interface intf(input logic PCLK);
  logic PRESETn;
  logic PSEL;
  logic PENABLE;
  logic PWRITE;
  logic [`ADDR_WIDTH-1:0] PADDR;
  logic [`DATA_WIDTH-1:0] PWDATA;
  logic [`DATA_WIDTH-1:0] PRDATA;
  logic PREADY;
  logic PSLVERR;

  
  clocking drv_cb @(posedge PCLK);
    default input #1 output #0;
    output PRESETn,PSEL,PENABLE,PWRITE,PADDR,PWDATA;
    input PRDATA,PREADY,PSLVERR;
  endclocking 
  
  clocking mon_cb @(posedge PCLK);
    default input #1 output #0;
    input PRESETn,PSEL,PENABLE,PWRITE,PADDR,PWDATA;
    input PRDATA,PREADY,PSLVERR;
  endclocking 
  
  
endinterface
`endif