<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="840pt" height="981pt"
 viewBox="0.00 0.00 840.00 980.99" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 976.9863)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-976.9863 836,-976.9863 836,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 812,-8 812,-8 818,-8 824,-14 824,-20 824,-20 824,-952.9863 824,-952.9863 824,-958.9863 818,-964.9863 812,-964.9863 812,-964.9863 20,-964.9863 20,-964.9863 14,-964.9863 8,-958.9863 8,-952.9863 8,-952.9863 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="416" y="-949.7863" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="416" y="-933.6877" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags=a&#10;cache_line_size=64&#10;clk_domain=system.clk_domain&#10;default_p_state=UNDEFINED&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kernel=&#10;kernel_addr_check=true&#10;load_addr_mask=1099511627775&#10;load_offset=0&#10;mem_mode=timing&#10;mem_ranges=0:536870911:0:0:0:0&#10;memories=system.mem_ctrls&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;num_work_ids=16&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;readfile=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 804,-16 804,-16 810,-16 816,-22 816,-28 816,-28 816,-904.7891 816,-904.7891 816,-910.7891 810,-916.7891 804,-916.7891 804,-916.7891 28,-916.7891 28,-916.7891 22,-916.7891 16,-910.7891 16,-904.7891 16,-904.7891 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="416" y="-901.5891" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="416" y="-885.4904" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain=system.clk_domain&#10;default_p_state=UNDEFINED&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;point_of_coherency=true&#10;power_model=Null&#10;response_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M509,-155C509,-155 631,-155 631,-155 637,-155 643,-161 643,-167 643,-167 643,-236.1973 643,-236.1973 643,-242.1973 637,-248.1973 631,-248.1973 631,-248.1973 509,-248.1973 509,-248.1973 503,-248.1973 497,-242.1973 497,-236.1973 497,-236.1973 497,-167 497,-167 497,-161 503,-155 509,-155"/>
<text text-anchor="middle" x="570" y="-232.9973" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="570" y="-216.8986" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust5"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;default_p_state=UNDEFINED&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;point_of_coherency=false&#10;power_model=Null&#10;response_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M438,-417C438,-417 560,-417 560,-417 566,-417 572,-423 572,-429 572,-429 572,-498.1973 572,-498.1973 572,-504.1973 566,-510.1973 560,-510.1973 560,-510.1973 438,-510.1973 438,-510.1973 432,-510.1973 426,-504.1973 426,-498.1973 426,-498.1973 426,-429 426,-429 426,-423 432,-417 438,-417"/>
<text text-anchor="middle" x="499" y="-494.9973" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="499" y="-478.8986" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust9"><a xlink:title="addr_ranges=0:18446744073709551615:0:0:0:0&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_excl&#10;data_latency=12&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=16&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;prefetch_on_access=true&#10;prefetcher=system.l2.prefetcher&#10;response_latency=12&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=12&#10;tags=system.l2.tags&#10;tgts_per_mshr=8&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M503,-286C503,-286 665,-286 665,-286 671,-286 677,-292 677,-298 677,-298 677,-367.1973 677,-367.1973 677,-373.1973 671,-379.1973 665,-379.1973 665,-379.1973 503,-379.1973 503,-379.1973 497,-379.1973 491,-373.1973 491,-367.1973 491,-367.1973 491,-298 491,-298 491,-292 497,-286 503,-286"/>
<text text-anchor="middle" x="584" y="-363.9973" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="584" y="-347.8986" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aL2</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust13"><a xlink:title="IDD0=0.055000&#10;IDD02=0.000000&#10;IDD2N=0.032000&#10;IDD2N2=0.000000&#10;IDD2P0=0.000000&#10;IDD2P02=0.000000&#10;IDD2P1=0.032000&#10;IDD2P12=0.000000&#10;IDD3N=0.038000&#10;IDD3N2=0.000000&#10;IDD3P0=0.000000&#10;IDD3P02=0.000000&#10;IDD3P1=0.038000&#10;IDD3P12=0.000000&#10;IDD4R=0.157000&#10;IDD4R2=0.000000&#10;IDD4W=0.125000&#10;IDD4W2=0.000000&#10;IDD5=0.235000&#10;IDD52=0.000000&#10;IDD6=0.020000&#10;IDD62=0.000000&#10;VDD=1.500000&#10;VDD2=0.000000&#10;activation_limit=4&#10;addr_mapping=RoRaBaCoCh&#10;bank_groups_per_rank=0&#10;banks_per_rank=8&#10;burst_length=8&#10;channels=1&#10;clk_domain=system.clk_domain&#10;conf_table_reported=true&#10;default_p_state=UNDEFINED&#10;device_bus_width=8&#10;device_rowbuffer_size=1024&#10;device_size=536870912&#10;devices_per_rank=8&#10;dll=true&#10;eventq_index=0&#10;in_addr_map=true&#10;kvm_map=true&#10;max_accesses_per_row=16&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;null=false&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;page_policy=open_adaptive&#10;power_model=Null&#10;range=0:536870911:6:19:0:0&#10;ranks_per_channel=2&#10;read_buffer_size=32&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;tBURST=5000&#10;tCCD_L=0&#10;tCK=1250&#10;tCL=13750&#10;tCS=2500&#10;tRAS=35000&#10;tRCD=13750&#10;tREFI=7800000&#10;tRFC=260000&#10;tRP=13750&#10;tRRD=6000&#10;tRRD_L=0&#10;tRTP=7500&#10;tRTW=2500&#10;tWR=15000&#10;tWTR=7500&#10;tXAW=30000&#10;tXP=6000&#10;tXPDLL=0&#10;tXS=270000&#10;tXSDLL=0&#10;write_buffer_size=64&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#5e5958" stroke="#000000" d="M553,-24C553,-24 660,-24 660,-24 666,-24 672,-30 672,-36 672,-36 672,-105.1973 672,-105.1973 672,-111.1973 666,-117.1973 660,-117.1973 660,-117.1973 553,-117.1973 553,-117.1973 547,-117.1973 541,-111.1973 541,-105.1973 541,-105.1973 541,-36 541,-36 541,-30 547,-24 553,-24"/>
<text text-anchor="middle" x="606.5" y="-101.9973" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="606.5" y="-85.8986" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust16" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust16"><a xlink:title="LFSTSize=1024&#10;LQEntries=16&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=0&#10;SQEntries=16&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=2&#10;decodeWidth=3&#10;default_p_state=UNDEFINED&#10;dispatchWidth=6&#10;do_checkpoint_insts=true&#10;do_quiesce=true&#10;do_statistics_insts=true&#10;dstage2_mmu=system.cpu.dstage2_mmu&#10;dtb=system.cpu.dtb&#10;eventq_index=0&#10;fetchBufferSize=16&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=3&#10;fetchTrapLatency=1&#10;fetchWidth=3&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;istage2_mmu=system.cpu.istage2_mmu&#10;itb=system.cpu.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;max_loads_all_threads=0&#10;max_loads_any_thread=0&#10;needsTSO=false&#10;numIQEntries=32&#10;numPhysCCRegs=640&#10;numPhysFloatRegs=192&#10;numPhysIntRegs=128&#10;numPhysVecRegs=48&#10;numROBEntries=40&#10;numRobs=1&#10;numThreads=1&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;profile=0&#10;progress_interval=0&#10;renameToDecodeDelay=1&#10;renameToFetchDelay=1&#10;renameToIEWDelay=1&#10;renameToROBDelay=1&#10;renameWidth=3&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=SingleThread&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wait_for_remote_gdb=false&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-540C36,-540 796,-540 796,-540 802,-540 808,-546 808,-552 808,-552 808,-856.5918 808,-856.5918 808,-862.5918 802,-868.5918 796,-868.5918 796,-868.5918 36,-868.5918 36,-868.5918 30,-868.5918 24,-862.5918 24,-856.5918 24,-856.5918 24,-552 24,-552 24,-546 30,-540 36,-540"/>
<text text-anchor="middle" x="416" y="-853.3918" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="416" y="-837.2932" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_3</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust17"><a xlink:title="addr_ranges=0:18446744073709551615:0:0:0:0&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;data_latency=4&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=6&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;response_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=4&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=8&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M626,-548C626,-548 788,-548 788,-548 794,-548 800,-554 800,-560 800,-560 800,-629.1973 800,-629.1973 800,-635.1973 794,-641.1973 788,-641.1973 788,-641.1973 626,-641.1973 626,-641.1973 620,-641.1973 614,-635.1973 614,-629.1973 614,-629.1973 614,-560 614,-560 614,-554 620,-548 626,-548"/>
<text text-anchor="middle" x="707" y="-625.9973" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="707" y="-609.8986" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aWalkCache</text>
</a>
</g>
</g>
<g id="clust62" class="cluster">
<title>cluster_system_cpu_dtb</title>
<g id="a_clust62"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M605,-671C605,-671 722,-671 722,-671 728,-671 734,-677 734,-683 734,-683 734,-808.3945 734,-808.3945 734,-814.3945 728,-820.3945 722,-820.3945 722,-820.3945 605,-820.3945 605,-820.3945 599,-820.3945 593,-814.3945 593,-808.3945 593,-808.3945 593,-683 593,-683 593,-677 599,-671 605,-671"/>
<text text-anchor="middle" x="663.5" y="-805.1945" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="663.5" y="-789.0959" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust63" class="cluster">
<title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust63"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;default_p_state=UNDEFINED&#10;eventq_index=0&#10;is_stage2=false&#10;num_squash_per_cycle=2&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M613,-679C613,-679 714,-679 714,-679 720,-679 726,-685 726,-691 726,-691 726,-760.1973 726,-760.1973 726,-766.1973 720,-772.1973 714,-772.1973 714,-772.1973 613,-772.1973 613,-772.1973 607,-772.1973 601,-766.1973 601,-760.1973 601,-760.1973 601,-691 601,-691 601,-685 607,-679 613,-679"/>
<text text-anchor="middle" x="663.5" y="-756.9973" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="663.5" y="-740.8986" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust65"><a xlink:title="addr_ranges=0:18446744073709551615:0:0:0:0&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;data_latency=4&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=6&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;response_latency=4&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=4&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=8&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M432,-548C432,-548 594,-548 594,-548 600,-548 606,-554 606,-560 606,-560 606,-629.1973 606,-629.1973 606,-635.1973 600,-641.1973 594,-641.1973 594,-641.1973 432,-641.1973 432,-641.1973 426,-641.1973 420,-635.1973 420,-629.1973 420,-629.1973 420,-560 420,-560 420,-554 426,-548 432,-548"/>
<text text-anchor="middle" x="513" y="-625.9973" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="513" y="-609.8986" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aWalkCache</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_cpu_itb</title>
<g id="a_clust67"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M406,-671C406,-671 523,-671 523,-671 529,-671 535,-677 535,-683 535,-683 535,-808.3945 535,-808.3945 535,-814.3945 529,-820.3945 523,-820.3945 523,-820.3945 406,-820.3945 406,-820.3945 400,-820.3945 394,-814.3945 394,-808.3945 394,-808.3945 394,-683 394,-683 394,-677 400,-671 406,-671"/>
<text text-anchor="middle" x="464.5" y="-805.1945" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="464.5" y="-789.0959" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust68" class="cluster">
<title>cluster_system_cpu_itb_walker</title>
<g id="a_clust68"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;default_p_state=UNDEFINED&#10;eventq_index=0&#10;is_stage2=false&#10;num_squash_per_cycle=2&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M414,-679C414,-679 515,-679 515,-679 521,-679 527,-685 527,-691 527,-691 527,-760.1973 527,-760.1973 527,-766.1973 521,-772.1973 515,-772.1973 515,-772.1973 414,-772.1973 414,-772.1973 408,-772.1973 402,-766.1973 402,-760.1973 402,-760.1973 402,-691 402,-691 402,-685 408,-679 414,-679"/>
<text text-anchor="middle" x="464.5" y="-756.9973" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="464.5" y="-740.8986" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust75" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust75"><a xlink:title="addr_ranges=0:18446744073709551615:0:0:0:0&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;data_latency=1&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=2&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;response_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=8&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M238,-548C238,-548 400,-548 400,-548 406,-548 412,-554 412,-560 412,-560 412,-629.1973 412,-629.1973 412,-635.1973 406,-641.1973 400,-641.1973 400,-641.1973 238,-641.1973 238,-641.1973 232,-641.1973 226,-635.1973 226,-629.1973 226,-629.1973 226,-560 226,-560 226,-554 232,-548 238,-548"/>
<text text-anchor="middle" x="319" y="-625.9973" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="319" y="-609.8986" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615:0:0:0:0&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=6&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=Null&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;response_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=8&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M44,-548C44,-548 206,-548 206,-548 212,-548 218,-554 218,-560 218,-560 218,-629.1973 218,-629.1973 218,-635.1973 212,-641.1973 206,-641.1973 206,-641.1973 44,-641.1973 44,-641.1973 38,-641.1973 32,-635.1973 32,-629.1973 32,-629.1973 32,-560 32,-560 32,-554 38,-548 44,-548"/>
<text text-anchor="middle" x="125" y="-625.9973" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="125" y="-609.8986" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M400.876,-294.5C400.876,-294.5 469.124,-294.5 469.124,-294.5 475.124,-294.5 481.124,-300.5 481.124,-306.5 481.124,-306.5 481.124,-318.5 481.124,-318.5 481.124,-324.5 475.124,-330.5 469.124,-330.5 469.124,-330.5 400.876,-330.5 400.876,-330.5 394.876,-330.5 388.876,-324.5 388.876,-318.5 388.876,-318.5 388.876,-306.5 388.876,-306.5 388.876,-300.5 394.876,-294.5 400.876,-294.5"/>
<text text-anchor="middle" x="435" y="-309.3493" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node">
<title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M517,-163.5C517,-163.5 547,-163.5 547,-163.5 553,-163.5 559,-169.5 559,-175.5 559,-175.5 559,-187.5 559,-187.5 559,-193.5 553,-199.5 547,-199.5 547,-199.5 517,-199.5 517,-199.5 511,-199.5 505,-193.5 505,-187.5 505,-187.5 505,-175.5 505,-175.5 505,-169.5 511,-163.5 517,-163.5"/>
<text text-anchor="middle" x="531.8413" y="-178.3493" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="#000000" d="M448.4874,-294.285C465.1374,-271.799 493.5753,-233.3931 512.5759,-207.7326"/>
<polygon fill="#000000" stroke="#000000" points="515.4891,-209.6798 518.6271,-199.5603 509.8634,-205.5142 515.4891,-209.6798"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node">
<title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M588.6069,-163.5C588.6069,-163.5 623.3931,-163.5 623.3931,-163.5 629.3931,-163.5 635.3931,-169.5 635.3931,-175.5 635.3931,-175.5 635.3931,-187.5 635.3931,-187.5 635.3931,-193.5 629.3931,-199.5 623.3931,-199.5 623.3931,-199.5 588.6069,-199.5 588.6069,-199.5 582.6069,-199.5 576.6069,-193.5 576.6069,-187.5 576.6069,-187.5 576.6069,-175.5 576.6069,-175.5 576.6069,-169.5 582.6069,-163.5 588.6069,-163.5"/>
<text text-anchor="middle" x="606" y="-178.3493" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M591,-32.5C591,-32.5 621,-32.5 621,-32.5 627,-32.5 633,-38.5 633,-44.5 633,-44.5 633,-56.5 633,-56.5 633,-62.5 627,-68.5 621,-68.5 621,-68.5 591,-68.5 591,-68.5 585,-68.5 579,-62.5 579,-56.5 579,-56.5 579,-44.5 579,-44.5 579,-38.5 585,-32.5 591,-32.5"/>
<text text-anchor="middle" x="605.562" y="-47.3493" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge">
<title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="#000000" d="M606,-163.285C606,-141.3856 606,-104.3861 606,-78.7663"/>
<polygon fill="#000000" stroke="#000000" points="609.5001,-78.5603 606,-68.5603 602.5001,-78.5603 609.5001,-78.5603"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node">
<title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M517.6069,-425.5C517.6069,-425.5 552.3931,-425.5 552.3931,-425.5 558.3931,-425.5 564.3931,-431.5 564.3931,-437.5 564.3931,-437.5 564.3931,-449.5 564.3931,-449.5 564.3931,-455.5 558.3931,-461.5 552.3931,-461.5 552.3931,-461.5 517.6069,-461.5 517.6069,-461.5 511.6069,-461.5 505.6069,-455.5 505.6069,-449.5 505.6069,-449.5 505.6069,-437.5 505.6069,-437.5 505.6069,-431.5 511.6069,-425.5 517.6069,-425.5"/>
<text text-anchor="middle" x="535" y="-440.3493" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M510.9795,-294.5C510.9795,-294.5 559.0205,-294.5 559.0205,-294.5 565.0205,-294.5 571.0205,-300.5 571.0205,-306.5 571.0205,-306.5 571.0205,-318.5 571.0205,-318.5 571.0205,-324.5 565.0205,-330.5 559.0205,-330.5 559.0205,-330.5 510.9795,-330.5 510.9795,-330.5 504.9795,-330.5 498.9795,-324.5 498.9795,-318.5 498.9795,-318.5 498.9795,-306.5 498.9795,-306.5 498.9795,-300.5 504.9795,-294.5 510.9795,-294.5"/>
<text text-anchor="middle" x="535" y="-309.3493" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge3" class="edge">
<title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M535,-425.285C535,-403.3856 535,-366.3861 535,-340.7663"/>
<polygon fill="#000000" stroke="#000000" points="538.5001,-340.5603 535,-330.5603 531.5001,-340.5603 538.5001,-340.5603"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node">
<title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M446,-425.5C446,-425.5 476,-425.5 476,-425.5 482,-425.5 488,-431.5 488,-437.5 488,-437.5 488,-449.5 488,-449.5 488,-455.5 482,-461.5 476,-461.5 476,-461.5 446,-461.5 446,-461.5 440,-461.5 434,-455.5 434,-449.5 434,-449.5 434,-437.5 434,-437.5 434,-431.5 440,-425.5 446,-425.5"/>
<text text-anchor="middle" x="460.8413" y="-440.3493" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M600.7104,-294.5C600.7104,-294.5 657.2896,-294.5 657.2896,-294.5 663.2896,-294.5 669.2896,-300.5 669.2896,-306.5 669.2896,-306.5 669.2896,-318.5 669.2896,-318.5 669.2896,-324.5 663.2896,-330.5 657.2896,-330.5 657.2896,-330.5 600.7104,-330.5 600.7104,-330.5 594.7104,-330.5 588.7104,-324.5 588.7104,-318.5 588.7104,-318.5 588.7104,-306.5 588.7104,-306.5 588.7104,-300.5 594.7104,-294.5 600.7104,-294.5"/>
<text text-anchor="middle" x="629" y="-309.3493" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge">
<title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="#000000" d="M609.168,-294.2579C596.4851,-281.9815 580.188,-265.0195 568,-248.1973 559.0795,-235.885 550.8777,-221.0995 544.563,-208.5816"/>
<polygon fill="#000000" stroke="#000000" points="547.6687,-206.9654 540.1214,-199.5297 541.3844,-210.049 547.6687,-206.9654"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M237.8105,-687.5C237.8105,-687.5 302.1895,-687.5 302.1895,-687.5 308.1895,-687.5 314.1895,-693.5 314.1895,-699.5 314.1895,-699.5 314.1895,-711.5 314.1895,-711.5 314.1895,-717.5 308.1895,-723.5 302.1895,-723.5 302.1895,-723.5 237.8105,-723.5 237.8105,-723.5 231.8105,-723.5 225.8105,-717.5 225.8105,-711.5 225.8105,-711.5 225.8105,-699.5 225.8105,-699.5 225.8105,-693.5 231.8105,-687.5 237.8105,-687.5"/>
<text text-anchor="middle" x="270" y="-702.3493" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node18" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M245.9795,-556.5C245.9795,-556.5 294.0205,-556.5 294.0205,-556.5 300.0205,-556.5 306.0205,-562.5 306.0205,-568.5 306.0205,-568.5 306.0205,-580.5 306.0205,-580.5 306.0205,-586.5 300.0205,-592.5 294.0205,-592.5 294.0205,-592.5 245.9795,-592.5 245.9795,-592.5 239.9795,-592.5 233.9795,-586.5 233.9795,-580.5 233.9795,-580.5 233.9795,-568.5 233.9795,-568.5 233.9795,-562.5 239.9795,-556.5 245.9795,-556.5"/>
<text text-anchor="middle" x="270" y="-571.3493" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M270,-687.285C270,-665.3856 270,-628.3861 270,-602.7663"/>
<polygon fill="#000000" stroke="#000000" points="273.5001,-602.5603 270,-592.5603 266.5001,-602.5603 273.5001,-602.5603"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.4727,-687.5C44.4727,-687.5 113.5273,-687.5 113.5273,-687.5 119.5273,-687.5 125.5273,-693.5 125.5273,-699.5 125.5273,-699.5 125.5273,-711.5 125.5273,-711.5 125.5273,-717.5 119.5273,-723.5 113.5273,-723.5 113.5273,-723.5 44.4727,-723.5 44.4727,-723.5 38.4727,-723.5 32.4727,-717.5 32.4727,-711.5 32.4727,-711.5 32.4727,-699.5 32.4727,-699.5 32.4727,-693.5 38.4727,-687.5 44.4727,-687.5"/>
<text text-anchor="middle" x="79" y="-702.3493" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M51.9795,-556.5C51.9795,-556.5 100.0205,-556.5 100.0205,-556.5 106.0205,-556.5 112.0205,-562.5 112.0205,-568.5 112.0205,-568.5 112.0205,-580.5 112.0205,-580.5 112.0205,-586.5 106.0205,-592.5 100.0205,-592.5 100.0205,-592.5 51.9795,-592.5 51.9795,-592.5 45.9795,-592.5 39.9795,-586.5 39.9795,-580.5 39.9795,-580.5 39.9795,-568.5 39.9795,-568.5 39.9795,-562.5 45.9795,-556.5 51.9795,-556.5"/>
<text text-anchor="middle" x="76" y="-571.3493" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M78.5829,-687.285C78.0813,-665.3856 77.234,-628.3861 76.6473,-602.7663"/>
<polygon fill="#000000" stroke="#000000" points="80.1417,-602.4775 76.4136,-592.5603 73.1436,-602.6378 80.1417,-602.4775"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M723.7104,-556.5C723.7104,-556.5 780.2896,-556.5 780.2896,-556.5 786.2896,-556.5 792.2896,-562.5 792.2896,-568.5 792.2896,-568.5 792.2896,-580.5 792.2896,-580.5 792.2896,-586.5 786.2896,-592.5 780.2896,-592.5 780.2896,-592.5 723.7104,-592.5 723.7104,-592.5 717.7104,-592.5 711.7104,-586.5 711.7104,-580.5 711.7104,-580.5 711.7104,-568.5 711.7104,-568.5 711.7104,-562.5 717.7104,-556.5 723.7104,-556.5"/>
<text text-anchor="middle" x="752" y="-571.3493" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge7" class="edge">
<title>system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="#000000" d="M730.8429,-556.3244C722.6425,-550.1958 712.8607,-543.9221 703,-540 617.0414,-505.8096 572.837,-563.1747 497,-510.1973 483.7193,-500.9197 474.8862,-485.1394 469.2945,-471.2568"/>
<polygon fill="#000000" stroke="#000000" points="472.4896,-469.8019 465.7785,-461.6036 465.9123,-472.1976 472.4896,-469.8019"/>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M633.9795,-556.5C633.9795,-556.5 682.0205,-556.5 682.0205,-556.5 688.0205,-556.5 694.0205,-562.5 694.0205,-568.5 694.0205,-568.5 694.0205,-580.5 694.0205,-580.5 694.0205,-586.5 688.0205,-592.5 682.0205,-592.5 682.0205,-592.5 633.9795,-592.5 633.9795,-592.5 627.9795,-592.5 621.9795,-586.5 621.9795,-580.5 621.9795,-580.5 621.9795,-568.5 621.9795,-568.5 621.9795,-562.5 627.9795,-556.5 633.9795,-556.5"/>
<text text-anchor="middle" x="658" y="-571.3493" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M643,-687.5C643,-687.5 673,-687.5 673,-687.5 679,-687.5 685,-693.5 685,-699.5 685,-699.5 685,-711.5 685,-711.5 685,-717.5 679,-723.5 673,-723.5 673,-723.5 643,-723.5 643,-723.5 637,-723.5 631,-717.5 631,-711.5 631,-711.5 631,-699.5 631,-699.5 631,-693.5 637,-687.5 643,-687.5"/>
<text text-anchor="middle" x="657.562" y="-702.3493" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M658,-687.285C658,-665.3856 658,-628.3861 658,-602.7663"/>
<polygon fill="#000000" stroke="#000000" points="661.5001,-602.5603 658,-592.5603 654.5001,-602.5603 661.5001,-602.5603"/>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node14" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M529.7104,-556.5C529.7104,-556.5 586.2896,-556.5 586.2896,-556.5 592.2896,-556.5 598.2896,-562.5 598.2896,-568.5 598.2896,-568.5 598.2896,-580.5 598.2896,-580.5 598.2896,-586.5 592.2896,-592.5 586.2896,-592.5 586.2896,-592.5 529.7104,-592.5 529.7104,-592.5 523.7104,-592.5 517.7104,-586.5 517.7104,-580.5 517.7104,-580.5 517.7104,-568.5 517.7104,-568.5 517.7104,-562.5 523.7104,-556.5 529.7104,-556.5"/>
<text text-anchor="middle" x="558" y="-571.3493" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge">
<title>system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="#000000" d="M538.168,-556.2579C525.4851,-543.9815 509.188,-527.0195 497,-510.1973 488.0795,-497.885 479.8777,-483.0995 473.563,-470.5816"/>
<polygon fill="#000000" stroke="#000000" points="476.6687,-468.9654 469.1214,-461.5297 470.3844,-472.049 476.6687,-468.9654"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node15" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M439.9795,-556.5C439.9795,-556.5 488.0205,-556.5 488.0205,-556.5 494.0205,-556.5 500.0205,-562.5 500.0205,-568.5 500.0205,-568.5 500.0205,-580.5 500.0205,-580.5 500.0205,-586.5 494.0205,-592.5 488.0205,-592.5 488.0205,-592.5 439.9795,-592.5 439.9795,-592.5 433.9795,-592.5 427.9795,-586.5 427.9795,-580.5 427.9795,-580.5 427.9795,-568.5 427.9795,-568.5 427.9795,-562.5 433.9795,-556.5 439.9795,-556.5"/>
<text text-anchor="middle" x="464" y="-571.3493" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node16" class="node">
<title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M449,-687.5C449,-687.5 479,-687.5 479,-687.5 485,-687.5 491,-693.5 491,-699.5 491,-699.5 491,-711.5 491,-711.5 491,-717.5 485,-723.5 479,-723.5 479,-723.5 449,-723.5 449,-723.5 443,-723.5 437,-717.5 437,-711.5 437,-711.5 437,-699.5 437,-699.5 437,-693.5 443,-687.5 449,-687.5"/>
<text text-anchor="middle" x="463.562" y="-702.3493" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M464,-687.285C464,-665.3856 464,-628.3861 464,-602.7663"/>
<polygon fill="#000000" stroke="#000000" points="467.5001,-602.5603 464,-592.5603 460.5001,-602.5603 467.5001,-602.5603"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node17" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M335.7104,-556.5C335.7104,-556.5 392.2896,-556.5 392.2896,-556.5 398.2896,-556.5 404.2896,-562.5 404.2896,-568.5 404.2896,-568.5 404.2896,-580.5 404.2896,-580.5 404.2896,-586.5 398.2896,-592.5 392.2896,-592.5 392.2896,-592.5 335.7104,-592.5 335.7104,-592.5 329.7104,-592.5 323.7104,-586.5 323.7104,-580.5 323.7104,-580.5 323.7104,-568.5 323.7104,-568.5 323.7104,-562.5 329.7104,-556.5 335.7104,-556.5"/>
<text text-anchor="middle" x="364" y="-571.3493" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge11" class="edge">
<title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="#000000" d="M377.4874,-556.285C394.1374,-533.799 422.5753,-495.3931 441.5759,-469.7326"/>
<polygon fill="#000000" stroke="#000000" points="444.4891,-471.6798 447.6271,-461.5603 438.8634,-467.5142 444.4891,-471.6798"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node19" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M141.7104,-556.5C141.7104,-556.5 198.2896,-556.5 198.2896,-556.5 204.2896,-556.5 210.2896,-562.5 210.2896,-568.5 210.2896,-568.5 210.2896,-580.5 210.2896,-580.5 210.2896,-586.5 204.2896,-592.5 198.2896,-592.5 198.2896,-592.5 141.7104,-592.5 141.7104,-592.5 135.7104,-592.5 129.7104,-586.5 129.7104,-580.5 129.7104,-580.5 129.7104,-568.5 129.7104,-568.5 129.7104,-562.5 135.7104,-556.5 141.7104,-556.5"/>
<text text-anchor="middle" x="170" y="-571.3493" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge12" class="edge">
<title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="#000000" d="M195.0264,-556.4179C203.3848,-550.7838 212.8935,-544.7962 222,-540 290.751,-503.7901 376.1987,-472.303 424.059,-455.7921"/>
<polygon fill="#000000" stroke="#000000" points="425.3532,-459.0485 433.6817,-452.4998 423.0872,-452.4254 425.3532,-459.0485"/>
</g>
</g>
</svg>
