Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 30 20:06:34 2023
| Host         : DESKTOP-IJFGPI6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TFM_ZYNQ_4_wrapper_timing_summary_routed.rpt -pb TFM_ZYNQ_4_wrapper_timing_summary_routed.pb -rpx TFM_ZYNQ_4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TFM_ZYNQ_4_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.003      -74.977                     26                13655        0.016        0.000                      0                13613        7.000        0.000                       0                  6299  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 10.000}       20.000          50.000          
  clkfbout                                                                                  {0.000 10.000}       20.000          50.000          
  pllclk0                                                                                   {0.000 62.500}       125.000         8.000           
clk_fpga_1                                                                                  {0.000 62.500}       125.000         8.000           
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                       11.317        0.000                      0                11927        0.016        0.000                      0                11927        7.000        0.000                       0                  5578  
  clkfbout                                                                                                                                                                                                                                   18.751        0.000                       0                     2  
  pllclk0                                                                                       119.399        0.000                      0                   11        0.209        0.000                      0                   11       35.000        0.000                       0                     8  
clk_fpga_1                                                                                      118.007        0.000                      0                  427        0.032        0.000                      0                  427       61.250        0.000                       0                   228  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.482        0.000                      0                  928        0.049        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pllclk0                                                                                     clk_fpga_0                                                                                       -3.003      -74.977                     26                   26        1.599        0.000                      0                   26  
clk_fpga_1                                                                                  clk_fpga_0                                                                                      123.655        0.000                      0                   18                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.764        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_fpga_1                                                                                       18.628        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.682        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                       11.121        0.000                      0                  189        0.356        0.000                      0                  189  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.073        0.000                      0                  100        0.372        0.000                      0                  100  
**async_default**                                                                           clk_fpga_0                                                                                  pllclk0                                                                                           0.572        0.000                      0                    6        1.156        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 3.603ns (42.924%)  route 4.791ns (57.076%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.667     2.975    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X12Y21         FDRE                                         r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           1.144     4.637    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X7Y22          LUT4 (Prop_lut4_I3_O)        0.124     4.761 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.761    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.293 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.293    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.407    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.530    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.823 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          1.167     6.990    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.373     7.363 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.363    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_4_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.876 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.993    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.110 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.119    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.358 f  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[2]
                         net (fo=2, routed)           0.853     9.210    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[18]
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.301     9.511 f  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_15/O
                         net (fo=1, routed)           0.864    10.375    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124    10.499 f  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.746    11.245    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_2
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.369 r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000    11.369    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_6
    SLICE_X3Y23          FDRE                                         r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.536    22.729    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X3Y23          FDRE                                         r  TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)        0.029    22.686    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X21Y2          FDSE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X21Y2          FDSE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X21Y2          FDSE (Setup_fdse_C_S)       -0.631    21.889    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg
  -------------------------------------------------------------------
                         required time                         21.889    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X21Y2          FDSE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X21Y2          FDSE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X21Y2          FDSE (Setup_fdse_C_S)       -0.631    21.889    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.889    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X21Y2          FDSE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X21Y2          FDSE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X21Y2          FDSE (Setup_fdse_C_S)       -0.631    21.889    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         21.889    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X21Y2          FDRE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X21Y2          FDRE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X21Y2          FDRE (Setup_fdre_C_R)       -0.631    21.889    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         21.889    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X21Y2          FDRE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X21Y2          FDRE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X21Y2          FDRE (Setup_fdre_C_R)       -0.631    21.889    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg
  -------------------------------------------------------------------
                         required time                         21.889    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.gaf0.ram_afull_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/srst
    SLICE_X21Y2          FDRE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.gaf0.ram_afull_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X21Y2          FDRE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.gaf0.ram_afull_i_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X21Y2          FDRE (Setup_fdre_C_R)       -0.631    21.889    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.gaf0.ram_afull_i_reg
  -------------------------------------------------------------------
                         required time                         21.889    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.602ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.580ns (7.391%)  route 7.268ns (92.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.659     2.967    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y21         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=122, routed)         6.162     9.585    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4/O
                         net (fo=16, routed)          1.106    10.815    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0
    SLICE_X38Y18         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.565    22.757    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X38Y18         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.130    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y18         FDRE (Setup_fdre_C_CE)      -0.169    22.416    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                 11.602    

Slack (MET) :             11.602ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.580ns (7.391%)  route 7.268ns (92.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.659     2.967    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y21         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=122, routed)         6.162     9.585    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4/O
                         net (fo=16, routed)          1.106    10.815    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0
    SLICE_X38Y18         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.565    22.757    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X38Y18         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                         clock pessimism              0.130    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y18         FDRE (Setup_fdre_C_CE)      -0.169    22.416    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                 11.602    

Slack (MET) :             11.602ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.580ns (7.391%)  route 7.268ns (92.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.659     2.967    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y21         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=122, routed)         6.162     9.585    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4/O
                         net (fo=16, routed)          1.106    10.815    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0
    SLICE_X38Y18         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.565    22.757    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X38Y18         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                         clock pessimism              0.130    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y18         FDRE (Setup_fdre_C_CE)      -0.169    22.416    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                 11.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.877%)  route 0.211ns (53.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y18         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/Q
                         net (fo=1, routed)           0.211     1.245    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[0]
    SLICE_X20Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.290 r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.290    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[0]
    SLICE_X20Y21         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X20Y21         FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDRE (Hold_fdre_C_D)         0.120     1.274    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.606%)  route 0.198ns (58.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.560     0.901    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X21Y6          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/Q
                         net (fo=3, routed)           0.198     1.239    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[6]
    SLICE_X24Y5          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.828     1.198    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X24Y5          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y5          FDRE (Hold_fdre_C_D)         0.059     1.223    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.663%)  route 0.214ns (60.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.562     0.903    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X17Y51         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/Q
                         net (fo=1, routed)           0.214     1.258    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X19Y47         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.832     1.202    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y47         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.066     1.239    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.717%)  route 0.173ns (45.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.561     0.902    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X20Y49         FDSE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDSE (Prop_fdse_C_Q)         0.164     1.066 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/Q
                         net (fo=2, routed)           0.173     1.238    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.283 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.000     1.283    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/D[4]
    SLICE_X18Y50         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.768%)  route 0.205ns (59.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.559     0.900    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X21Y8          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/Q
                         net (fo=3, routed)           0.205     1.245    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[16]
    SLICE_X24Y7          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.827     1.197    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X24Y7          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y7          FDRE (Hold_fdre_C_D)         0.059     1.222    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.226%)  route 0.238ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.559     0.900    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X21Y7          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/Q
                         net (fo=3, routed)           0.238     1.278    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[26]
    SLICE_X24Y6          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.828     1.198    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X24Y6          FDRE                                         r  TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y6          FDRE (Hold_fdre_C_D)         0.084     1.248    TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.FIFO_IF_MODULE_I/Receive_ip2bus_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.025%)  route 0.210ns (52.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.562     0.903    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.FIFO_IF_MODULE_I/s_axi_aclk
    SLICE_X14Y51         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.FIFO_IF_MODULE_I/Receive_ip2bus_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.FIFO_IF_MODULE_I/Receive_ip2bus_error_reg/Q
                         net (fo=1, routed)           0.210     1.253    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/receive_ip2bus_error
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.298 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_i_1/O
                         net (fo=1, routed)           0.000     1.298    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/IP2Bus_Error_1
    SLICE_X14Y49         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.832     1.202    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.247ns (62.220%)  route 0.150ns (37.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.562     0.903    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=3, routed)           0.150     1.201    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/scndry_out
    SLICE_X19Y49         LUT6 (Prop_lut6_I4_O)        0.099     1.300 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.300    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.832     1.202    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X19Y49         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.421%)  route 0.109ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.563     0.904    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X26Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[10]/Q
                         net (fo=1, routed)           0.109     1.153    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X1Y2          RAMB18E1                                     r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.873     1.243    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y2          RAMB18E1                                     r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.962    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.117    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.200%)  route 0.238ns (62.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.562     0.903    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X19Y51         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[22]/Q
                         net (fo=1, routed)           0.238     1.282    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X19Y47         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.832     1.202    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y47         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.072     1.245    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y2     TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y2     TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3     TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3     TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y13     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y13     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y13     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y13     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y13     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y13     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y13     TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y13    TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pllclk0
  To Clock:  pllclk0

Setup :            0  Failing Endpoints,  Worst Slack      119.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             119.399ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.038ns (20.222%)  route 4.095ns (79.778%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673     6.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456     7.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567     7.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          2.321    10.071    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X23Y31         LUT3 (Prop_lut3_I0_O)        0.154    10.225 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5/O
                         net (fo=1, routed)           0.674    10.899    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5_n_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.327    11.226 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.533    11.759    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
                         clock pessimism              0.497   131.452    
                         clock uncertainty           -0.089   131.364    
    SLICE_X23Y31         FDCE (Setup_fdce_C_CE)      -0.205   131.159    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]
  -------------------------------------------------------------------
                         required time                        131.158    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                119.399    

Slack (MET) :             119.399ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.038ns (20.222%)  route 4.095ns (79.778%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673     6.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456     7.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567     7.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          2.321    10.071    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X23Y31         LUT3 (Prop_lut3_I0_O)        0.154    10.225 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5/O
                         net (fo=1, routed)           0.674    10.899    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5_n_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.327    11.226 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.533    11.759    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
                         clock pessimism              0.497   131.452    
                         clock uncertainty           -0.089   131.364    
    SLICE_X23Y31         FDCE (Setup_fdce_C_CE)      -0.205   131.159    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]
  -------------------------------------------------------------------
                         required time                        131.158    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                119.399    

Slack (MET) :             119.634ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.038ns (21.034%)  route 3.897ns (78.966%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673     6.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456     7.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567     7.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          2.321    10.071    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X23Y31         LUT3 (Prop_lut3_I0_O)        0.154    10.225 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5/O
                         net (fo=1, routed)           0.674    10.899    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5_n_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.327    11.226 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.335    11.561    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
                         clock pessimism              0.497   131.452    
                         clock uncertainty           -0.089   131.364    
    SLICE_X24Y31         FDPE (Setup_fdpe_C_CE)      -0.169   131.195    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]
  -------------------------------------------------------------------
                         required time                        131.195    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                119.634    

Slack (MET) :             119.634ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.038ns (21.034%)  route 3.897ns (78.966%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673     6.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456     7.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567     7.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          2.321    10.071    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X23Y31         LUT3 (Prop_lut3_I0_O)        0.154    10.225 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5/O
                         net (fo=1, routed)           0.674    10.899    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5_n_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.327    11.226 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.335    11.561    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
                         clock pessimism              0.497   131.452    
                         clock uncertainty           -0.089   131.364    
    SLICE_X24Y31         FDCE (Setup_fdce_C_CE)      -0.169   131.195    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                        131.195    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                119.634    

Slack (MET) :             119.634ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.038ns (21.034%)  route 3.897ns (78.966%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673     6.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456     7.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567     7.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          2.321    10.071    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X23Y31         LUT3 (Prop_lut3_I0_O)        0.154    10.225 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5/O
                         net (fo=1, routed)           0.674    10.899    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_5_n_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.327    11.226 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.335    11.561    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                         clock pessimism              0.497   131.452    
                         clock uncertainty           -0.089   131.364    
    SLICE_X24Y31         FDCE (Setup_fdce_C_CE)      -0.169   131.195    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]
  -------------------------------------------------------------------
                         required time                        131.195    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                119.634    

Slack (MET) :             120.157ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/D
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.681ns (14.500%)  route 4.016ns (85.500%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 130.969 - 125.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673     6.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456     7.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567     7.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          2.321    10.071    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X23Y31         LUT1 (Prop_lut1_I0_O)        0.124    10.195 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_i_1/O
                         net (fo=1, routed)           1.128    11.323    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_i_1_n_0
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.499   130.969    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                         clock pessimism              0.657   131.626    
                         clock uncertainty           -0.089   131.537    
    SLICE_X21Y46         FDCE (Setup_fdce_C_D)       -0.058   131.479    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg
  -------------------------------------------------------------------
                         required time                        131.479    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                120.157    

Slack (MET) :             123.440ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.642ns (43.503%)  route 0.834ns (56.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.658     6.611    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.518     7.129 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/Q
                         net (fo=30, routed)          0.834     7.963    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0
    SLICE_X23Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.087 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[2]_i_1/O
                         net (fo=1, routed)           0.000     8.087    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[2]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
                         clock pessimism              0.632   131.587    
                         clock uncertainty           -0.089   131.498    
    SLICE_X23Y31         FDCE (Setup_fdce_C_D)        0.029   131.527    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]
  -------------------------------------------------------------------
                         required time                        131.527    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                123.440    

Slack (MET) :             123.667ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.642ns (51.329%)  route 0.609ns (48.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.658     6.611    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.518     7.129 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/Q
                         net (fo=30, routed)          0.609     7.738    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[4]_i_1/O
                         net (fo=1, routed)           0.000     7.862    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[4]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
                         clock pessimism              0.632   131.587    
                         clock uncertainty           -0.089   131.498    
    SLICE_X23Y31         FDCE (Setup_fdce_C_D)        0.031   131.529    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]
  -------------------------------------------------------------------
                         required time                        131.529    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                123.667    

Slack (MET) :             123.771ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.029%)  route 0.629ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.658     6.611    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.456     7.067 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/Q
                         net (fo=3, routed)           0.629     7.696    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg_n_0_[4]
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
                         clock pessimism              0.632   131.587    
                         clock uncertainty           -0.089   131.498    
    SLICE_X24Y31         FDPE (Setup_fdpe_C_D)       -0.031   131.467    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]
  -------------------------------------------------------------------
                         required time                        131.467    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                123.771    

Slack (MET) :             123.802ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (pllclk0 rise@125.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.518ns (48.696%)  route 0.546ns (51.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702     3.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.658     6.611    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDPE (Prop_fdpe_C_Q)         0.518     7.129 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/Q
                         net (fo=3, routed)           0.546     7.675    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/spi_ssel_o
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
                         clock pessimism              0.656   131.611    
                         clock uncertainty           -0.089   131.522    
    SLICE_X24Y31         FDCE (Setup_fdce_C_D)       -0.045   131.477    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                        131.477    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                123.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.516%)  route 0.105ns (33.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.164     2.181 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/Q
                         net (fo=2, routed)           0.105     2.286    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg_n_0_[1]
    SLICE_X23Y31         LUT5 (Prop_lut5_I0_O)        0.045     2.331 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[2]_i_1/O
                         net (fo=1, routed)           0.000     2.331    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[2]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
                         clock pessimism             -0.601     2.031    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.091     2.122    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.768%)  route 0.181ns (56.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.141     2.158 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/Q
                         net (fo=4, routed)           0.181     2.339    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg_n_0_[2]
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                         clock pessimism             -0.601     2.031    
    SLICE_X24Y31         FDCE (Hold_fdce_C_D)         0.063     2.094    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.704%)  route 0.233ns (62.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.141     2.158 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/Q
                         net (fo=3, routed)           0.233     2.391    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg_n_0_[4]
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
                         clock pessimism             -0.601     2.031    
    SLICE_X24Y31         FDPE (Hold_fdpe_C_D)         0.059     2.090    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.588%)  route 0.196ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDPE (Prop_fdpe_C_Q)         0.164     2.181 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/Q
                         net (fo=3, routed)           0.196     2.377    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/spi_ssel_o
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
                         clock pessimism             -0.615     2.017    
    SLICE_X24Y31         FDCE (Hold_fdce_C_D)         0.052     2.069    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.296%)  route 0.224ns (51.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.164     2.181 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/Q
                         net (fo=30, routed)          0.224     2.405    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I0_O)        0.045     2.450 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[4]_i_1/O
                         net (fo=1, routed)           0.000     2.450    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[4]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
                         clock pessimism             -0.601     2.031    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.092     2.123    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.062%)  route 0.276ns (56.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.164     2.181 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/Q
                         net (fo=30, routed)          0.164     2.345    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.113     2.502    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
                         clock pessimism             -0.615     2.017    
    SLICE_X24Y31         FDPE (Hold_fdpe_C_CE)       -0.016     2.001    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.062%)  route 0.276ns (56.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.164     2.181 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/Q
                         net (fo=30, routed)          0.164     2.345    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.113     2.502    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
                         clock pessimism             -0.615     2.017    
    SLICE_X24Y31         FDCE (Hold_fdce_C_CE)       -0.016     2.001    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.062%)  route 0.276ns (56.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.164     2.181 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/Q
                         net (fo=30, routed)          0.164     2.345    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.113     2.502    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                         clock pessimism             -0.615     2.017    
    SLICE_X24Y31         FDCE (Hold_fdce_C_CE)       -0.016     2.001    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.548%)  route 0.348ns (62.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.164     2.181 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/Q
                         net (fo=30, routed)          0.164     2.345    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.184     2.574    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
                         clock pessimism             -0.601     2.031    
    SLICE_X23Y31         FDCE (Hold_fdce_C_CE)       -0.039     1.992    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             pllclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.548%)  route 0.348ns (62.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.553     2.017    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.164     2.181 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/Q
                         net (fo=30, routed)          0.164     2.345    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1/O
                         net (fo=5, routed)           0.184     2.574    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
                         clock pessimism             -0.601     2.031    
    SLICE_X23Y31         FDCE (Hold_fdce_C_CE)       -0.039     1.992    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pllclk0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         125.000     122.845    BUFGCTRL_X0Y4   TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         125.000     124.000    SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         125.000     124.000    SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         125.000     124.000    SLICE_X23Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         125.000     124.000    SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         125.000     124.000    SLICE_X23Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         125.000     124.000    SLICE_X21Y46    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       125.000     35.000     PLLE2_ADV_X0Y0  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X21Y46    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X23Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X23Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X21Y46    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X23Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X23Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X23Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X21Y46    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X21Y46    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X24Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X23Y31    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      118.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       61.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             118.007ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.960ns (21.239%)  route 3.560ns (78.761%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 127.682 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          1.158     7.502    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X18Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.490   127.682    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X18Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                         clock pessimism              0.116   127.798    
                         clock uncertainty           -1.875   125.922    
    SLICE_X18Y55         FDRE (Setup_fdre_C_CE)      -0.413   125.509    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        125.509    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                118.007    

Slack (MET) :             118.007ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.960ns (21.239%)  route 3.560ns (78.761%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 127.682 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          1.158     7.502    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X18Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.490   127.682    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X18Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                         clock pessimism              0.116   127.798    
                         clock uncertainty           -1.875   125.922    
    SLICE_X18Y55         FDRE (Setup_fdre_C_CE)      -0.413   125.509    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        125.509    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                118.007    

Slack (MET) :             118.327ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.960ns (22.858%)  route 3.240ns (77.142%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 127.682 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.837     7.182    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.490   127.682    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
                         clock pessimism              0.116   127.798    
                         clock uncertainty           -1.875   125.922    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.413   125.509    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        125.509    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                118.327    

Slack (MET) :             118.327ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.960ns (22.858%)  route 3.240ns (77.142%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 127.682 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.837     7.182    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.490   127.682    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                         clock pessimism              0.116   127.798    
                         clock uncertainty           -1.875   125.922    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.413   125.509    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        125.509    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                118.327    

Slack (MET) :             118.327ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.960ns (22.858%)  route 3.240ns (77.142%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 127.682 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.837     7.182    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.490   127.682    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
                         clock pessimism              0.116   127.798    
                         clock uncertainty           -1.875   125.922    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.413   125.509    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        125.509    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                118.327    

Slack (MET) :             118.327ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.960ns (22.858%)  route 3.240ns (77.142%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 127.682 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.837     7.182    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.490   127.682    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                         clock pessimism              0.116   127.798    
                         clock uncertainty           -1.875   125.922    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.413   125.509    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        125.509    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                118.327    

Slack (MET) :             118.327ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.960ns (22.858%)  route 3.240ns (77.142%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 127.682 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.837     7.182    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.490   127.682    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C
                         clock pessimism              0.116   127.798    
                         clock uncertainty           -1.875   125.922    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.413   125.509    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        125.509    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                118.327    

Slack (MET) :             118.327ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.960ns (22.858%)  route 3.240ns (77.142%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 127.682 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.837     7.182    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.490   127.682    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X17Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                         clock pessimism              0.116   127.798    
                         clock uncertainty           -1.875   125.922    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.413   125.509    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        125.509    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                118.327    

Slack (MET) :             118.480ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.960ns (23.722%)  route 3.087ns (76.278%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 127.681 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.684     7.029    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X17Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.489   127.681    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X17Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.116   127.797    
                         clock uncertainty           -1.875   125.921    
    SLICE_X17Y57         FDRE (Setup_fdre_C_CE)      -0.413   125.508    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                        125.508    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                118.480    

Slack (MET) :             118.480ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_1 rise@125.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.960ns (23.722%)  route 3.087ns (76.278%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 127.681 - 125.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.674     2.982    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d3_reg/Q
                         net (fo=4, routed)           0.827     4.265    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X25Y49         LUT3 (Prop_lut3_I0_O)        0.150     4.415 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.575     5.990    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X18Y57         LUT4 (Prop_lut4_I2_O)        0.354     6.344 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.684     7.029    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X17Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         1.489   127.681    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X17Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                         clock pessimism              0.116   127.797    
                         clock uncertainty           -1.875   125.921    
    SLICE_X17Y57         FDRE (Setup_fdre_C_CE)      -0.413   125.508    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                        125.508    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                118.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.210%)  route 0.207ns (49.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.558     0.899    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/Q
                         net (fo=2, routed)           0.207     1.270    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/dout[2]
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.315 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/RATIO_OF_2_GENERATE.Shift_Reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.315    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D[2]
    SLICE_X24Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.827     1.197    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X24Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.120     1.283    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.540%)  route 0.222ns (51.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.558     0.899    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/Q
                         net (fo=2, routed)           0.222     1.284    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/dout[2]
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.329 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.329    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[4]_i_1_n_0
    SLICE_X24Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.827     1.197    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X24Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.121     1.284    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.608%)  route 0.260ns (55.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.558     0.899    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/Q
                         net (fo=3, routed)           0.260     1.322    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/dout[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.367 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.367    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D[3]
    SLICE_X24Y50         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.828     1.198    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X24Y50         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.121     1.285    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.509%)  route 0.297ns (61.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.558     0.899    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]/Q
                         net (fo=2, routed)           0.297     1.337    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/data_from_txfifo[6]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.382 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.382    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D[0]
    SLICE_X24Y50         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.828     1.198    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X24Y50         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.120     1.284    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.247ns (48.799%)  route 0.259ns (51.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.559     0.900    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/ext_spi_clk
    SLICE_X20Y51         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=3, routed)           0.259     1.307    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/SS_O_reg[0]
    SLICE_X24Y48         LUT5 (Prop_lut5_I3_O)        0.099     1.406 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/SS_O[0]_i_1/O
                         net (fo=1, routed)           0.000     1.406    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_0
    SLICE_X24Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.829     1.199    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X24Y48         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.121     1.291    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.561     0.902    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.098    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.830     1.200    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.298     0.902    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.078     0.980    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.561     0.902    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.098    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.830     1.200    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.298     0.902    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.076     0.978    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.561     0.902    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/ext_spi_clk
    SLICE_X23Y49         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.098    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X23Y49         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.829     1.199    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/ext_spi_clk
    SLICE_X23Y49         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.902    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.075     0.977    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.559     0.900    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X21Y51         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.096    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X21Y51         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.830     1.200    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X21Y51         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.900    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.075     0.975    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.561     0.902    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.098    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=227, routed)         0.830     1.200    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.298     0.902    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.075     0.977    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         125.000     122.845    BUFGCTRL_X0Y1  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         125.000     123.526    ILOGIC_X0Y29   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.000         125.000     124.000    SLICE_X18Y57   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         125.000     124.000    SLICE_X18Y57   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         125.000     124.000    SLICE_X14Y58   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         125.000     124.000    SLICE_X17Y57   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         125.000     124.000    SLICE_X17Y57   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         125.000     124.000    SLICE_X17Y57   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         125.000     124.000    SLICE_X17Y57   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         125.000     124.000    SLICE_X14Y58   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y52   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y52   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         62.500      61.250     SLICE_X24Y51   TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 2.086ns (32.168%)  route 4.399ns (67.832%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.922     8.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.150     9.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.864     9.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.332    10.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.433    36.686    
                         clock uncertainty           -0.035    36.650    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.029    36.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                 26.482    

Slack (MET) :             26.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 2.086ns (32.204%)  route 4.391ns (67.796%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.253 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.922     8.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.150     9.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.856     9.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.332    10.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.433    36.686    
                         clock uncertainty           -0.035    36.650    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.031    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 26.491    

Slack (MET) :             26.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.086ns (32.927%)  route 4.249ns (67.073%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.256 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.922     8.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.150     9.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.714     9.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.332    10.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.568    36.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.457    36.713    
                         clock uncertainty           -0.035    36.677    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.029    36.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 26.658    

Slack (MET) :             26.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 1.852ns (29.494%)  route 4.427ns (70.506%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.256 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.147     9.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.201 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.667     9.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.568    36.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.435    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.031    36.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.686    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 26.694    

Slack (MET) :             26.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 2.086ns (33.747%)  route 4.095ns (66.253%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.922     8.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.150     9.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.560     9.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.332     9.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.433    36.688    
                         clock uncertainty           -0.035    36.652    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.029    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                 26.787    

Slack (MET) :             26.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 2.086ns (33.763%)  route 4.092ns (66.237%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.922     8.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.150     9.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.557     9.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.332     9.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.433    36.688    
                         clock uncertainty           -0.035    36.652    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.031    36.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 26.792    

Slack (MET) :             26.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.086ns (34.205%)  route 4.013ns (65.795%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.922     8.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.150     9.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.477     9.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.332     9.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.433    36.688    
                         clock uncertainty           -0.035    36.652    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.031    36.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 26.872    

Slack (MET) :             26.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 2.086ns (34.231%)  route 4.008ns (65.769%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.922     8.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.150     9.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.473     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.332     9.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.433    36.688    
                         clock uncertainty           -0.035    36.652    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.032    36.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.684    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                 26.878    

Slack (MET) :             27.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.852ns (32.127%)  route 3.913ns (67.873%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.256 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.510     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.327     5.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.103     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.326     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.145     9.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.154     9.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.568    36.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.435    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.029    36.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.684    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 27.207    

Slack (MET) :             27.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.199ns (24.466%)  route 3.702ns (75.534%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT5 (Prop_lut5_I0_O)        0.324     6.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.699     7.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y31         LUT4 (Prop_lut4_I1_O)        0.332     7.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.520     7.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.537     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X35Y31         FDRE (Setup_fdre_C_R)       -0.429    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 27.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X28Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.278     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.278     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.278     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.278     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.278     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.278     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.278     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X28Y24         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y24         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y24         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.278     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X28Y24         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y24         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y24         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.128     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X28Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.371     1.333    
    SLICE_X28Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X15Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X15Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X15Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X15Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X15Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X16Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X16Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X16Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X16Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pllclk0
  To Clock:  clk_fpga_0

Setup :           26  Failing Endpoints,  Worst Slack       -3.003ns,  Total Violation      -74.977ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.824ns  (logic 0.805ns (21.053%)  route 3.019ns (78.947%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.629   385.326    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X27Y6          LUT2 (Prop_lut2_I1_O)        0.124   385.450 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[3]_i_1/O
                         net (fo=1, routed)           0.000   385.450    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[3]_i_1_n_0
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[3]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X27Y6          FDCE (Setup_fdce_C_D)        0.031   382.447    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[3]
  -------------------------------------------------------------------
                         required time                        382.447    
                         arrival time                        -385.450    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.820ns  (logic 0.805ns (21.075%)  route 3.015ns (78.925%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.625   385.322    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X27Y6          LUT2 (Prop_lut2_I1_O)        0.124   385.446 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[18]_i_1/O
                         net (fo=1, routed)           0.000   385.446    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[18]_i_1_n_0
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[18]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X27Y6          FDCE (Setup_fdce_C_D)        0.029   382.445    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[18]
  -------------------------------------------------------------------
                         required time                        382.445    
                         arrival time                        -385.446    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.814ns  (logic 0.805ns (21.106%)  route 3.009ns (78.894%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.619   385.316    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.124   385.440 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[23]_i_1/O
                         net (fo=1, routed)           0.000   385.440    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[23]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[23]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.031   382.447    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[23]
  -------------------------------------------------------------------
                         required time                        382.447    
                         arrival time                        -385.440    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.991ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.810ns  (logic 0.805ns (21.129%)  route 3.005ns (78.871%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.615   385.312    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.124   385.436 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[1]_i_1/O
                         net (fo=1, routed)           0.000   385.436    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[1]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[1]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.029   382.445    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[1]
  -------------------------------------------------------------------
                         required time                        382.445    
                         arrival time                        -385.436    
  -------------------------------------------------------------------
                         slack                                 -2.991    

Slack (VIOLATED) :        -2.967ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.788ns  (logic 0.805ns (21.251%)  route 2.983ns (78.749%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 382.690 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.593   385.290    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.124   385.414 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[20]_i_1/O
                         net (fo=1, routed)           0.000   385.414    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[20]_i_1_n_0
    SLICE_X31Y8          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.498   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X31Y8          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[20]/C
                         clock pessimism              0.116   382.806    
                         clock uncertainty           -0.391   382.415    
    SLICE_X31Y8          FDCE (Setup_fdce_C_D)        0.032   382.447    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[20]
  -------------------------------------------------------------------
                         required time                        382.447    
                         arrival time                        -385.414    
  -------------------------------------------------------------------
                         slack                                 -2.967    

Slack (VIOLATED) :        -2.966ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.788ns  (logic 0.805ns (21.251%)  route 2.983ns (78.749%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.593   385.290    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X31Y6          LUT2 (Prop_lut2_I1_O)        0.124   385.414 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[12]_i_1/O
                         net (fo=1, routed)           0.000   385.414    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[12]_i_1_n_0
    SLICE_X31Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X31Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[12]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X31Y6          FDCE (Setup_fdce_C_D)        0.032   382.448    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[12]
  -------------------------------------------------------------------
                         required time                        382.448    
                         arrival time                        -385.414    
  -------------------------------------------------------------------
                         slack                                 -2.966    

Slack (VIOLATED) :        -2.954ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.819ns  (logic 0.800ns (20.949%)  route 3.019ns (79.051%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.629   385.326    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X27Y6          LUT2 (Prop_lut2_I1_O)        0.119   385.445 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[6]_i_1/O
                         net (fo=1, routed)           0.000   385.445    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[6]_i_1_n_0
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[6]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X27Y6          FDCE (Setup_fdce_C_D)        0.075   382.491    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[6]
  -------------------------------------------------------------------
                         required time                        382.491    
                         arrival time                        -385.445    
  -------------------------------------------------------------------
                         slack                                 -2.954    

Slack (VIOLATED) :        -2.949ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.814ns  (logic 0.799ns (20.951%)  route 3.015ns (79.049%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.625   385.322    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X27Y6          LUT2 (Prop_lut2_I1_O)        0.118   385.440 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[4]_i_1/O
                         net (fo=1, routed)           0.000   385.440    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[4]_i_1_n_0
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[4]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X27Y6          FDCE (Setup_fdce_C_D)        0.075   382.491    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[4]
  -------------------------------------------------------------------
                         required time                        382.491    
                         arrival time                        -385.440    
  -------------------------------------------------------------------
                         slack                                 -2.949    

Slack (VIOLATED) :        -2.944ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.809ns  (logic 0.800ns (21.003%)  route 3.009ns (78.997%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.619   385.316    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.119   385.435 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[9]_i_1/O
                         net (fo=1, routed)           0.000   385.435    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[9]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[9]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.075   382.491    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[9]
  -------------------------------------------------------------------
                         required time                        382.491    
                         arrival time                        -385.435    
  -------------------------------------------------------------------
                         slack                                 -2.944    

Slack (VIOLATED) :        -2.939ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@380.000ns - pllclk0 rise@375.000ns)
  Data Path Delay:        3.804ns  (logic 0.799ns (21.004%)  route 3.005ns (78.996%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 382.691 - 380.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 381.626 - 375.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)  375.000   375.000 r  
    PS7_X0Y0             PS7                          0.000   375.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   376.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   376.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.702   378.010    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   378.098 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754   379.852    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101   379.953 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.673   381.626    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.456   382.082 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.567   382.649    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   382.750 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          1.823   384.573    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   384.697 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.615   385.312    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.118   385.430 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[7]_i_1/O
                         net (fo=1, routed)           0.000   385.430    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[7]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   381.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   381.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499   382.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[7]/C
                         clock pessimism              0.116   382.807    
                         clock uncertainty           -0.391   382.416    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.075   382.491    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[7]
  -------------------------------------------------------------------
                         required time                        382.491    
                         arrival time                        -385.430    
  -------------------------------------------------------------------
                         slack                                 -2.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.599ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.212ns (17.430%)  route 1.004ns (82.570%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.183     3.240    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X27Y6          FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X27Y6          FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_reg/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X27Y6          FDPE (Hold_fdpe_C_D)         0.078     1.641    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.261ns (20.576%)  route 1.007ns (79.424%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.186     3.243    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.049     3.292 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[17]_i_1/O
                         net (fo=1, routed)           0.000     3.292    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[17]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[17]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X29Y6          FDCE (Hold_fdce_C_D)         0.107     1.670    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.263ns (20.701%)  route 1.007ns (79.299%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.186     3.243    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.051     3.294 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[19]_i_1/O
                         net (fo=1, routed)           0.000     3.294    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[19]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[19]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X29Y6          FDCE (Hold_fdce_C_D)         0.107     1.670    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.261ns (20.408%)  route 1.018ns (79.592%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.197     3.254    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X27Y5          LUT4 (Prop_lut4_I3_O)        0.049     3.303 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rdy_i_1/O
                         net (fo=1, routed)           0.000     3.303    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rdy_i_1_n_0
    SLICE_X27Y5          FDRE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X27Y5          FDRE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rdy_reg/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X27Y5          FDRE (Hold_fdre_C_D)         0.107     1.670    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.257ns (20.325%)  route 1.007ns (79.675%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.186     3.243    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.045     3.288 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[11]_i_1/O
                         net (fo=1, routed)           0.000     3.288    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[11]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[11]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X29Y6          FDCE (Hold_fdce_C_D)         0.092     1.655    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.257ns (20.325%)  route 1.007ns (79.675%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.186     3.243    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X29Y6          LUT2 (Prop_lut2_I1_O)        0.045     3.288 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[13]_i_1/O
                         net (fo=1, routed)           0.000     3.288    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[13]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X29Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[13]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X29Y6          FDCE (Hold_fdce_C_D)         0.092     1.655    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.260ns (20.113%)  route 1.033ns (79.887%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.211     3.269    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X26Y6          LUT2 (Prop_lut2_I1_O)        0.048     3.317 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[14]_i_1/O
                         net (fo=1, routed)           0.000     3.317    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[14]_i_1_n_0
    SLICE_X26Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X26Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[14]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X26Y6          FDCE (Hold_fdce_C_D)         0.107     1.670    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.647ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.263ns (20.336%)  route 1.030ns (79.664%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.209     3.266    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X27Y6          LUT2 (Prop_lut2_I1_O)        0.051     3.317 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[5]_i_1/O
                         net (fo=1, routed)           0.000     3.317    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[5]_i_1_n_0
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[5]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X27Y6          FDCE (Hold_fdce_C_D)         0.107     1.670    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.257ns (19.965%)  route 1.030ns (80.035%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.209     3.266    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X27Y6          LUT2 (Prop_lut2_I1_O)        0.045     3.311 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[15]_i_1/O
                         net (fo=1, routed)           0.000     3.311    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[15]_i_1_n_0
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X27Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[15]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X27Y6          FDCE (Hold_fdce_C_D)         0.092     1.655    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pllclk0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.261ns (20.012%)  route 1.043ns (79.988%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.891    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.942 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.438    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.464 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.560     2.024    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     2.165 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/Q
                         net (fo=1, routed)           0.205     2.370    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.396 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG_inst/O
                         net (fo=42, routed)          0.616     3.012    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.045     3.057 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1/O
                         net (fo=26, routed)          0.222     3.279    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/flag_i_1_n_0
    SLICE_X26Y6          LUT2 (Prop_lut2_I1_O)        0.049     3.328 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[2]_i_1/O
                         net (fo=1, routed)           0.000     3.328    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv[2]_i_1_n_0
    SLICE_X26Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.831     1.201    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X26Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[2]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.391     1.563    
    SLICE_X26Y6          FDCE (Hold_fdce_C_D)         0.107     1.670    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  1.658    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      123.655ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             123.655ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        1.081ns  (logic 0.478ns (44.231%)  route 0.603ns (55.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.603     1.081    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X11Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)       -0.264   124.736    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        124.736    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                123.655    

Slack (MET) :             123.727ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.708%)  route 0.722ns (61.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.722     1.178    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X23Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X23Y55         FDRE (Setup_fdre_C_D)       -0.095   124.905    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        124.905    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                123.727    

Slack (MET) :             123.728ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.720%)  route 0.585ns (58.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[3]
    SLICE_X13Y56         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)       -0.268   124.732    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        124.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                123.728    

Slack (MET) :             123.734ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (41.992%)  route 0.579ns (58.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.579     0.998    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X23Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X23Y55         FDRE (Setup_fdre_C_D)       -0.268   124.732    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        124.732    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                123.734    

Slack (MET) :             123.740ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.209%)  route 0.574ns (57.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.574     0.993    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X23Y56         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X23Y56         FDRE (Setup_fdre_C_D)       -0.267   124.733    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        124.733    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                123.740    

Slack (MET) :             123.770ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.624%)  route 0.617ns (54.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.617     1.135    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X11Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)       -0.095   124.905    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        124.905    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                123.770    

Slack (MET) :             123.773ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        0.959ns  (logic 0.419ns (43.679%)  route 0.540ns (56.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.540     0.959    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X26Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)       -0.268   124.732    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        124.732    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                123.773    

Slack (MET) :             123.821ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.811%)  route 0.496ns (54.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.496     0.915    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X26Y55         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)       -0.264   124.736    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        124.736    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                123.821    

Slack (MET) :             123.838ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.993%)  route 0.473ns (53.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.473     0.892    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X13Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)       -0.270   124.730    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        124.730    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                123.838    

Slack (MET) :             123.857ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (MaxDelay Path 125.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.526%)  route 0.592ns (56.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 125.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.592     1.048    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[0]
    SLICE_X13Y56         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  125.000   125.000    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)       -0.095   124.905    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        124.905    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                123.857    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.764ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.166%)  route 0.599ns (58.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.599     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X20Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y28         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 31.764    

Slack (MET) :             31.811ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.255%)  route 0.578ns (52.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.578     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X29Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 31.811    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.982%)  route 0.630ns (58.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.630     1.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X27Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y27         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.060%)  route 0.603ns (56.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.603     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X29Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 31.846    

Slack (MET) :             31.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.581%)  route 0.481ns (53.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.481     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X28Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 31.881    

Slack (MET) :             31.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.863%)  route 0.456ns (52.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.456     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X20Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y28         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 31.905    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.676%)  route 0.588ns (56.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X20Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y29         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.909ns  (logic 0.456ns (50.173%)  route 0.453ns (49.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.453     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X20Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y29         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 32.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       18.628ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.628ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.104ns  (logic 0.419ns (37.952%)  route 0.685ns (62.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.685     1.104    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.268    19.732    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 18.628    

Slack (MET) :             18.679ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.195%)  route 0.580ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.580     1.058    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.263    19.737    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 18.679    

Slack (MET) :             18.725ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.674%)  route 0.586ns (58.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.586     1.005    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X18Y56         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y56         FDRE (Setup_fdre_C_D)       -0.270    19.730    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 18.725    

Slack (MET) :             18.773ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.132ns  (logic 0.456ns (40.274%)  route 0.676ns (59.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.676     1.132    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.095    19.905    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                 18.773    

Slack (MET) :             18.816ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.471%)  route 0.573ns (52.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.573     1.091    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X29Y53         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.093    19.907    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 18.816    

Slack (MET) :             18.911ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.046ns  (logic 0.456ns (43.602%)  route 0.590ns (56.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.590     1.046    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X16Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X16Y57         FDRE (Setup_fdre_C_D)       -0.043    19.957    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 18.911    

Slack (MET) :             18.923ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.574     1.030    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X16Y57         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X16Y57         FDRE (Setup_fdre_C_D)       -0.047    19.953    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 18.923    

Slack (MET) :             18.991ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.767%)  route 0.460ns (50.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56                                      0.000     0.000 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.460     0.916    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X18Y56         FDRE                                         r  TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y56         FDRE (Setup_fdre_C_D)       -0.093    19.907    TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 18.991    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.682ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.682ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.048ns  (logic 0.478ns (45.614%)  route 0.570ns (54.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.570     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X31Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)       -0.270    19.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 18.682    

Slack (MET) :             18.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.984%)  route 0.609ns (56.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.609     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X16Y27         FDCE (Setup_fdce_C_D)       -0.214    19.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.786    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 18.699    

Slack (MET) :             18.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.493%)  route 0.616ns (59.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X29Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.616     1.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X31Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)       -0.266    19.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 18.699    

Slack (MET) :             18.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.148ns  (logic 0.518ns (45.130%)  route 0.630ns (54.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.630     1.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X16Y27         FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 18.805    

Slack (MET) :             18.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.444%)  route 0.451ns (48.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X18Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y28         FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 18.806    

Slack (MET) :             18.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.537%)  route 0.616ns (57.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X29Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.616     1.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                 18.833    

Slack (MET) :             18.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.986ns  (logic 0.518ns (52.545%)  route 0.468ns (47.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X18Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y28         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 18.919    

Slack (MET) :             18.948ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.028ns  (logic 0.456ns (44.353%)  route 0.572ns (55.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X26Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.572     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X30Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y25         FDCE (Setup_fdce_C_D)       -0.024    19.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.976    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 18.948    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.606ns (7.744%)  route 7.219ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.985    10.789    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X17Y11         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.497    22.690    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X17Y11         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[3]/C
                         clock pessimism              0.130    22.819    
                         clock uncertainty           -0.302    22.517    
    SLICE_X17Y11         FDCE (Recov_fdce_C_CLR)     -0.607    21.910    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[3]
  -------------------------------------------------------------------
                         required time                         21.910    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 11.121    

Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.606ns (7.744%)  route 7.219ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.985    10.789    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X17Y11         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.497    22.690    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X17Y11         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[4]/C
                         clock pessimism              0.130    22.819    
                         clock uncertainty           -0.302    22.517    
    SLICE_X17Y11         FDCE (Recov_fdce_C_CLR)     -0.607    21.910    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[4]
  -------------------------------------------------------------------
                         required time                         21.910    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 11.121    

Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.606ns (7.744%)  route 7.219ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.985    10.789    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X17Y11         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.497    22.690    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X17Y11         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[5]/C
                         clock pessimism              0.130    22.819    
                         clock uncertainty           -0.302    22.517    
    SLICE_X17Y11         FDCE (Recov_fdce_C_CLR)     -0.607    21.910    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[5]
  -------------------------------------------------------------------
                         required time                         21.910    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 11.121    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.606ns (7.744%)  route 7.219ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.985    10.789    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X16Y11         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.497    22.690    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X16Y11         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[1]/C
                         clock pessimism              0.130    22.819    
                         clock uncertainty           -0.302    22.517    
    SLICE_X16Y11         FDCE (Recov_fdce_C_CLR)     -0.563    21.954    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[1]
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.207ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.606ns (7.744%)  route 7.219ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.985    10.789    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X16Y11         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.497    22.690    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X16Y11         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[0]/C
                         clock pessimism              0.130    22.819    
                         clock uncertainty           -0.302    22.517    
    SLICE_X16Y11         FDCE (Recov_fdce_C_CLR)     -0.521    21.996    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[0]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 11.207    

Slack (MET) :             11.207ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.606ns (7.744%)  route 7.219ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.985    10.789    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X16Y11         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.497    22.690    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X16Y11         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[2]/C
                         clock pessimism              0.130    22.819    
                         clock uncertainty           -0.302    22.517    
    SLICE_X16Y11         FDCE (Recov_fdce_C_CLR)     -0.521    21.996    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast_reg[2]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 11.207    

Slack (MET) :             11.658ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/fifo_aempty_delay_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X20Y2          FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/fifo_aempty_delay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X20Y2          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/fifo_aempty_delay_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.563    21.957    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/fifo_aempty_delay_reg
  -------------------------------------------------------------------
                         required time                         21.957    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.658    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/frame_state_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X20Y2          FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/frame_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X20Y2          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/frame_state_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.521    21.999    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/frame_state_reg
  -------------------------------------------------------------------
                         required time                         21.999    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/maxis_tvalid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.606ns (8.261%)  route 6.730ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         3.495    10.300    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/AR[0]
    SLICE_X20Y2          FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/maxis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.500    22.693    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/s00_axi_aclk
    SLICE_X20Y2          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/maxis_tvalid_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.521    21.999    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/maxis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         21.999    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             12.324ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.606ns (9.011%)  route 6.119ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656     2.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234     6.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150     6.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         2.885     9.689    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X31Y6          FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.499    22.691    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/s00_axi_aclk
    SLICE_X31Y6          FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[12]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X31Y6          FDCE (Recov_fdce_C_CLR)     -0.607    22.013    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/dout_rcv_reg[12]
  -------------------------------------------------------------------
                         required time                         22.013    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 12.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.886%)  route 0.136ns (49.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X27Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.281     0.907    
    SLICE_X27Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.886%)  route 0.136ns (49.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X27Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.281     0.907    
    SLICE_X27Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.099%)  route 0.140ns (49.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.140     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X26Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X26Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.281     0.907    
    SLICE_X26Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X28Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X28Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.553     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.073    

Slack (MET) :             29.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.073    

Slack (MET) :             29.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.073    

Slack (MET) :             29.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.073    

Slack (MET) :             29.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.073    

Slack (MET) :             29.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.361    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.177    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.117    

Slack (MET) :             29.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.219    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.159    

Slack (MET) :             29.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.219    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.159    

Slack (MET) :             29.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.219    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.159    

Slack (MET) :             29.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.839ns (25.065%)  route 2.508ns (74.935%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.178 - 33.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.419     4.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.946     6.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.296     6.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.166     6.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.397     7.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.597    34.597    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.490    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.396    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.219    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                 29.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.911%)  route 0.151ns (54.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.128     1.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.151     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.352     1.352    
    SLICE_X32Y24         FDPE (Remov_fdpe_C_PRE)     -0.125     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.371     1.336    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.371     1.336    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.371     1.336    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.371     1.336    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X16Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.371     1.336    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X16Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.371     1.336    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X16Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X16Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.371     1.336    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.417%)  route 0.208ns (59.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.208     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X16Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.352     1.356    
    SLICE_X16Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.811%)  route 0.174ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.174     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X18Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X18Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.371     1.337    
    SLICE_X18Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  pllclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/CLR
                            (recovery check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (pllclk0 rise@125.000ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.551ns  (logic 0.606ns (9.251%)  route 5.945ns (90.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 130.969 - 125.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 122.964 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   121.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   121.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656   122.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456   123.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234   126.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150   126.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         2.710   129.515    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X21Y46         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.499   130.969    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                         clock pessimism              0.116   131.085    
                         clock uncertainty           -0.391   130.694    
    SLICE_X21Y46         FDCE (Recov_fdce_C_CLR)     -0.607   130.087    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg
  -------------------------------------------------------------------
                         required time                        130.087    
                         arrival time                        -129.515    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/PRE
                            (recovery check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (pllclk0 rise@125.000ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.466ns  (logic 0.606ns (9.372%)  route 5.860ns (90.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 122.964 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   121.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   121.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656   122.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456   123.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234   126.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150   126.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         2.626   129.430    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X24Y31         FDPE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
                         clock pessimism              0.116   131.071    
                         clock uncertainty           -0.391   130.680    
    SLICE_X24Y31         FDPE (Recov_fdpe_C_PRE)     -0.563   130.117    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]
  -------------------------------------------------------------------
                         required time                        130.117    
                         arrival time                        -129.430    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/CLR
                            (recovery check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (pllclk0 rise@125.000ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.466ns  (logic 0.606ns (9.372%)  route 5.860ns (90.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 122.964 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   121.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   121.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656   122.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456   123.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234   126.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150   126.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         2.626   129.430    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X24Y31         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
                         clock pessimism              0.116   131.071    
                         clock uncertainty           -0.391   130.680    
    SLICE_X24Y31         FDCE (Recov_fdce_C_CLR)     -0.521   130.159    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                        130.159    
                         arrival time                        -129.430    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/CLR
                            (recovery check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (pllclk0 rise@125.000ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.466ns  (logic 0.606ns (9.372%)  route 5.860ns (90.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 122.964 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   121.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   121.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656   122.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456   123.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234   126.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150   126.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         2.626   129.430    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X24Y31         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                         clock pessimism              0.116   131.071    
                         clock uncertainty           -0.391   130.680    
    SLICE_X24Y31         FDCE (Recov_fdce_C_CLR)     -0.521   130.159    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]
  -------------------------------------------------------------------
                         required time                        130.159    
                         arrival time                        -129.430    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/CLR
                            (recovery check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (pllclk0 rise@125.000ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.337ns  (logic 0.606ns (9.563%)  route 5.731ns (90.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 122.964 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   121.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   121.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656   122.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456   123.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234   126.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150   126.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         2.497   129.301    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X23Y31         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
                         clock pessimism              0.116   131.071    
                         clock uncertainty           -0.391   130.680    
    SLICE_X23Y31         FDCE (Recov_fdce_C_CLR)     -0.607   130.073    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]
  -------------------------------------------------------------------
                         required time                        130.073    
                         arrival time                        -129.301    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/CLR
                            (recovery check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (pllclk0 rise@125.000ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.337ns  (logic 0.606ns (9.563%)  route 5.731ns (90.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 130.955 - 125.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 122.964 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   121.207    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   121.308 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.656   122.964    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456   123.420 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.234   126.654    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.150   126.804 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         2.497   129.301    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X23Y31         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)  125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   126.101    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   126.192 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        1.509   127.701    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   127.785 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594   129.379    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   129.470 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           1.485   130.955    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
                         clock pessimism              0.116   131.071    
                         clock uncertainty           -0.391   130.680    
    SLICE_X23Y31         FDCE (Recov_fdce_C_CLR)     -0.607   130.073    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]
  -------------------------------------------------------------------
                         required time                        130.073    
                         arrival time                        -129.301    
  -------------------------------------------------------------------
                         slack                                  0.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/CLR
                            (removal check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.183ns (5.874%)  route 2.933ns (94.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.892    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.776     2.809    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.042     2.851 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         1.156     4.007    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X21Y46         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.830     2.643    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X21Y46         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg/C
                         clock pessimism             -0.029     2.614    
                         clock uncertainty            0.391     3.005    
    SLICE_X21Y46         FDCE (Remov_fdce_C_CLR)     -0.154     2.851    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_reg
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/CLR
                            (removal check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.183ns (5.843%)  route 2.949ns (94.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.892    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.776     2.809    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.042     2.851 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         1.173     4.023    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X23Y31         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]/C
                         clock pessimism             -0.029     2.603    
                         clock uncertainty            0.391     2.994    
    SLICE_X23Y31         FDCE (Remov_fdce_C_CLR)     -0.154     2.840    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/CLR
                            (removal check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.183ns (5.843%)  route 2.949ns (94.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.892    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.776     2.809    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.042     2.851 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         1.173     4.023    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X23Y31         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X23Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]/C
                         clock pessimism             -0.029     2.603    
                         clock uncertainty            0.391     2.994    
    SLICE_X23Y31         FDCE (Remov_fdce_C_CLR)     -0.154     2.840    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/CLR
                            (removal check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.183ns (5.763%)  route 2.992ns (94.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.892    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.776     2.809    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.042     2.851 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         1.216     4.067    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X24Y31         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]/C
                         clock pessimism             -0.029     2.603    
                         clock uncertainty            0.391     2.994    
    SLICE_X24Y31         FDCE (Remov_fdce_C_CLR)     -0.129     2.865    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/CLR
                            (removal check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.183ns (5.763%)  route 2.992ns (94.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.892    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.776     2.809    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.042     2.851 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         1.216     4.067    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X24Y31         FDCE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDCE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]/C
                         clock pessimism             -0.029     2.603    
                         clock uncertainty            0.391     2.994    
    SLICE_X24Y31         FDCE (Remov_fdce_C_CLR)     -0.129     2.865    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/PRE
                            (removal check against rising-edge clock pllclk0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.183ns (5.763%)  route 2.992ns (94.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.391ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.551     0.892    TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y29         FDRE                                         r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.776     2.809    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.042     2.851 f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/FSM_onehot_cstate[0]_i_2/O
                         net (fo=269, routed)         1.216     4.067    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/AR[0]
    SLICE_X24Y31         FDPE                                         f  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pllclk0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TFM_ZYNQ_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TFM_ZYNQ_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5579, routed)        0.817     1.187    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/s00_axi_aclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.240 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.784    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.813 r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk0buf/O
                         net (fo=6, routed)           0.819     2.632    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_8Mz
    SLICE_X24Y31         FDPE                                         r  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]/C
                         clock pessimism             -0.029     2.603    
                         clock uncertainty            0.391     2.994    
    SLICE_X24Y31         FDPE (Remov_fdpe_C_PRE)     -0.133     2.861    TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  1.206    





