Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2199 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x0cfce5ce

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x117cf06a

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2924/ 5280    55%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2823 cells, random placement wirelen = 70174.
Info:     at initial placer iter 0, wirelen = 752
Info:     at initial placer iter 1, wirelen = 760
Info:     at initial placer iter 2, wirelen = 751
Info:     at initial placer iter 3, wirelen = 752
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 752, spread = 25809, legal = 26856; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 1279, spread = 19484, legal = 20390; time = 0.07s
Info:     at iteration #3, type ALL: wirelen solved = 1923, spread = 19561, legal = 20289; time = 0.07s
Info:     at iteration #4, type ALL: wirelen solved = 2376, spread = 19271, legal = 19964; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 3169, spread = 17856, legal = 18593; time = 0.07s
Info:     at iteration #6, type ALL: wirelen solved = 3958, spread = 17097, legal = 18391; time = 0.07s
Info:     at iteration #7, type ALL: wirelen solved = 4840, spread = 16674, legal = 17660; time = 0.07s
Info:     at iteration #8, type ALL: wirelen solved = 5561, spread = 15936, legal = 16660; time = 0.07s
Info:     at iteration #9, type ALL: wirelen solved = 6070, spread = 16306, legal = 17404; time = 0.07s
Info:     at iteration #10, type ALL: wirelen solved = 6770, spread = 15665, legal = 16193; time = 0.07s
Info:     at iteration #11, type ALL: wirelen solved = 6869, spread = 15539, legal = 16365; time = 0.07s
Info:     at iteration #12, type ALL: wirelen solved = 7304, spread = 15399, legal = 15911; time = 0.07s
Info:     at iteration #13, type ALL: wirelen solved = 7799, spread = 15756, legal = 16408; time = 0.08s
Info:     at iteration #14, type ALL: wirelen solved = 8013, spread = 15667, legal = 16282; time = 0.06s
Info:     at iteration #15, type ALL: wirelen solved = 8366, spread = 15188, legal = 15719; time = 0.06s
Info:     at iteration #16, type ALL: wirelen solved = 8425, spread = 15220, legal = 15810; time = 0.06s
Info:     at iteration #17, type ALL: wirelen solved = 8786, spread = 15448, legal = 15712; time = 0.06s
Info:     at iteration #18, type ALL: wirelen solved = 8751, spread = 15512, legal = 15600; time = 0.06s
Info:     at iteration #19, type ALL: wirelen solved = 9097, spread = 15244, legal = 15480; time = 0.06s
Info:     at iteration #20, type ALL: wirelen solved = 9093, spread = 14933, legal = 15700; time = 0.06s
Info:     at iteration #21, type ALL: wirelen solved = 9294, spread = 14876, legal = 15143; time = 0.06s
Info:     at iteration #22, type ALL: wirelen solved = 9227, spread = 14827, legal = 15387; time = 0.06s
Info:     at iteration #23, type ALL: wirelen solved = 9716, spread = 14894, legal = 15748; time = 0.06s
Info:     at iteration #24, type ALL: wirelen solved = 9791, spread = 14700, legal = 15034; time = 0.06s
Info:     at iteration #25, type ALL: wirelen solved = 9572, spread = 14671, legal = 15460; time = 0.06s
Info:     at iteration #26, type ALL: wirelen solved = 9930, spread = 14677, legal = 14548; time = 0.06s
Info:     at iteration #27, type ALL: wirelen solved = 9609, spread = 15013, legal = 15598; time = 0.06s
Info:     at iteration #28, type ALL: wirelen solved = 10149, spread = 13365, legal = 14767; time = 0.06s
Info:     at iteration #29, type ALL: wirelen solved = 9728, spread = 13449, legal = 14855; time = 0.06s
Info:     at iteration #30, type ALL: wirelen solved = 9738, spread = 13790, legal = 14393; time = 0.06s
Info:     at iteration #31, type ALL: wirelen solved = 9724, spread = 14396, legal = 14425; time = 0.06s
Info:     at iteration #32, type ALL: wirelen solved = 9822, spread = 14282, legal = 14466; time = 0.06s
Info:     at iteration #33, type ALL: wirelen solved = 9863, spread = 13765, legal = 14968; time = 0.06s
Info:     at iteration #34, type ALL: wirelen solved = 9895, spread = 14317, legal = 15607; time = 0.07s
Info:     at iteration #35, type ALL: wirelen solved = 9951, spread = 14201, legal = 14533; time = 0.06s
Info: HeAP Placer Time: 3.07s
Info:   of which solving equations: 1.65s
Info:   of which spreading cells: 0.42s
Info:   of which strict legalisation: 0.18s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1795, wirelen = 14393
Info:   at iteration #5: temp = 0.000000, timing cost = 1469, wirelen = 12540
Info:   at iteration #10: temp = 0.000000, timing cost = 1423, wirelen = 12114
Info:   at iteration #15: temp = 0.000000, timing cost = 1423, wirelen = 11758
Info:   at iteration #20: temp = 0.000000, timing cost = 1438, wirelen = 11608
Info:   at iteration #25: temp = 0.000000, timing cost = 1434, wirelen = 11554
Info:   at iteration #26: temp = 0.000000, timing cost = 1434, wirelen = 11542 
Info: SA placement time 3.49s

Info: Max frequency for clock               'clk': 15.73 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.55 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 6.26 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 59.14 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 73.15 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 14621,  22061) |+
Info: [ 22061,  29501) |**+
Info: [ 29501,  36941) |**+
Info: [ 36941,  44381) |***+
Info: [ 44381,  51821) |**** 
Info: [ 51821,  59261) |***************************+
Info: [ 59261,  66701) |*******************+
Info: [ 66701,  74141) |****************************************************+
Info: [ 74141,  81581) |************************************************************ 
Info: [ 81581,  89021) | 
Info: [ 89021,  96461) |+
Info: [ 96461, 103901) |+
Info: [103901, 111341) |+
Info: [111341, 118781) |*+
Info: [118781, 126221) |*+
Info: [126221, 133661) |+
Info: [133661, 141101) |*****+
Info: [141101, 148541) |******************+
Info: [148541, 155981) |************+
Info: [155981, 163421) |**********************+
Info: Checksum: 0x0eb7ce91

Info: Routing..
Info: Setting up routing queue.
Info: Routing 9242 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       20        979 |   20   979 |      8297|       0.21       0.21|
Info:       2000 |      117       1882 |   97   903 |      7432|       0.16       0.38|
Info:       3000 |      349       2650 |  232   768 |      6745|       0.17       0.55|
Info:       4000 |      657       3342 |  308   692 |      6150|       0.24       0.79|
Info:       5000 |      857       4142 |  200   800 |      5441|       0.39       1.18|
Info:       6000 |      930       5069 |   73   927 |      4546|       0.18       1.36|
Info:       7000 |     1086       5913 |  156   844 |      3785|       0.27       1.63|
Info:       8000 |     1253       6746 |  167   833 |      3051|       0.31       1.94|
Info:       9000 |     1487       7512 |  234   766 |      2413|       0.42       2.36|
Info:      10000 |     1715       8284 |  228   772 |      1781|       0.48       2.85|
Info:      11000 |     2054       8945 |  339   661 |      1401|       0.58       3.42|
Info:      12000 |     2468       9531 |  414   586 |      1152|       0.65       4.07|
Info:      13000 |     2895      10104 |  427   573 |      1017|       0.61       4.68|
Info:      14000 |     3324      10675 |  429   571 |       883|       0.60       5.28|
Info:      15000 |     3722      11277 |  398   602 |       606|       0.59       5.86|
Info:      16000 |     4213      11786 |  491   509 |       502|       0.84       6.71|
Info:      17000 |     4605      12394 |  392   608 |       194|       0.79       7.50|
Info:      17959 |     5001      12958 |  396   564 |         0|       0.74       8.24|
Info: Routing complete.
Info: Router1 time 8.24s
Info: Checksum: 0x97de33d2

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.0  4.3    Net data_out[0] budget 3.063000 ns (4,15) -> (7,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  5.6  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.3    Net processor.dataMemOut_fwd_mux_out[0] budget 2.867000 ns (7,12) -> (7,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 10.3    Net processor.mem_fwd2_mux_out[0] budget 1.868000 ns (7,12) -> (8,11)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 11.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.0 15.6    Net data_WrData[0] budget 1.868000 ns (8,11) -> (16,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 16.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.3 19.1    Net processor.alu_mux_out[0] budget 2.249000 ns (16,15) -> (13,15)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 20.0  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 21.7    Net processor.alu_main.adder_input_b[0] budget 1.868000 ns (13,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 22.4  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 22.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 22.7  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 22.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 22.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 22.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 23.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 23.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 23.5  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 23.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 23.8  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 23.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 24.1  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.6 24.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (12,15) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 24.9  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 24.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.CIN
Info:  0.3 25.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 25.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 25.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 26.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 26.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 26.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 26.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 26.6  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 26.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 26.8  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.6 27.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (12,16) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.7  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.7 28.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.660000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I3
Info:  0.9 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.O
Info:  1.8 31.2    Net processor.alu_main.adder_output[17] budget 2.232000 ns (12,17) -> (13,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 32.5  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 34.2    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 2.460000 ns (13,18) -> (13,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 35.4  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 37.2    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3 budget 2.260000 ns (13,19) -> (14,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_LC.I3
Info:  0.9 38.1  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_LC.O
Info:  1.8 39.8    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I3 budget 2.429000 ns (14,20) -> (14,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_LC.I3
Info:  0.9 40.7  Source processor.alu_main.ALUOut_SB_LUT4_O_21_LC.O
Info:  1.8 42.5    Net processor.alu_result[17] budget 3.094000 ns (14,21) -> (13,21)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_14_LC.I1
Info:  1.2 43.7  Source processor.lui_mux.out_SB_LUT4_O_14_LC.O
Info:  3.7 47.4    Net data_addr[17] budget 4.629000 ns (13,21) -> (14,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 48.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 51.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 4.629000 ns (14,13) -> (12,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 52.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 53.9    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (12,14) -> (12,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 54.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.0 57.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (12,14) -> (12,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 59.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.6 64.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.339000 ns (12,21) -> (15,5)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info:  0.1 64.7  Setup data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info: 22.6 ns logic, 42.1 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 2.204000 ns (1,16) -> (1,17)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.868000 ns (1,17) -> (1,18)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 2.215000 ns (1,18) -> (1,17)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.8 12.9    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 2.203000 ns (1,17) -> (5,17)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.1  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 17.7    Net processor.mfwd2 budget 3.241000 ns (5,17) -> (7,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 18.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 20.3    Net processor.mem_fwd2_mux_out[0] budget 1.868000 ns (7,12) -> (8,11)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 21.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.0 25.6    Net data_WrData[0] budget 1.868000 ns (8,11) -> (16,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 26.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.3 29.1    Net processor.alu_mux_out[0] budget 2.249000 ns (16,15) -> (13,15)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 30.0  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 31.7    Net processor.alu_main.adder_input_b[0] budget 1.868000 ns (13,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 32.4  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 32.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 33.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 33.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 34.1  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.6 34.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (12,15) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 35.5  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 35.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 35.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 35.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 36.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 36.6  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 36.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 36.9  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.6 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (12,16) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 39.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 39.4  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 39.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.6  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 40.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (12,17) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 40.5  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 40.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 40.8  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 40.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 41.0  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 41.6  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 41.9  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 41.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 42.1  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 42.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 42.4  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  1.2 43.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (12,18) -> (12,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.I3
Info:  0.9 44.5  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.O
Info:  4.4 48.9    Net processor.alu_main.adder_output[31] budget 3.166000 ns (12,19) -> (14,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 50.1  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 51.9    Net processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.278000 ns (14,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 52.8  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.7 56.5    Net processor.alu_main.ALUOut_SB_LUT4_O_I3 budget 3.323000 ns (15,9) -> (15,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_LC.I3
Info:  0.9 57.3  Source processor.alu_main.ALUOut_SB_LUT4_O_LC.O
Info:  3.7 61.0    Net processor.alu_result[31] budget 3.460000 ns (15,17) -> (15,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 62.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 64.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 1.922000 ns (15,8) -> (15,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 65.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 67.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 1.922000 ns (15,7) -> (15,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 68.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 70.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0 budget 2.434000 ns (15,7) -> (15,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I0
Info:  1.2 71.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I0
Info: 28.0 ns logic, 43.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.O
Info:  4.9  6.3    Net led[6]$SB_IO_OUT budget 81.943001 ns (10,15) -> (6,0)
Info:                Sink led[6]$sb_io.D_OUT_0
Info: 1.4 ns logic, 4.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.0  4.3    Net data_out[0] budget 3.063000 ns (4,15) -> (7,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  5.6  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.3    Net processor.dataMemOut_fwd_mux_out[0] budget 2.867000 ns (7,12) -> (7,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 10.3    Net processor.mem_fwd2_mux_out[0] budget 1.868000 ns (7,12) -> (8,11)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 11.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.0 15.6    Net data_WrData[0] budget 1.868000 ns (8,11) -> (16,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 16.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.3 19.1    Net processor.alu_mux_out[0] budget 2.249000 ns (16,15) -> (13,15)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 20.0  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 21.7    Net processor.alu_main.adder_input_b[0] budget 1.868000 ns (13,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 22.4  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 22.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 22.7  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 22.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 22.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 22.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 23.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 23.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 23.5  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 23.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 23.8  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 23.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 24.1  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.6 24.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (12,15) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 24.9  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 24.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.CIN
Info:  0.3 25.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 25.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 25.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 26.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 26.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 26.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 26.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 26.6  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 26.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 26.8  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.6 27.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (12,16) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.7  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.8  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 28.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 29.1  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 29.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 30.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (12,17) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 30.5  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 30.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 31.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 31.6  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 31.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 31.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 32.1  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (12,18) -> (12,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  1.2 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (12,18) -> (12,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.I3
Info:  0.9 34.5  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.O
Info:  4.4 38.9    Net processor.alu_main.adder_output[31] budget 3.166000 ns (12,19) -> (14,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 40.1  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 41.9    Net processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.278000 ns (14,9) -> (15,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 42.7  Source processor.alu_main.ALUOut_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.7 46.4    Net processor.alu_main.ALUOut_SB_LUT4_O_I3 budget 3.323000 ns (15,9) -> (15,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_LC.I3
Info:  0.9 47.3  Source processor.alu_main.ALUOut_SB_LUT4_O_LC.O
Info:  3.7 51.0    Net processor.alu_result[31] budget 3.460000 ns (15,17) -> (15,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 52.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 54.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 1.922000 ns (15,8) -> (15,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 55.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 57.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 1.922000 ns (15,7) -> (15,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 58.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 60.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0 budget 2.434000 ns (15,7) -> (15,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I0
Info:  1.2 61.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I0
Info: 25.0 ns logic, 36.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 2.204000 ns (1,16) -> (1,17)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.868000 ns (1,17) -> (1,18)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 2.215000 ns (1,18) -> (1,17)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.8 12.9    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 2.203000 ns (1,17) -> (5,17)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.1  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 17.7    Net processor.mfwd2 budget 3.241000 ns (5,17) -> (7,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 18.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 20.3    Net processor.mem_fwd2_mux_out[0] budget 1.868000 ns (7,12) -> (8,11)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 21.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.0 25.6    Net data_WrData[0] budget 1.868000 ns (8,11) -> (16,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 26.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.3 29.1    Net processor.alu_mux_out[0] budget 2.249000 ns (16,15) -> (13,15)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 30.0  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 31.7    Net processor.alu_main.adder_input_b[0] budget 1.868000 ns (13,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 32.4  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 32.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 33.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 33.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 34.1  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.6 34.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (12,15) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 35.5  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 35.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 35.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 35.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 36.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 36.6  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 36.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 36.9  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.6 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (12,16) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.7 38.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.660000 ns (12,17) -> (12,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I3
Info:  0.9 39.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.O
Info:  1.8 41.3    Net processor.alu_main.adder_output[17] budget 2.232000 ns (12,17) -> (13,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 42.5  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 44.3    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 2.460000 ns (13,18) -> (13,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 45.5  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 47.2    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3 budget 2.260000 ns (13,19) -> (14,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_LC.I3
Info:  0.9 48.1  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_LC.O
Info:  1.8 49.9    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I3 budget 2.429000 ns (14,20) -> (14,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_LC.I3
Info:  0.9 50.7  Source processor.alu_main.ALUOut_SB_LUT4_O_21_LC.O
Info:  1.8 52.5    Net processor.alu_result[17] budget 3.094000 ns (14,21) -> (13,21)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_14_LC.I1
Info:  1.2 53.7  Source processor.lui_mux.out_SB_LUT4_O_14_LC.O
Info:  3.7 57.4    Net data_addr[17] budget 4.629000 ns (13,21) -> (14,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 58.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 61.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 4.629000 ns (14,13) -> (12,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 62.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 63.9    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (12,14) -> (12,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 64.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.0 67.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (12,14) -> (12,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 69.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.6 74.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.339000 ns (12,21) -> (15,5)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info:  0.1 74.7  Setup data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info: 25.6 ns logic, 49.2 ns routing

Info: Max frequency for clock               'clk': 15.46 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.03 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 6.29 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 61.26 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 74.73 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 12053,  19622) |+
Info: [ 19622,  27191) |*+
Info: [ 27191,  34760) |**+
Info: [ 34760,  42329) |***+
Info: [ 42329,  49898) |**+
Info: [ 49898,  57467) |********************+
Info: [ 57467,  65036) |******************+
Info: [ 65036,  72605) |*******************************************+
Info: [ 72605,  80174) |************************************************************ 
Info: [ 80174,  87743) | 
Info: [ 87743,  95312) |+
Info: [ 95312, 102881) |+
Info: [102881, 110450) |+
Info: [110450, 118019) |*+
Info: [118019, 125588) |+
Info: [125588, 133157) |+
Info: [133157, 140726) |+
Info: [140726, 148295) |***************+
Info: [148295, 155864) |****************+
Info: [155864, 163433) |********************+
