Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jan 28 15:54:59 2025
| Host         : galadhon.ifi.uio.no running 64-bit unknown
| Command      : report_methodology -file first_methodology_drc_routed.rpt -pb first_methodology_drc_routed.pb -rpx first_methodology_drc_routed.rpx
| Design       : first
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 13         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on inp[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on inp[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on inp[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on inp[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on load relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on up relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on count[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on count[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on count[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on count[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on max_count relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on min_count relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


