dma_addr_t	,	T_3
DIV_ROUND_UP	,	F_65
of_match_device	,	F_86
stm32_dma_chan_irq	,	F_45
writel_relaxed	,	F_9
num_periods	,	V_126
stm32_dma_free_chan_resources	,	F_77
dst_bus_width	,	V_95
"Error: No device match found\n"	,	L_24
stm32_dma_handle_chan_done	,	F_41
request_line	,	V_151
vchan_init	,	F_101
stm32_dma_of_match	,	V_171
dev	,	V_12
len	,	V_121
"STM32 DMA DMA OF registration failed %d\n"	,	L_29
DMA_MEM_TO_DEV	,	V_98
dma_sfcr	,	V_37
STM32_DMA_FIFO_THRESHOLD_FULL	,	V_137
state	,	V_143
stm32_dma_irq_status	,	F_17
scr	,	V_66
for_each_sg	,	F_58
stm32_dma_desc_residue	,	F_68
"request_irq failed with err %d channel %d\n"	,	L_28
sg_req	,	V_72
"SCR:   0x%08x\n"	,	L_5
DMA_COMPLETE	,	V_144
DMA_PRIVATE	,	V_181
to_stm32_dma_chan	,	F_3
"NDTR:  0x%08x\n"	,	L_6
node	,	V_83
stm32_dma_issue_pending	,	F_48
vchan_find_desc	,	F_72
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_26
sfcr	,	V_71
reset_control_deassert	,	F_97
stm32_dma_sg_req	,	V_18
xfer_count	,	V_130
of_node	,	V_177
args_count	,	V_159
GFP_KERNEL	,	V_173
device	,	V_5
"Dma bus width not supported\n"	,	L_1
dst_maxburst	,	V_35
LIST_HEAD	,	F_28
dma_async_device_unregister	,	F_108
devid	,	V_85
"Invalid segment length %d\n"	,	L_16
device_prep_dma_cyclic	,	V_188
maxburst	,	V_29
src_addr_width	,	V_92
"CT=1 &lt;=&gt; SM0AR: 0x%08x\n"	,	L_11
STM32_DMA_MAX_DATA_ITEMS	,	V_122
STM32_DMA_MAX_CHANNELS	,	V_161
STM32_DMA_SCR_PFCTRL	,	V_120
STM32_DMA_SCR_PBURST	,	F_54
dma_spec	,	V_155
stm32_dma_read	,	F_6
"nb items not supported\n"	,	L_17
rst	,	V_178
device_issue_pending	,	V_186
of_dma_controller_register	,	F_105
sg	,	V_115
EBUSY	,	V_57
STM32_DMA_SPAR	,	F_35
of_phandle_args	,	V_154
DMA_MEM_TO_MEM	,	V_199
stm32_dma_chan_reg	,	V_73
stm32_dma_set_xfer_param	,	F_50
scatterlist	,	V_111
devm_ioremap_resource	,	F_89
c	,	V_8
stm32_dma_disable_chan	,	F_19
STM32_DMA_SFCR_DMDIS	,	V_136
vchan	,	V_4
cfg	,	V_148
irq	,	V_84
src_addr	,	V_103
i	,	V_117
regs	,	V_109
STM32_DMA_SCR_MINC	,	V_133
dma_async_device_register	,	F_102
dst_addr_width	,	V_93
jiffies	,	V_54
STM32_DMA_SCR_EN	,	V_55
of_property_read_bool	,	F_93
period_len	,	V_125
config	,	V_42
platform_device	,	V_163
"%s(): clearing interrupt: 0x%08x\n"	,	L_4
dd	,	V_166
STM32_DMA_HISR	,	V_48
"DMA error: status=0x%08x\n"	,	L_13
tx	,	V_145
STM32_DMA_SCR_DBM	,	V_80
ndtr	,	V_67
stm32_dma_probe	,	F_85
dev_dbg	,	F_26
dest	,	V_128
STM32_DMA_SCR_MSIZE	,	F_53
stm32_dma_set_config	,	F_81
INIT_LIST_HEAD	,	F_100
stm32_dma_configure_next_sg	,	F_40
stm32_dma_alloc_chan_resources	,	F_74
STM32_DMA_TCI	,	V_86
reg	,	V_14
STM32_DMA_BYTE	,	V_23
STM32_DMA_SCR_MSIZE_MASK	,	V_106
dst_addr	,	V_100
"Dma direction is not supported\n"	,	L_14
sgl	,	V_112
STM32_DMA_SCR_PBURST_MASK	,	V_107
stm32_dma_prep_dma_cyclic	,	F_63
reset_control_assert	,	F_95
ret	,	V_59
src_bus_width	,	V_94
res	,	V_170
STM32_DMA_DEV_TO_MEM	,	V_102
stm32_dma_dump_reg	,	F_33
num_sgs	,	V_17
count	,	V_139
vdesc	,	V_11
dma_slave_config	,	V_41
vchan_get_all_descriptors	,	F_30
STM32_DMA_HIFCR	,	V_51
stm32_dma_chan	,	V_2
spin_unlock_irqrestore	,	F_31
dma_async_tx_descriptor	,	V_110
readl_relaxed	,	F_7
channels	,	V_196
"CT=0 &lt;=&gt; SM1AR: 0x%08x\n"	,	L_12
sg_dma_address	,	F_60
dma_sm0ar	,	V_77
platform_get_resource	,	F_88
STM32_DMA_SFCR_FTH_MASK	,	V_153
dma_cookie_status	,	F_71
STM32_DMA_SCR_CT	,	V_81
dma_slave_buswidth	,	V_20
desc	,	V_65
vchan_cyclic_callback	,	F_42
"number of items not supported\n"	,	L_21
stm32_dma_slave_config	,	F_16
dma_spar	,	V_76
device_fc	,	V_119
STM32_DMA_MEM_TO_DEV	,	V_99
"Dma burst size not supported\n"	,	L_2
stm32_dma_set_fifo_config	,	F_15
timeout	,	V_53
dmadev	,	V_13
dev_err	,	F_13
STM32_DMA_BURST_INCR16	,	V_33
list_del	,	F_43
dma_chan	,	V_7
kzalloc	,	F_11
stm32_dma_terminate_all	,	F_27
vchan_next_desc	,	F_39
device_free_chan_resources	,	V_184
src_maxburst	,	V_34
of_device_id	,	V_167
dma_sndtr	,	V_79
stm32_dma_irq_clear	,	F_18
buf_addr	,	V_123
devm_clk_get	,	F_92
"SM1AR: 0x%08x\n"	,	L_9
dma_tx_state	,	V_142
cap_mask	,	V_180
STM32_DMA_SCR_PSIZE_GET	,	F_69
start	,	V_203
spin_unlock	,	F_47
clk_disable_unprepare	,	F_76
dma_sconfig	,	V_43
config_init	,	V_44
device_alloc_chan_resources	,	V_183
BIT	,	F_99
STM32_DMA_SCR_PSIZE_MASK	,	V_105
residue	,	V_138
STM32_DMA_LIFCR	,	V_52
"st,mem2mem"	,	L_26
stm32_dma_init	,	F_109
STM32_DMA_SCR_DIR_MASK	,	V_104
STM32_DMA_SFCR_FEIE	,	V_61
dma_sm1ar	,	V_78
src_burst_size	,	V_96
base	,	V_15
ENOMEM	,	V_174
desc_free	,	V_200
vchan_cookie_complete	,	F_44
dma_transfer_direction	,	V_89
STM32_DMA_MEM_TO_MEM	,	V_132
dma_get_slave_channel	,	F_84
stm32_dma_alloc_desc	,	F_10
dev_info	,	F_107
STM32_DMA_LISR	,	V_49
STM32_DMA_SCR_MBURST	,	F_55
sm1ar	,	V_70
DMA_CYCLIC	,	V_182
STM32_DMA_SCR_CIRC	,	V_127
DMA_RESIDUE_GRANULARITY_BURST	,	V_195
stm32_dma_get_width	,	F_12
context	,	V_114
lock	,	V_64
stm32_dma_start_transfer	,	F_38
GFP_NOWAIT	,	V_19
id	,	V_47
device_tx_status	,	V_185
STM32_DMA_SM0AR	,	F_36
src_addr_widths	,	V_191
ddev	,	V_6
val	,	V_16
buswidth	,	V_91
clk	,	V_146
residue_granularity	,	V_194
cookie	,	V_141
dma_scr	,	V_39
device_prep_slave_sg	,	V_187
STM32_DMA_SCR	,	F_21
IRQ_HANDLED	,	V_88
dst_burst_size	,	V_97
STM32_DMA_SCR_IRQ_MASK	,	V_60
STM32_DMA_BURST_SINGLE	,	V_30
STM32_DMA_BURST_INCR4	,	V_31
__func__	,	V_56
next_sg	,	V_75
"%s: timeout!\n"	,	L_3
channel_id	,	V_160
stm32_dma_driver	,	V_204
STM32_DMA_BURST_INCR8	,	V_32
status	,	V_58
sm0ar	,	V_69
ENODEV	,	V_172
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_24
"Invalid buffer/period len\n"	,	L_18
STM32_DMA_SCR_PINC	,	V_134
EPERM	,	V_74
kfree	,	F_62
vchan_free_chan_resources	,	F_78
device_prep_dma_memcpy	,	V_198
of_dma_data	,	V_158
flags	,	V_45
stm32_dma_clear_reg	,	F_56
stream_config	,	V_149
IORESOURCE_IRQ	,	V_201
"No irq resource for chan %d\n"	,	L_27
stm32_dma_cfg	,	V_147
STM32_DMA_SM1AR	,	F_37
stm32_dma_desc_free	,	F_80
STM32_DMA_SNDTR	,	F_34
cond_resched	,	F_23
clk_prepare_enable	,	F_75
"Request not allowed when dma busy\n"	,	L_20
STM32_DMA_SCR_TEIE	,	V_135
STM32_DMA_SCR_DIR	,	F_51
err	,	V_118
STM32_DMA_WORD	,	V_27
"SM0AR: 0x%08x\n"	,	L_8
stm32_dma_tx_status	,	F_70
platform_driver_probe	,	F_110
device_terminate_all	,	V_190
EINVAL	,	V_28
stm32_dma_desc	,	V_9
to_stm32_dma_desc	,	F_4
vchan_issue_pending	,	F_49
dst_addr_widths	,	V_192
DMA_DEV_TO_MEM	,	V_101
"buf_len not multiple of period_len\n"	,	L_19
width	,	V_21
__init	,	T_6
udelay	,	F_96
chan_reg	,	V_36
dma_status	,	V_140
spar	,	V_68
chan	,	V_3
dma_device	,	V_165
cyclic	,	V_82
nb_data_items	,	V_116
"Freeing channel %d\n"	,	L_23
device_config	,	V_189
dma_set_residue	,	F_73
"Error: Missing controller clock\n"	,	L_25
threshold	,	V_152
size_t	,	T_4
STM32_DMA_HALF_WORD	,	V_25
ofdma	,	V_157
"dma channel is not configured\n"	,	L_15
vchan_dma_desc_free_list	,	F_32
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_22
stm32_dma_prep_dma_memcpy	,	F_64
pdev	,	V_164
u32	,	T_1
STM32_DMA_SCR_REQ	,	F_82
stm32_dma_get_dev	,	F_1
"SFCR:  0x%08x\n"	,	L_10
time_after_eq	,	F_22
STM32_DMA_SFCR	,	F_25
of_dma	,	V_156
offset	,	V_131
dma_cookie_t	,	T_5
resource	,	V_169
"clk_prepare_enable failed: %d\n"	,	L_22
PTR_ERR	,	F_91
dma_isr	,	V_46
directions	,	V_193
spin_lock_irqsave	,	F_29
"STM32 DMA driver registered\n"	,	L_30
stm32_dma_device	,	V_1
chan2dev	,	F_5
DMA_SLAVE	,	V_179
sg_len	,	V_113
platform_set_drvdata	,	F_106
devm_kzalloc	,	F_87
mem2mem	,	V_176
vchan_tx_prep	,	F_61
stm32_dma_write	,	F_8
STM32_DMA_SFCR_MASK	,	V_38
STM32_DMA_MAX_REQUEST_ID	,	V_162
devm_reset_control_get	,	F_94
head	,	V_63
dma_cap_set	,	F_98
msecs_to_jiffies	,	F_20
STM32_DMA_SCR_DMEIE	,	V_40
STM32_DMA_SFCR_FTH	,	F_67
busy	,	V_62
STM32_DMA_SCR_CFG_MASK	,	V_150
stm32_dma_of_xlate	,	F_83
spin_lock	,	F_46
buf_len	,	V_124
STM32_DMA_SCR_PSIZE	,	F_52
IORESOURCE_MEM	,	V_175
dma_ifcr	,	V_50
direction	,	V_90
dev_name	,	F_104
STM32_DMA_SCR_TCIE	,	V_87
src	,	V_129
"SPAR:  0x%08x\n"	,	L_7
irqreturn_t	,	T_2
stm32_dma_get_burst	,	F_14
match	,	V_168
to_virt_chan	,	F_79
sg_dma_len	,	F_59
stm32_dma_prep_slave_sg	,	F_57
virt_dma_desc	,	V_10
STM32_DMA_SCR_MBURST_MASK	,	V_108
err_unregister	,	V_202
container_of	,	F_2
min_t	,	F_66
DMA_MEMCPY	,	V_197
stm32_dma_stop	,	F_24
IS_ERR	,	F_90
devm_request_irq	,	F_103
