
---------- Begin Simulation Statistics ----------
final_tick                                  263554011                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 604988                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665876                       # Number of bytes of host memory used
host_op_rate                                   687529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.95                       # Real time elapsed on the host
host_tick_rate                              135201548                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1179251                       # Number of instructions simulated
sim_ops                                       1340215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000264                       # Number of seconds simulated
sim_ticks                                   263554011                       # Number of ticks simulated
system.cpu.Branches                            241485                       # Number of branches fetched
system.cpu.committedInsts                     1179251                       # Number of instructions committed
system.cpu.committedOps                       1340215                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          4183397                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               4183396.984127                       # Number of busy cycles
system.cpu.num_cc_register_reads              4739603                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              728135                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       175031                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                       34306                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.015873                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1142475                       # Number of integer alu accesses
system.cpu.num_int_insts                      1142475                       # number of integer instructions
system.cpu.num_int_register_reads             1824189                       # number of times the integer registers were read
system.cpu.num_int_register_writes             780323                       # number of times the integer registers were written
system.cpu.num_load_insts                      242562                       # Number of load instructions
system.cpu.num_mem_refs                        407694                       # number of memory refs
system.cpu.num_store_insts                     165132                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  42                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 12                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    930541     68.59%     68.59% # Class of executed instruction
system.cpu.op_class::IntMult                    18349      1.35%     69.95% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 14      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     69.95% # Class of executed instruction
system.cpu.op_class::MemRead                   242562     17.88%     87.83% # Class of executed instruction
system.cpu.op_class::MemWrite                  165132     12.17%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1356598                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           80                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          847                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       386923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386943                       # number of overall hits
system.cpu.dcache.overall_hits::total          386943                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          475                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            475                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          484                       # number of overall misses
system.cpu.dcache.overall_misses::total           484                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27569745                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27569745                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27569745                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27569745                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       387398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       387398                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       387427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       387427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001226                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001226                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001249                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58041.568421                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58041.568421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56962.283058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56962.283058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27416529                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27416529                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27758682                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27758682                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001221                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001221                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57963.063425                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57963.063425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57951.319415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57951.319415                       # average overall mshr miss latency
system.cpu.dcache.replacements                     11                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5018139                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5018139                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       232371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       232371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52822.515789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52822.515789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4912803                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4912803                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52825.838710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52825.838710                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       154647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         154647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22551606                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22551606                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       155027                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       155027                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59346.331579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59346.331579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22503726                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22503726                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59220.331579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59220.331579                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.310345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.310345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       342153                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       342153                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 57025.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57025.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       133245                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       133245                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66622.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66622.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       132993                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       132993                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000990                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000990                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 66496.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66496.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           384.479748                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              391462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               481                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            813.850312                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145341                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   384.479748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.375469                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.375469                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.458984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            783415                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           783415                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1349628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1349628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1349628                       # number of overall hits
system.cpu.icache.overall_hits::total         1349628                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          297                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            297                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          297                       # number of overall misses
system.cpu.icache.overall_misses::total           297                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16547454                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16547454                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16547454                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16547454                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1349925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1349925                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1349925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1349925                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000220                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000220                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55715.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55715.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55715.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55715.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           58                       # number of writebacks
system.cpu.icache.writebacks::total                58                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          297                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          297                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16510032                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16510032                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16510032                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16510032                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55589.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55589.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55589.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55589.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     58                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1349628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1349628                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          297                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           297                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16547454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16547454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1349925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1349925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55715.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55715.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16510032                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16510032                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55589.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55589.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           212.873886                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1349925                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               297                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4545.202020                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             78372                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   212.873886                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.415769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.415769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2700147                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2700147                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    263554011                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                        63                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                       26                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                      26                       # number of overall hits
system.l2.demand_misses::.cpu.inst                280                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                472                       # number of demand (read+write) misses
system.l2.demand_misses::total                    752                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               280                       # number of overall misses
system.l2.overall_misses::.cpu.data               472                       # number of overall misses
system.l2.overall_misses::total                   752                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     16424982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     27781929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44206911                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     16424982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     27781929                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44206911                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              297                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              481                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  778                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             297                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             481                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 778                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.942761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.981289                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966581                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.942761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.981289                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966581                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 58660.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 58860.019068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58785.785904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 58660.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 58860.019068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58785.785904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              752                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     16063486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     27172469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     43235955                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     16063486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     27172469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     43235955                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.942761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.981289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.966581                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.942761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.981289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966581                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 57369.592857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 57568.790254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57494.621011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 57369.592857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 57568.790254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57494.621011                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            5                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                5                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           54                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               54                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           54                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           54                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 380                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     22431843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      22431843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 59031.165789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59031.165789                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     21940971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21940971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 57739.397368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57739.397368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     16424982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     16424982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.942761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 58660.650000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 58660.650000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     16063486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     16063486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.942761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 57369.592857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 57369.592857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5350086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5350086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.910891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 58153.108696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 58153.108696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5231498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5231498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.910891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56864.108696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 56864.108696                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   611.147961                       # Cycle average of tags in use
system.l2.tags.total_refs                         842                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       752                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.119681                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       229.364057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       381.783904                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.022949                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7488                       # Number of tag accesses
system.l2.tags.data_accesses                     7488                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000547526                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         752                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       752                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   752                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   48128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    182.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     263469276                       # Total gap between requests
system.mem_ctrls.avgGap                     350358.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        17920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        30208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 67993653.111202314496                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 114617872.387455329299                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          280                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          472                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      7052572                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     12050919                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25187.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25531.61                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        17920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        30208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         48128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          280                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            752                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     67993653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    114617872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        182611525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     67993653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67993653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     67993653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    114617872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       182611525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  752                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5003491                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3760000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           19103491                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6653.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25403.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 606                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          139                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   337.956835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   224.899876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   300.090563                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           32     23.02%     23.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           40     28.78%     51.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           13      9.35%     61.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           21     15.11%     76.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            9      6.47%     82.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      2.88%     85.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            6      4.32%     89.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      2.16%     92.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           11      7.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          139                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 48128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              182.611525                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          292740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          140415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1449420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     20925270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     83583840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     126674805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   480.640778                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    217111576                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     37862435                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          749700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          387090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        3919860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     81587520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     32499840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     139427130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.026781                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     83830304                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    171143707                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                372                       # Transaction distribution
system.membus.trans_dist::ReadExReq               380                       # Transaction distribution
system.membus.trans_dist::ReadExResp              380                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        48128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   48128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               752                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     752    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 752                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1090739                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3996249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           58                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             380                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           297                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          652                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1625                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  53824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              778                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020566                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.142016                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    762     97.94%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      2.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                778                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    263554011                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              61299                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             56133                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             90909                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
