<html><body><samp><pre>
<!@TC:1460383750>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: SKYLINE

#Implementation: testverilog

<a name=compilerReport1>$ Start of Compile</a>
#Mon Apr 11 22:09:10 2016

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1460383750> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"E:\grade-3_2\isp_project\testverilog\testverilog.h"
@I::"E:\grade-3_2\isp_project\testverilog\random.v"
Verilog syntax check successful!
Selecting top level module random
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\grade-3_2\isp_project\testverilog\random.v:1:7:1:13:@N:CG364:@XP_MSG">random.v(1)</a><!@TM:1460383750> | Synthesizing module random

<a name=error2><font color=red>@E:<a href="@E:CG478:@XP_HELP">CG478</a> : <a href="E:\grade-3_2\isp_project\testverilog\random.v:7:16:7:24:@E:CG478:@XP_MSG">random.v(7)</a><!@TM:1460383750> | Expression size is either 0 or could not be determined.</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 11 22:09:10 2016

###########################################################]

</pre></samp></body></html>
