

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Thu May 22 16:58:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13462544|  13462544|  0.135 sec|  0.135 sec|  13462544|  13462544|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%gate_f = alloca i64 1" [lstm_hls/rnn.cpp:52]   --->   Operation 9 'alloca' 'gate_f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%gate_i = alloca i64 1" [lstm_hls/rnn.cpp:53]   --->   Operation 10 'alloca' 'gate_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stat_C = alloca i64 1" [lstm_hls/rnn.cpp:54]   --->   Operation 11 'alloca' 'stat_C' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%C_t = alloca i64 1" [lstm_hls/rnn.cpp:55]   --->   Operation 12 'alloca' 'C_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gate_o = alloca i64 1" [lstm_hls/rnn.cpp:56]   --->   Operation 13 'alloca' 'gate_o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h_t = alloca i64 1" [lstm_hls/rnn.cpp:57]   --->   Operation 14 'alloca' 'h_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_1, i32 %gate_f"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_2, i32 %gate_i"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_3, i32 %stat_C"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_4, i32 %C_t"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_5, i32 %gate_o"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_6, i32 %h_t"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_32, i32 %res"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.09>
ST_2 : Operation 22 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_1, i32 %gate_f"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 23 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_2, i32 %gate_i"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 24 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_3, i32 %stat_C"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_4, i32 %C_t"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 26 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_5, i32 %gate_o"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_6, i32 %h_t"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/2] (4.91ns)   --->   "%call_ln0 = call void @infer_Pipeline_32, i32 %res"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Outline_VITIS_LOOP_63_1, i32 %gate_o, i32 %h_t, i32 %stat_C, i32 %C_t, i32 %gate_i, i32 %gate_f, i32 %input_r, i32 %Weight0_f, i32 %Bias0_f, i32 %Weight0_i, i32 %Bias0_i, i32 %Weight0_c, i32 %Bias0_c, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i32 %Weight0_o, i32 %Bias0_o"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 30 [1/2] (1.78ns)   --->   "%call_ln0 = call void @infer_Outline_VITIS_LOOP_63_1, i32 %gate_o, i32 %h_t, i32 %stat_C, i32 %C_t, i32 %gate_i, i32 %gate_f, i32 %input_r, i32 %Weight0_f, i32 %Bias0_f, i32 %Weight0_i, i32 %Bias0_i, i32 %Weight0_c, i32 %Bias0_c, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i32 %Weight0_o, i32 %Bias0_o"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13, i32 %h_t, i32 %res, i32 %Weight_lc"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13, i32 %h_t, i32 %res, i32 %Weight_lc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_110, i32 %res, i32 %Bias_lc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_110, i32 %res, i32 %Bias_lc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [lstm_hls/rnn.cpp:151]   --->   Operation 35 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 5.091ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'infer_Pipeline_1' [22]  (5.091 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.780ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'infer_Outline_VITIS_LOOP_63_1' [28]  (1.780 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
