$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Thu Mar 16 17:05:09 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 palavra_controle [11] $end
$var wire 1 1 palavra_controle [10] $end
$var wire 1 2 palavra_controle [9] $end
$var wire 1 3 palavra_controle [8] $end
$var wire 1 4 palavra_controle [7] $end
$var wire 1 5 palavra_controle [6] $end
$var wire 1 6 palavra_controle [5] $end
$var wire 1 7 palavra_controle [4] $end
$var wire 1 8 palavra_controle [3] $end
$var wire 1 9 palavra_controle [2] $end
$var wire 1 : palavra_controle [1] $end
$var wire 1 ; palavra_controle [0] $end
$var wire 1 < PC_OUT [8] $end
$var wire 1 = PC_OUT [7] $end
$var wire 1 > PC_OUT [6] $end
$var wire 1 ? PC_OUT [5] $end
$var wire 1 @ PC_OUT [4] $end
$var wire 1 A PC_OUT [3] $end
$var wire 1 B PC_OUT [2] $end
$var wire 1 C PC_OUT [1] $end
$var wire 1 D PC_OUT [0] $end
$var wire 1 E SW [9] $end
$var wire 1 F SW [8] $end
$var wire 1 G SW [7] $end
$var wire 1 H SW [6] $end
$var wire 1 I SW [5] $end
$var wire 1 J SW [4] $end
$var wire 1 K SW [3] $end
$var wire 1 L SW [2] $end
$var wire 1 M SW [1] $end
$var wire 1 N SW [0] $end

$scope module i1 $end
$var wire 1 O gnd $end
$var wire 1 P vcc $end
$var wire 1 Q unknown $end
$var wire 1 R devoe $end
$var wire 1 S devclrn $end
$var wire 1 T devpor $end
$var wire 1 U ww_devoe $end
$var wire 1 V ww_devclrn $end
$var wire 1 W ww_devpor $end
$var wire 1 X ww_palavra_controle [11] $end
$var wire 1 Y ww_palavra_controle [10] $end
$var wire 1 Z ww_palavra_controle [9] $end
$var wire 1 [ ww_palavra_controle [8] $end
$var wire 1 \ ww_palavra_controle [7] $end
$var wire 1 ] ww_palavra_controle [6] $end
$var wire 1 ^ ww_palavra_controle [5] $end
$var wire 1 _ ww_palavra_controle [4] $end
$var wire 1 ` ww_palavra_controle [3] $end
$var wire 1 a ww_palavra_controle [2] $end
$var wire 1 b ww_palavra_controle [1] $end
$var wire 1 c ww_palavra_controle [0] $end
$var wire 1 d ww_CLOCK_50 $end
$var wire 1 e ww_KEY [3] $end
$var wire 1 f ww_KEY [2] $end
$var wire 1 g ww_KEY [1] $end
$var wire 1 h ww_KEY [0] $end
$var wire 1 i ww_SW [9] $end
$var wire 1 j ww_SW [8] $end
$var wire 1 k ww_SW [7] $end
$var wire 1 l ww_SW [6] $end
$var wire 1 m ww_SW [5] $end
$var wire 1 n ww_SW [4] $end
$var wire 1 o ww_SW [3] $end
$var wire 1 p ww_SW [2] $end
$var wire 1 q ww_SW [1] $end
$var wire 1 r ww_SW [0] $end
$var wire 1 s ww_PC_OUT [8] $end
$var wire 1 t ww_PC_OUT [7] $end
$var wire 1 u ww_PC_OUT [6] $end
$var wire 1 v ww_PC_OUT [5] $end
$var wire 1 w ww_PC_OUT [4] $end
$var wire 1 x ww_PC_OUT [3] $end
$var wire 1 y ww_PC_OUT [2] $end
$var wire 1 z ww_PC_OUT [1] $end
$var wire 1 { ww_PC_OUT [0] $end
$var wire 1 | ww_LEDR [9] $end
$var wire 1 } ww_LEDR [8] $end
$var wire 1 ~ ww_LEDR [7] $end
$var wire 1 !! ww_LEDR [6] $end
$var wire 1 "! ww_LEDR [5] $end
$var wire 1 #! ww_LEDR [4] $end
$var wire 1 $! ww_LEDR [3] $end
$var wire 1 %! ww_LEDR [2] $end
$var wire 1 &! ww_LEDR [1] $end
$var wire 1 '! ww_LEDR [0] $end
$var wire 1 (! \CLOCK_50~input_o\ $end
$var wire 1 )! \KEY[1]~input_o\ $end
$var wire 1 *! \KEY[2]~input_o\ $end
$var wire 1 +! \KEY[3]~input_o\ $end
$var wire 1 ,! \SW[0]~input_o\ $end
$var wire 1 -! \SW[1]~input_o\ $end
$var wire 1 .! \SW[2]~input_o\ $end
$var wire 1 /! \SW[3]~input_o\ $end
$var wire 1 0! \SW[4]~input_o\ $end
$var wire 1 1! \SW[5]~input_o\ $end
$var wire 1 2! \SW[6]~input_o\ $end
$var wire 1 3! \SW[7]~input_o\ $end
$var wire 1 4! \SW[8]~input_o\ $end
$var wire 1 5! \SW[9]~input_o\ $end
$var wire 1 6! \palavra_controle[0]~output_o\ $end
$var wire 1 7! \palavra_controle[1]~output_o\ $end
$var wire 1 8! \palavra_controle[2]~output_o\ $end
$var wire 1 9! \palavra_controle[3]~output_o\ $end
$var wire 1 :! \palavra_controle[4]~output_o\ $end
$var wire 1 ;! \palavra_controle[5]~output_o\ $end
$var wire 1 <! \palavra_controle[6]~output_o\ $end
$var wire 1 =! \palavra_controle[7]~output_o\ $end
$var wire 1 >! \palavra_controle[8]~output_o\ $end
$var wire 1 ?! \palavra_controle[9]~output_o\ $end
$var wire 1 @! \palavra_controle[10]~output_o\ $end
$var wire 1 A! \palavra_controle[11]~output_o\ $end
$var wire 1 B! \PC_OUT[0]~output_o\ $end
$var wire 1 C! \PC_OUT[1]~output_o\ $end
$var wire 1 D! \PC_OUT[2]~output_o\ $end
$var wire 1 E! \PC_OUT[3]~output_o\ $end
$var wire 1 F! \PC_OUT[4]~output_o\ $end
$var wire 1 G! \PC_OUT[5]~output_o\ $end
$var wire 1 H! \PC_OUT[6]~output_o\ $end
$var wire 1 I! \PC_OUT[7]~output_o\ $end
$var wire 1 J! \PC_OUT[8]~output_o\ $end
$var wire 1 K! \LEDR[0]~output_o\ $end
$var wire 1 L! \LEDR[1]~output_o\ $end
$var wire 1 M! \LEDR[2]~output_o\ $end
$var wire 1 N! \LEDR[3]~output_o\ $end
$var wire 1 O! \LEDR[4]~output_o\ $end
$var wire 1 P! \LEDR[5]~output_o\ $end
$var wire 1 Q! \LEDR[6]~output_o\ $end
$var wire 1 R! \LEDR[7]~output_o\ $end
$var wire 1 S! \LEDR[8]~output_o\ $end
$var wire 1 T! \LEDR[9]~output_o\ $end
$var wire 1 U! \KEY[0]~input_o\ $end
$var wire 1 V! \ROM1|memROM~8_combout\ $end
$var wire 1 W! \incrementaPC|Add0~2\ $end
$var wire 1 X! \incrementaPC|Add0~6\ $end
$var wire 1 Y! \incrementaPC|Add0~10\ $end
$var wire 1 Z! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 [! \DECO|saida~6_combout\ $end
$var wire 1 \! \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 ]! \ROM1|memROM~4_combout\ $end
$var wire 1 ^! \DECO|Equal10~0_combout\ $end
$var wire 1 _! \DECO|saida~1_combout\ $end
$var wire 1 `! \FLAG1|DOUT~0_combout\ $end
$var wire 1 a! \DECO|saida[4]~8_combout\ $end
$var wire 1 b! \DECO|saida[6]~4_combout\ $end
$var wire 1 c! \DECO|saida[5]~3_combout\ $end
$var wire 1 d! \DECO|saida~5_combout\ $end
$var wire 1 e! \MUX2|saida_MUX[7]~5_combout\ $end
$var wire 1 f! \incrementaPC|Add0~14\ $end
$var wire 1 g! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 h! \MUX2|saida_MUX[4]~9_combout\ $end
$var wire 1 i! \incrementaPC|Add0~34\ $end
$var wire 1 j! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 k! \MUX2|saida_MUX[5]~8_combout\ $end
$var wire 1 l! \incrementaPC|Add0~30\ $end
$var wire 1 m! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 n! \MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 o! \ROM1|memROM~11_combout\ $end
$var wire 1 p! \ROM1|memROM~6_combout\ $end
$var wire 1 q! \ROM1|memROM~7_combout\ $end
$var wire 1 r! \RAM|process_0~0_combout\ $end
$var wire 1 s! \RAM|ram~173_combout\ $end
$var wire 1 t! \RAM|ram~40_q\ $end
$var wire 1 u! \RAM|ram~145_combout\ $end
$var wire 1 v! \RAM|ram~174_combout\ $end
$var wire 1 w! \RAM|ram~48_q\ $end
$var wire 1 x! \RAM|ram~146_combout\ $end
$var wire 1 y! \RAM|ram~175_combout\ $end
$var wire 1 z! \RAM|ram~24_q\ $end
$var wire 1 {! \RAM|ram~147_combout\ $end
$var wire 1 |! \RAM|ram~176_combout\ $end
$var wire 1 }! \RAM|ram~32_q\ $end
$var wire 1 ~! \RAM|ram~148_combout\ $end
$var wire 1 !" \RAM|ram~149_combout\ $end
$var wire 1 "" \DECO|saida[4]~2_combout\ $end
$var wire 1 #" \ULA1|Add0~34_cout\ $end
$var wire 1 $" \ULA1|Add0~17_sumout\ $end
$var wire 1 %" \ULA1|saida[0]~4_combout\ $end
$var wire 1 &" \RAM|ram~33_q\ $end
$var wire 1 '" \RAM|ram~41_q\ $end
$var wire 1 (" \RAM|ram~17_q\ $end
$var wire 1 )" \RAM|ram~25_q\ $end
$var wire 1 *" \RAM|ram~159_combout\ $end
$var wire 1 +" \RAM|ram~160_combout\ $end
$var wire 1 ," \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 -" \ULA1|Add0~18\ $end
$var wire 1 ." \ULA1|Add0~21_sumout\ $end
$var wire 1 /" \ULA1|saida[1]~5_combout\ $end
$var wire 1 0" \RAM|ram~34_q\ $end
$var wire 1 1" \RAM|ram~161_combout\ $end
$var wire 1 2" \RAM|ram~42_q\ $end
$var wire 1 3" \RAM|ram~162_combout\ $end
$var wire 1 4" \RAM|ram~18_q\ $end
$var wire 1 5" \RAM|ram~163_combout\ $end
$var wire 1 6" \RAM|ram~26_q\ $end
$var wire 1 7" \RAM|ram~164_combout\ $end
$var wire 1 8" \RAM|ram~165_combout\ $end
$var wire 1 9" \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 :" \ULA1|Add0~22\ $end
$var wire 1 ;" \ULA1|Add0~25_sumout\ $end
$var wire 1 <" \ULA1|saida[2]~6_combout\ $end
$var wire 1 =" \RAM|ram~35_q\ $end
$var wire 1 >" \RAM|ram~43_q\ $end
$var wire 1 ?" \RAM|ram~19_q\ $end
$var wire 1 @" \RAM|ram~27_q\ $end
$var wire 1 A" \RAM|ram~166_combout\ $end
$var wire 1 B" \RAM|ram~167_combout\ $end
$var wire 1 C" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 D" \ULA1|Add0~26\ $end
$var wire 1 E" \ULA1|Add0~29_sumout\ $end
$var wire 1 F" \ULA1|saida[3]~7_combout\ $end
$var wire 1 G" \RAM|ram~36_q\ $end
$var wire 1 H" \RAM|ram~168_combout\ $end
$var wire 1 I" \RAM|ram~44_q\ $end
$var wire 1 J" \RAM|ram~169_combout\ $end
$var wire 1 K" \RAM|ram~20_q\ $end
$var wire 1 L" \RAM|ram~170_combout\ $end
$var wire 1 M" \RAM|ram~28_q\ $end
$var wire 1 N" \RAM|ram~171_combout\ $end
$var wire 1 O" \RAM|ram~172_combout\ $end
$var wire 1 P" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 Q" \ULA1|Add0~30\ $end
$var wire 1 R" \ULA1|Add0~13_sumout\ $end
$var wire 1 S" \ULA1|saida[4]~3_combout\ $end
$var wire 1 T" \RAM|ram~37_q\ $end
$var wire 1 U" \RAM|ram~45_q\ $end
$var wire 1 V" \RAM|ram~21_q\ $end
$var wire 1 W" \RAM|ram~29_q\ $end
$var wire 1 X" \RAM|ram~157_combout\ $end
$var wire 1 Y" \RAM|ram~158_combout\ $end
$var wire 1 Z" \ULA1|Add0~14\ $end
$var wire 1 [" \ULA1|Add0~9_sumout\ $end
$var wire 1 \" \ULA1|saida[5]~2_combout\ $end
$var wire 1 ]" \RAM|ram~38_q\ $end
$var wire 1 ^" \RAM|ram~152_combout\ $end
$var wire 1 _" \RAM|ram~46_q\ $end
$var wire 1 `" \RAM|ram~153_combout\ $end
$var wire 1 a" \RAM|ram~22_q\ $end
$var wire 1 b" \RAM|ram~154_combout\ $end
$var wire 1 c" \RAM|ram~30_q\ $end
$var wire 1 d" \RAM|ram~155_combout\ $end
$var wire 1 e" \RAM|ram~156_combout\ $end
$var wire 1 f" \ULA1|Add0~10\ $end
$var wire 1 g" \ULA1|Add0~5_sumout\ $end
$var wire 1 h" \ULA1|saida[6]~1_combout\ $end
$var wire 1 i" \RAM|ram~39_q\ $end
$var wire 1 j" \RAM|ram~47_q\ $end
$var wire 1 k" \RAM|ram~23_q\ $end
$var wire 1 l" \RAM|ram~31_q\ $end
$var wire 1 m" \RAM|ram~150_combout\ $end
$var wire 1 n" \RAM|ram~151_combout\ $end
$var wire 1 o" \ULA1|Add0~6\ $end
$var wire 1 p" \ULA1|Add0~1_sumout\ $end
$var wire 1 q" \ULA1|saida[7]~0_combout\ $end
$var wire 1 r" \FLAG1|DOUT~1_combout\ $end
$var wire 1 s" \FLAG1|DOUT~2_combout\ $end
$var wire 1 t" \FLAG1|DOUT~3_combout\ $end
$var wire 1 u" \FLAG1|DOUT~4_combout\ $end
$var wire 1 v" \FLAG1|DOUT~q\ $end
$var wire 1 w" \PC|DOUT[1]~1_combout\ $end
$var wire 1 x" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 y" \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 z" \ROM1|memROM~3_combout\ $end
$var wire 1 {" \DECO|Equal4~0_combout\ $end
$var wire 1 |" \PC|DOUT[1]~0_combout\ $end
$var wire 1 }" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 ~" \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 !# \ROM1|memROM~2_combout\ $end
$var wire 1 "# \DECO|saida~7_combout\ $end
$var wire 1 ## \incrementaPC|Add0~26\ $end
$var wire 1 $# \incrementaPC|Add0~21_sumout\ $end
$var wire 1 %# \MUX2|saida_MUX[7]~6_combout\ $end
$var wire 1 &# \ROM1|memROM~1_combout\ $end
$var wire 1 '# \ROM1|memROM~9_combout\ $end
$var wire 1 (# \incrementaPC|Add0~22\ $end
$var wire 1 )# \incrementaPC|Add0~17_sumout\ $end
$var wire 1 *# \MUX2|saida_MUX[8]~4_combout\ $end
$var wire 1 +# \ROM1|memROM~10_combout\ $end
$var wire 1 ,# \ROM1|memROM~5_combout\ $end
$var wire 1 -# \incrementaPC|Add0~1_sumout\ $end
$var wire 1 .# \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 /# \ROM1|memROM~0_combout\ $end
$var wire 1 0# \DECO|Equal5~0_combout\ $end
$var wire 1 1# \DECO|saida[1]~0_combout\ $end
$var wire 1 2# \REGA|DOUT\ [7] $end
$var wire 1 3# \REGA|DOUT\ [6] $end
$var wire 1 4# \REGA|DOUT\ [5] $end
$var wire 1 5# \REGA|DOUT\ [4] $end
$var wire 1 6# \REGA|DOUT\ [3] $end
$var wire 1 7# \REGA|DOUT\ [2] $end
$var wire 1 8# \REGA|DOUT\ [1] $end
$var wire 1 9# \REGA|DOUT\ [0] $end
$var wire 1 :# \PC|DOUT\ [8] $end
$var wire 1 ;# \PC|DOUT\ [7] $end
$var wire 1 <# \PC|DOUT\ [6] $end
$var wire 1 =# \PC|DOUT\ [5] $end
$var wire 1 ># \PC|DOUT\ [4] $end
$var wire 1 ?# \PC|DOUT\ [3] $end
$var wire 1 @# \PC|DOUT\ [2] $end
$var wire 1 A# \PC|DOUT\ [1] $end
$var wire 1 B# \PC|DOUT\ [0] $end
$var wire 1 C# \ENDRET|DOUT\ [8] $end
$var wire 1 D# \ENDRET|DOUT\ [7] $end
$var wire 1 E# \ENDRET|DOUT\ [6] $end
$var wire 1 F# \ENDRET|DOUT\ [5] $end
$var wire 1 G# \ENDRET|DOUT\ [4] $end
$var wire 1 H# \ENDRET|DOUT\ [3] $end
$var wire 1 I# \ENDRET|DOUT\ [2] $end
$var wire 1 J# \ENDRET|DOUT\ [1] $end
$var wire 1 K# \ENDRET|DOUT\ [0] $end
$var wire 1 L# \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 M# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 N# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 O# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 P# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 Q# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 R# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 S# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 T# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 U# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 V# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 W# \DECO|ALT_INV_saida[4]~8_combout\ $end
$var wire 1 X# \FLAG1|ALT_INV_DOUT~3_combout\ $end
$var wire 1 Y# \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 Z# \RAM|ALT_INV_ram~172_combout\ $end
$var wire 1 [# \RAM|ALT_INV_ram~171_combout\ $end
$var wire 1 \# \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 ]# \RAM|ALT_INV_ram~170_combout\ $end
$var wire 1 ^# \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 _# \RAM|ALT_INV_ram~169_combout\ $end
$var wire 1 `# \RAM|ALT_INV_ram~44_q\ $end
$var wire 1 a# \RAM|ALT_INV_ram~168_combout\ $end
$var wire 1 b# \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 c# \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 d# \RAM|ALT_INV_ram~167_combout\ $end
$var wire 1 e# \RAM|ALT_INV_ram~166_combout\ $end
$var wire 1 f# \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 g# \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 h# \RAM|ALT_INV_ram~43_q\ $end
$var wire 1 i# \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 j# \FLAG1|ALT_INV_DOUT~2_combout\ $end
$var wire 1 k# \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 l# \RAM|ALT_INV_ram~165_combout\ $end
$var wire 1 m# \RAM|ALT_INV_ram~164_combout\ $end
$var wire 1 n# \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 o# \RAM|ALT_INV_ram~163_combout\ $end
$var wire 1 p# \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 q# \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 r# \RAM|ALT_INV_ram~42_q\ $end
$var wire 1 s# \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 t# \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 u# \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 v# \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 w# \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 x# \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 y# \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 z# \RAM|ALT_INV_ram~41_q\ $end
$var wire 1 {# \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 |# \FLAG1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 }# \RAM|ALT_INV_ram~158_combout\ $end
$var wire 1 ~# \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 !$ \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 "$ \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 #$ \RAM|ALT_INV_ram~45_q\ $end
$var wire 1 $$ \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 %$ \RAM|ALT_INV_ram~156_combout\ $end
$var wire 1 &$ \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 '$ \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 ($ \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 )$ \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 *$ \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 +$ \RAM|ALT_INV_ram~46_q\ $end
$var wire 1 ,$ \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 -$ \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 .$ \ULA1|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 /$ \RAM|ALT_INV_ram~151_combout\ $end
$var wire 1 0$ \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 1$ \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 2$ \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 3$ \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 4$ \RAM|ALT_INV_ram~39_q\ $end
$var wire 1 5$ \ULA1|ALT_INV_saida[7]~0_combout\ $end
$var wire 1 6$ \RAM|ALT_INV_ram~149_combout\ $end
$var wire 1 7$ \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 8$ \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 9$ \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 :$ \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 ;$ \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 <$ \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 =$ \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 >$ \RAM|ALT_INV_ram~40_q\ $end
$var wire 1 ?$ \FLAG1|ALT_INV_DOUT~0_combout\ $end
$var wire 1 @$ \ENDRET|ALT_INV_DOUT\ [8] $end
$var wire 1 A$ \ENDRET|ALT_INV_DOUT\ [7] $end
$var wire 1 B$ \ENDRET|ALT_INV_DOUT\ [6] $end
$var wire 1 C$ \ENDRET|ALT_INV_DOUT\ [5] $end
$var wire 1 D$ \ENDRET|ALT_INV_DOUT\ [4] $end
$var wire 1 E$ \ENDRET|ALT_INV_DOUT\ [3] $end
$var wire 1 F$ \ENDRET|ALT_INV_DOUT\ [2] $end
$var wire 1 G$ \ENDRET|ALT_INV_DOUT\ [1] $end
$var wire 1 H$ \ENDRET|ALT_INV_DOUT\ [0] $end
$var wire 1 I$ \MUX2|ALT_INV_saida_MUX[7]~5_combout\ $end
$var wire 1 J$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 K$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 L$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 M$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 N$ \PC|ALT_INV_DOUT[1]~1_combout\ $end
$var wire 1 O$ \FLAG1|ALT_INV_DOUT~q\ $end
$var wire 1 P$ \DECO|ALT_INV_Equal10~0_combout\ $end
$var wire 1 Q$ \PC|ALT_INV_DOUT[1]~0_combout\ $end
$var wire 1 R$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 S$ \DECO|ALT_INV_Equal4~0_combout\ $end
$var wire 1 T$ \DECO|ALT_INV_saida~7_combout\ $end
$var wire 1 U$ \DECO|ALT_INV_saida~6_combout\ $end
$var wire 1 V$ \DECO|ALT_INV_saida~5_combout\ $end
$var wire 1 W$ \DECO|ALT_INV_saida[6]~4_combout\ $end
$var wire 1 X$ \DECO|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 Y$ \DECO|ALT_INV_saida~1_combout\ $end
$var wire 1 Z$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 [$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 \$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 ]$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ^$ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 _$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 `$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 a$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 b$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 c$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 d$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 e$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 f$ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 g$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 h$ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 i$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 j$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 k$ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 l$ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 m$ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 n$ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 o$ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 p$ \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 q$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 r$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 s$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 t$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 u$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 v$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 w$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 x$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0O
1P
xQ
1R
1S
1T
1U
1V
1W
xd
x(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
1V!
0W!
0X!
0Y!
0Z!
1[!
1\!
0]!
1^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
1p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
1y"
1z"
0{"
0|"
0}"
1~"
1!#
0"#
0##
0$#
0%#
1&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
1L#
0M#
1N#
1W#
0X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1I$
1J$
0K$
0L$
0M$
1N$
1O$
0P$
1Q$
1R$
1S$
1T$
0U$
1V$
1W$
1X$
0Y$
1Z$
0[$
0\$
0]$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
0x$
x"
x#
x$
1%
1X
0Y
0Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
xe
xf
xg
1h
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
10
01
02
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
$end
#20000
0%
0h
0U!
#40000
1%
1h
1U!
1?#
1@#
1A#
1K#
0H$
0e$
0d$
0c$
1Z!
1x"
0V!
1}"
0o!
0q!
0z"
0!#
1\$
1[$
1L$
1M#
0w$
1K$
0v$
0u$
1C!
1D!
1E!
0\!
0p!
0y"
0[!
0^!
1a!
1z
1y
1x
0W#
1P$
1U$
1M$
1C
1B
1A
0~"
1e!
1w"
0N$
0I$
0>!
0A!
1\!
1y"
1~"
1.#
0[
0X
03
00
#60000
0%
0h
0U!
#80000
1%
1h
1U!
1B#
0f$
0-#
1W!
1!#
1/#
0g$
0\$
1x$
1B!
0}"
1X!
0.#
1^!
0a!
1"#
1w$
1{
0x"
1Y!
0T$
1W#
0P$
1D
0~"
1v$
1|"
0Z!
1f!
0y"
1u$
0Q$
1?!
1g!
1.#
0\!
0p$
1Z
12
#100000
0%
0h
0U!
#120000
1%
1h
1U!
0?#
0@#
0A#
1e$
1d$
1c$
1Z!
0f!
1x"
0Y!
1}"
0X!
1]!
1q!
0!#
1+#
0N#
1\$
0L$
0Z$
0w$
0v$
0u$
0C!
0D!
0E!
0x"
0Z!
0g!
1{"
0"#
1,#
1p$
1u$
1v$
0z
0y
0x
0R$
1T$
0S$
0C
0B
0A
0e!
0w"
0|"
1Q$
1N$
1I$
0?!
1@!
1y"
0Z
1Y
02
11
#140000
0%
0h
0U!
#160000
1%
1h
1U!
1@#
0d$
1x"
0/#
1g$
0v$
1D!
1b!
1c!
1""
0{"
1y
1S$
0X$
0W$
1B
1,"
1C"
1e!
1w"
0N$
0I$
0c#
0u#
0@!
1:!
1;!
1<!
1$"
0-"
1%"
1;"
0D"
1<"
0t"
1~"
0.#
0Y
1_
1^
1]
1X#
0i$
0k$
17
16
15
01
1E"
0Q"
1."
0:"
0j$
0h$
0;"
1R"
0Z"
0l$
1i$
1["
0f"
0m$
1g"
0o"
0n$
1p"
0o$
#180000
0%
0h
0U!
#200000
1%
1h
1U!
19#
17#
1A#
0B#
1f$
0e$
0T#
0V#
0$"
1-"
1;"
0}"
1X!
1-#
0W!
0q!
1r!
1z"
1'#
0+#
1N#
0J$
0[$
0L#
1L$
0x$
1w$
0i$
1k$
0B!
1C!
1}"
0X!
0x"
1Y!
0."
1:"
0~"
1.#
0C"
1|!
0b!
0c!
0""
10#
0,#
1j$
1v$
0w$
0{
1z
0;"
1D"
1Z!
1x"
0Y!
1R$
1X$
1W$
1c#
0D
1C
1~"
0y"
0v$
0u$
1i$
1;"
0%"
1F"
1S"
1\"
1h"
1q"
1r"
1y!
0|!
0,"
0Z!
0E"
1Q"
0<"
1\!
1y"
1h$
1u$
1u#
0|#
05$
0.$
0i$
16!
0:!
0;!
0<!
0R"
1Z"
1<"
1$"
0\!
0F"
1l$
1c
0_
0^
0]
0["
1f"
0k$
1;
07
06
05
0S"
1m$
1%"
0g"
1o"
0\"
0r"
1n$
0p"
1|#
0h"
1o$
1.$
0q"
15$
#220000
0%
0h
0U!
#240000
1%
1h
1U!
1("
1?"
1B#
0f$
0g#
0y#
1*"
1A"
0-#
1W!
0]!
0r!
0z"
1!#
0\$
1[$
1L#
1Z$
1x$
0e#
0w#
1B!
0}"
1X!
1+"
1B"
0.#
0y!
0_!
00#
11#
1w$
1{
0x"
1Y!
1Y$
0d#
0v#
1D
0~"
1v$
1,"
1C"
1Z!
0y"
0u$
0c#
0u#
17!
06!
18!
0$"
0;"
1\!
1b
0c
1i$
1k$
1a
0;
1:
19
0%"
1s"
0<"
1t"
0X#
0j#
1u"
#260000
0%
0h
0U!
#280000
1%
1h
1U!
1?#
1v"
0@#
0A#
0B#
1f$
1e$
1d$
0O$
0c$
0Z!
1f!
1x"
0Y!
1}"
0X!
1-#
0W!
1]!
1o!
0!#
0'#
1/#
0g$
1J$
1\$
0M#
0Z$
0x$
0w$
0v$
1u$
0B!
0C!
0D!
1E!
0}"
0x"
1Z!
0f!
1g!
0\!
1y"
1~"
1.#
1p!
1_!
1{"
01#
0p$
0u$
1v$
1w$
0{
0z
0y
1x
0g!
0S$
0Y$
0M$
0D
0C
0B
1A
0~"
0y"
1\!
1h!
1p$
0*"
0A"
1`!
0s"
0e!
0w"
0h!
1N$
1I$
1j#
0?$
1e#
1w#
07!
1@!
08!
0+"
0B"
0\!
1~"
0.#
0b
1Y
1d#
1v#
0a
0:
11
09
0,"
0C"
1c#
1u#
1$"
1;"
0i$
0k$
1%"
1<"
0t"
1X#
#300000
0%
0h
0U!
#320000
1%
1h
1U!
0?#
1A#
0e$
1c$
0Z!
1V!
1}"
0o!
1z"
1+#
0N#
0[$
1M#
0w$
0K$
1u$
1C!
0E!
1\!
0p!
1d!
0{"
1,#
1z
0x
0R$
1S$
0V$
1M$
1C
0A
0~"
1.#
0@!
1=!
0Y
1\
14
01
#340000
0%
0h
0U!
#360000
1%
1h
1U!
1?#
0A#
1B#
0f$
1e$
0c$
1Z!
0}"
0V!
0-#
1W!
0]!
0z"
0+#
0/#
1g$
1N#
1[$
1Z$
1x$
1K$
1w$
0u$
1B!
0C!
1E!
1}"
0\!
0,#
0^!
1a!
0d!
0w$
1{
0z
1x
1V$
0W#
1P$
1R$
1D
0C
1A
1*"
1A"
0.#
1e!
1w"
0N$
0I$
0e#
0w#
0=!
1+"
1B"
1\!
1~"
0\
0d#
0v#
04
1,"
1C"
0c#
0u#
0$"
0;"
1i$
1k$
0%"
0<"
1t"
0X#
#380000
0%
0h
0U!
#400000
1%
1h
1U!
1A#
0B#
1f$
0e$
0}"
1X!
1-#
0W!
1]!
1q!
0L$
0Z$
0x$
1w$
0B!
1C!
1}"
0X!
1x"
0~"
1.#
1^!
0a!
1b!
1c!
1""
0+"
0B"
0v$
0w$
0{
1z
0x"
1d#
1v#
0X$
0W$
1W#
0P$
0D
1C
1~"
1y"
1v$
1%"
1<"
0t"
0,"
0y"
1u#
1X#
1:!
1;!
1<!
1$"
0%"
1_
1^
1]
0k$
17
16
15
#420000
0%
0h
0U!
#440000
1%
1h
1U!
09#
1B#
0f$
1V#
0$"
0-#
1W!
0]!
0q!
1!#
1'#
0J$
0\$
1L$
1Z$
1x$
1k$
1B!
0}"
1X!
0.#
1+"
1B"
0C"
0_!
0b!
0c!
0""
11#
1w$
1{
1x"
1X$
1W$
1Y$
1c#
0d#
0v#
1D
0~"
0v$
1;"
0`!
1,"
1C"
0<"
1s"
1t"
1y"
0X#
0j#
0c#
0u#
1?$
0i$
17!
0:!
0;!
0<!
18!
1$"
0-"
0;"
1<"
0t"
1b
0_
0^
0]
1X#
1i$
0k$
1a
1:
07
06
05
1."
0:"
19
1%"
0s"
0<"
1t"
0u"
0j$
1;"
0D"
0X#
1j#
1/"
0i$
1E"
0Q"
1<"
0t"
0h$
1R"
0Z"
1X#
1F"
0l$
1["
0f"
1S"
1r"
0m$
1g"
0o"
0|#
1\"
0n$
1p"
1h"
0o$
0.$
1q"
05$
#460000
0%
0h
0U!
#480000
1%
1h
1U!
0v"
1@#
0A#
0B#
1f$
1e$
0d$
1O$
0x"
1Y!
1}"
0X!
1-#
0W!
1]!
1o!
1z"
0!#
0'#
1+#
1/#
0g$
0N#
1J$
1\$
0[$
0M#
0Z$
0x$
0w$
1v$
0B!
0C!
1D!
0}"
1x"
0Y!
0Z!
1f!
0y"
1~"
1.#
1p!
1,#
1_!
1d!
01#
1u$
0v$
1w$
0{
0z
1y
1g!
1Z!
0f!
0V$
0Y$
0R$
0M$
0D
0C
1B
0~"
1y"
0\!
0u$
0p$
0*"
0A"
0g!
1h!
1\!
1p$
1e#
1w#
07!
1=!
08!
0+"
0B"
0h!
0b
1\
1d#
1v#
0a
0:
14
09
0,"
0C"
1c#
1u#
0$"
1-"
0;"
1D"
1i$
1k$
0E"
1Q"
0."
1:"
0%"
0<"
1j$
1h$
1;"
0R"
1Z"
0F"
1t"
0/"
1l$
0i$
0["
1f"
0X#
1<"
0t"
0S"
1m$
0g"
1o"
1X#
0\"
0r"
1n$
0p"
1|#
0h"
1o$
1.$
0q"
15$
#500000
0%
0h
0U!
#520000
1%
1h
1U!
1B#
0f$
1V!
0-#
1W!
0o!
1q!
0z"
1[$
0L$
1M#
1x$
0K$
1B!
1}"
0.#
0p!
0d!
1{"
0w$
1{
0S$
1V$
1M$
1D
1~"
0e!
0w"
1N$
1I$
1@!
0=!
0~"
1.#
1Y
0\
04
11
#540000
0%
0h
0U!
#560000
1%
1h
1U!
#580000
0%
0h
0U!
#600000
1%
1h
1U!
#620000
0%
0h
0U!
#640000
1%
1h
1U!
#660000
0%
0h
0U!
#680000
1%
1h
1U!
#700000
0%
0h
0U!
#720000
1%
1h
1U!
#740000
0%
0h
0U!
#760000
1%
1h
1U!
#780000
0%
0h
0U!
#800000
1%
1h
1U!
#820000
0%
0h
0U!
#840000
1%
1h
1U!
#860000
0%
0h
0U!
#880000
1%
1h
1U!
#900000
0%
0h
0U!
#920000
1%
1h
1U!
#940000
0%
0h
0U!
#960000
1%
1h
1U!
#980000
0%
0h
0U!
#1000000
