
*** Running vivado
    with args -log CE869_CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CE869_CPU.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source CE869_CPU.tcl -notrace
Command: synth_design -top CE869_CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CE869_CPU' [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/CE869_CPU.vhd:14]
INFO: [Synth 8-638] synthesizing module 'ROM' [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:51]
WARNING: [Synth 8-614] signal 'memory' is read in the process but is not in the sensitivity list [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:85]
WARNING: [Synth 8-614] signal 'adress' is read in the process but is not in the sensitivity list [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:85]
WARNING: [Synth 8-3848] Net memory[10] in module/entity ROM does not have driver. [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:54]
WARNING: [Synth 8-3848] Net memory[11] in module/entity ROM does not have driver. [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:54]
WARNING: [Synth 8-3848] Net memory[12] in module/entity ROM does not have driver. [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:54]
WARNING: [Synth 8-3848] Net memory[13] in module/entity ROM does not have driver. [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:54]
WARNING: [Synth 8-3848] Net memory[14] in module/entity ROM does not have driver. [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:54]
WARNING: [Synth 8-3848] Net memory[15] in module/entity ROM does not have driver. [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/ROM.vhd:51]
WARNING: [Synth 8-3848] Net data_output in module/entity CE869_CPU does not have driver. [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/CE869_CPU.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'CE869_CPU' (2#1) [M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.srcs/sources_1/new/CE869_CPU.vhd:14]
WARNING: [Synth 8-7129] Port clk in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[15] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[14] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[13] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[12] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[11] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[10] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[9] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[8] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[7] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[6] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[5] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[4] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[3] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[2] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[1] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[0] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[15] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[14] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[13] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[12] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[11] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[10] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[9] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[8] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[7] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[6] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[5] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[4] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[3] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[2] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[1] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[0] in module CE869_CPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1261.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnC_IBUF'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnU_IBUF'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnD_IBUF'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CE869_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CE869_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input   10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design CE869_CPU has an empty top module
WARNING: [Synth 8-7129] Port data_output[15] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[14] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[13] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[12] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[11] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[10] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[9] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[8] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[7] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[6] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[5] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[4] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[3] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[2] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[1] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_output[0] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[15] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[14] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[13] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[12] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[11] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[10] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[9] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[8] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[7] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[6] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[5] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[4] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[3] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[2] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[1] in module CE869_CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_input[0] in module CE869_CPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.840 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1261.840 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.840 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: be260274
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 113 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1261.840 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/synth_1/CE869_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CE869_CPU_utilization_synth.rpt -pb CE869_CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 17:50:49 2024...
