

================================================================
== Vivado HLS Report for 'Loop_Loop3_proc'
================================================================
* Date:           Sun Nov  7 14:28:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab4_z4m_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 9.216 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16386|    16386| 0.164 ms | 0.164 ms |  16386|  16386|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop3   |    16384|    16384|         2|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    80|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    54|    -|
|Register         |        -|      -|     37|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     37|   134|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |data_out_d0              |     +    |      0|  0|  39|          32|          32|
    |k_fu_92_p2               |     +    |      0|  0|  22|          15|           1|
    |icmp_ln32_fu_86_p2       |   icmp   |      0|  0|  13|          15|          16|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  80|          66|          53|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k_0_reg_75               |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         11|   18|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln32_reg_111        |   1|   0|    1|          0|
    |k_0_reg_75               |  15|   0|   15|          0|
    |zext_ln33_reg_120        |  15|   0|   64|         49|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   86|         49|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_Loop3_proc | return value |
|temp4_address0     | out |   14|  ap_memory |      temp4      |     array    |
|temp4_ce0          | out |    1|  ap_memory |      temp4      |     array    |
|temp4_q0           |  in |   32|  ap_memory |      temp4      |     array    |
|temp3_address0     | out |   14|  ap_memory |      temp3      |     array    |
|temp3_ce0          | out |    1|  ap_memory |      temp3      |     array    |
|temp3_q0           |  in |   32|  ap_memory |      temp3      |     array    |
|data_out_address0  | out |   14|  ap_memory |     data_out    |     array    |
|data_out_ce0       | out |    1|  ap_memory |     data_out    |     array    |
|data_out_we0       | out |    1|  ap_memory |     data_out    |     array    |
|data_out_d0        | out |   32|  ap_memory |     data_out    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (1.66ns)   --->   "br label %.preheader"   --->   Operation 5 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%k_0 = phi i15 [ %k, %Loop3 ], [ 0, %newFuncRoot ]"   --->   Operation 6 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (2.26ns)   --->   "%icmp_ln32 = icmp eq i15 %k_0, -16384" [./source/lab4_z4.c:32]   --->   Operation 7 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (2.14ns)   --->   "%k = add i15 %k_0, 1" [./source/lab4_z4.c:32]   --->   Operation 9 'add' 'k' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.exitStub, label %Loop3" [./source/lab4_z4.c:32]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i15 %k_0 to i64" [./source/lab4_z4.c:33]   --->   Operation 11 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%temp4_addr = getelementptr inbounds [16384 x i32]* %temp4, i64 0, i64 %zext_ln33" [./source/lab4_z4.c:33]   --->   Operation 12 'getelementptr' 'temp4_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (3.25ns)   --->   "%temp4_load = load i32* %temp4_addr, align 4" [./source/lab4_z4.c:33]   --->   Operation 13 'load' 'temp4_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%temp3_addr = getelementptr inbounds [16384 x i32]* %temp3, i64 0, i64 %zext_ln33" [./source/lab4_z4.c:33]   --->   Operation 14 'getelementptr' 'temp3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%temp3_load = load i32* %temp3_addr, align 4" [./source/lab4_z4.c:33]   --->   Operation 15 'load' 'temp3_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 9.21>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [./source/lab4_z4.c:32]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [./source/lab4_z4.c:32]   --->   Operation 17 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [./source/lab4_z4.c:33]   --->   Operation 18 'specpipeline' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (3.25ns)   --->   "%temp4_load = load i32* %temp4_addr, align 4" [./source/lab4_z4.c:33]   --->   Operation 19 'load' 'temp4_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 20 [1/2] (3.25ns)   --->   "%temp3_load = load i32* %temp3_addr, align 4" [./source/lab4_z4.c:33]   --->   Operation 20 'load' 'temp3_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 21 [1/1] (2.70ns)   --->   "%add_ln33 = add nsw i32 %temp4_load, %temp3_load" [./source/lab4_z4.c:33]   --->   Operation 21 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [16384 x i32]* %data_out, i64 0, i64 %zext_ln33" [./source/lab4_z4.c:33]   --->   Operation 22 'getelementptr' 'data_out_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.25ns)   --->   "store i32 %add_ln33, i32* %data_out_addr, align 4" [./source/lab4_z4.c:33]   --->   Operation 23 'store' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_2) nounwind" [./source/lab4_z4.c:34]   --->   Operation 24 'specregionend' 'empty_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %.preheader" [./source/lab4_z4.c:32]   --->   Operation 25 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ temp3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0            (br               ) [ 01110]
k_0               (phi              ) [ 00100]
icmp_ln32         (icmp             ) [ 00110]
empty             (speclooptripcount) [ 00000]
k                 (add              ) [ 01110]
br_ln32           (br               ) [ 00000]
zext_ln33         (zext             ) [ 00110]
temp4_addr        (getelementptr    ) [ 00110]
temp3_addr        (getelementptr    ) [ 00110]
specloopname_ln32 (specloopname     ) [ 00000]
tmp_2             (specregionbegin  ) [ 00000]
specpipeline_ln33 (specpipeline     ) [ 00000]
temp4_load        (load             ) [ 00000]
temp3_load        (load             ) [ 00000]
add_ln33          (add              ) [ 00000]
data_out_addr     (getelementptr    ) [ 00000]
store_ln33        (store            ) [ 00000]
empty_5           (specregionend    ) [ 00000]
br_ln32           (br               ) [ 01110]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="temp4_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="15" slack="0"/>
<pin id="40" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp4_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="14" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp4_load/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="temp3_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="15" slack="0"/>
<pin id="53" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp3_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="14" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp3_load/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_out_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="15" slack="1"/>
<pin id="66" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln33_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="14" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="75" class="1005" name="k_0_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="15" slack="1"/>
<pin id="77" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="k_0_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="15" slack="0"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="1" slack="1"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln32_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="15" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="k_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="15" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln33_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="15" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln33_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="icmp_ln32_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="115" class="1005" name="k_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="0"/>
<pin id="117" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="120" class="1005" name="zext_ln33_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="125" class="1005" name="temp4_addr_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="1"/>
<pin id="127" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp4_addr "/>
</bind>
</comp>

<comp id="130" class="1005" name="temp3_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="1"/>
<pin id="132" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="90"><net_src comp="79" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="79" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="79" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="108"><net_src comp="43" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="56" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="114"><net_src comp="86" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="92" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="123"><net_src comp="98" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="128"><net_src comp="36" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="133"><net_src comp="49" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="56" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {3 }
 - Input state : 
	Port: Loop_Loop3_proc : temp4 | {2 3 }
	Port: Loop_Loop3_proc : temp3 | {2 3 }
	Port: Loop_Loop3_proc : data_out | {}
  - Chain level:
	State 1
	State 2
		icmp_ln32 : 1
		k : 1
		br_ln32 : 2
		zext_ln33 : 1
		temp4_addr : 2
		temp4_load : 3
		temp3_addr : 2
		temp3_load : 3
	State 3
		add_ln33 : 1
		store_ln33 : 2
		empty_5 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |     k_fu_92     |    0    |    22   |
|          | add_ln33_fu_104 |    0    |    39   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln32_fu_86 |    0    |    13   |
|----------|-----------------|---------|---------|
|   zext   | zext_ln33_fu_98 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    74   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| icmp_ln32_reg_111|    1   |
|    k_0_reg_75    |   15   |
|     k_reg_115    |   15   |
|temp3_addr_reg_130|   14   |
|temp4_addr_reg_125|   14   |
| zext_ln33_reg_120|   64   |
+------------------+--------+
|       Total      |   123  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_56 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  3.328  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   123  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   123  |   92   |
+-----------+--------+--------+--------+
