N. Aggarwal, et al. 2008. Power Efficient DRAM Speculation. In HPCA-14.
Reza Azimi , David K. Tam , Livio Soares , Michael Stumm, Enhancing operating system support for multicore processors by using hardware performance monitoring, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009[doi>10.1145/1531793.1531803]
Yungang Bao , Mingyu Chen , Yuan Ruan , Li Liu , Jianping Fan , Qingbo Yuan , Bo Song , Jianwei Xu, HMTT: a platform independent full-system memory trace monitoring system, Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 02-06, 2008, Annapolis, MD, USA[doi>10.1145/1375457.1375484]
Scott Beamer , Chen Sun , Yong-Jin Kwon , Ajay Joshi , Christopher Batten , Vladimir Stojanović , Krste Asanović, Re-architecting DRAM memory systems with monolithically integrated silicon photonics, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815978]
C. Bienia, et al. 2008. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical Report TR-811-08, Princeton University.
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006[doi>10.1109/MICRO.2006.31]
Z.Cui, et al. 2011. A Fine-grained Component-Level Power Measurement Method. In IGCC'11.
Reetuparna Das , Rachata Ausavarungnirun , Onur Mutlu , Akhilesh Kumar , Mani Azimi, Application-to-core mapping policies to reduce memory system interference in multi-core systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.107-118, February 23-27, 2013[doi>10.1109/HPCA.2013.6522311]
John Demme , Simha Sethumadhavan, Rapid identification of architectural bottlenecks via precise event counting, ACM SIGARCH Computer Architecture News, v.39 n.3, June 2011[doi>10.1145/2024723.2000107]
Gaurav Dhiman , Giacomo Marchetti , Tajana Rosing, vGreen: a system for energy efficient computing in virtualized environments, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594292]
Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , Yale N. Patt, Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736058]
Hewlett-Packard Development Company Perfmon Project. 2005. Retrieved from http://www.hpl.hp.com/techreports/2004/HPL-2004-200R1.html&quest;jumpid=reg_r1002_usen_c-001_title_r0001.
Ibrahim Hur , Calvin Lin, Memory scheduling for modern microprocessors, ACM Transactions on Computer Systems (TOCS), v.25 n.4, p.10-es, December 2007[doi>10.1145/1314299.1314301]
Ravi Iyer , Li Zhao , Fei Guo , Ramesh Illikkal , Srihari Makineni , Don Newell , Yan Solihin , Lisa Hsu , Steve Reinhardt, QoS policies and architecture for cache/memory in CMP platforms, Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 12-16, 2007, San Diego, California, USA[doi>10.1145/1254882.1254886]
Min Kyu Jeong , Doe Hyun Yoon , Dam Sunwoo , Mike Sullivan , Ikhwan Lee , Mattan Erez, Balancing DRAM locality and parallelism in shared memory CMP systems, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168944]
Y. Kim, et al. 2010. ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple MCs. In HPCA-16.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Dimitris Kaseridis , Jeffrey Stuecheli , Lizy Kurian John, Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155624]
Rob Knauerhase , Paul Brett , Barbara Hohlt , Tong Li , Scott Hahn, Using OS Observations to Improve Performance in Multicore Systems, IEEE Micro, v.28 n.3, p.54-66, May 2008[doi>10.1109/MM.2008.48]
Chang Joo Lee , Veynu Narasiman , Onur Mutlu , Yale N. Patt, Improving memory bank-level parallelism in the presence of prefetching, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669155]
Jochen Liedtke , Hermann Haertig , Michael Hohmuth, OS-Controlled Cache Predictability for Real-Time Systems, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.213, June 09-11, 1997
Linux/RK. 2013. Homepage. Retrieved from https://rtml.ece.cmu.edu/redmine/projects/rk.
J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. 2008. Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems. In HPCA-14.
Lei Liu , Zehan Cui , Mingjie Xing , Yungang Bao , Mingyu Chen , Chengyong Wu, A software memory partition approach for eliminating bank-level interference in multicore systems, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370869]
Wei Mi , Xiaobing Feng , Jingling Xue , Yaocang Jia, Software-hardware cooperative DRAM bank partitioning for chip multiprocessors, Proceedings of the 2010 IFIP international conference on Network and parallel computing, September 13-15, 2010, Zhengzhou, China
Thomas Moscibroda , Onur Mutlu, Memory performance attacks: denial of memory service in multi-core systems, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-18, August 06-10, 2007, Boston, MA
Sai Prashanth Muralidhara , Lavanya Subramanian , Onur Mutlu , Mahmut Kandemir , Thomas Moscibroda, Reducing memory interference in multicore systems via application-aware memory channel partitioning, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155664]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Chitra Natarajan , Bruce Christenson , Fayé Briggs, A study of performance impact of memory controller features in multi-processor server environment, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.80-87, June 20-20, 2004, Munich, Germany[doi>10.1145/1054943.1054954]
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
Heekwon Park , Seungjae Baek , Jongmoo Choi , Donghee Lee , Sam H. Noh, Regularities considered harmful: forcing randomness to memory accesses to reduce row buffer conflicts for multi-core, multi-bank systems, ACM SIGPLAN Notices, v.48 n.4, April 2013[doi>10.1145/2499368.2451137]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Brian M. Rogers , Anil Krishna , Gordon B. Bell , Ken Vu , Xiaowei Jiang , Yan Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555801]
Standard Performance Evaluation Corporation. 2011. SPEC CPU2006. Retrieved from http://www.spec.org/cpu2006.
Kshitij Sudan , Niladrish Chatterjee , David Nellans , Manu Awasthi , Rajeev Balasubramonian , Al Davis, Micro-pages: increasing DRAM efficiency with locality-aware data placement, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736045]
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004[doi>10.1023/B:SUPE.0000014800.27383.8f]
G. Edward Suh , Srinivas Devadas , Larry Rudolph, A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.117, February 02-06, 2002
Noriaki Suzuki , Hyoseung Kim , Dionisio de Niz , Bjorn Andersson , Lutz Wrage , Mark Klein , Ragunathan (Raj) Rajkumar, Coordinated Bank and Cache Coloring for Temporal Protection of Memory Accesses, Proceedings of the 2013 IEEE 16th International Conference on Computational Science and Engineering, p.685-692, December 03-05, 2013[doi>10.1109/CSE.2013.106]
Harold S. Stone , John Turek , Joel L. Wolf, Optimal Partitioning of Cache Memory, IEEE Transactions on Computers, v.41 n.9, p.1054-1068, September 1992[doi>10.1109/12.165388]
Lavanya Subramanian , Vivek Seshadri , Yoongu Kim , Ben Jaiyen , Onur Mutlu, MISE: Providing performance predictability and improving fairness in shared main memory systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.639-650, February 23-27, 2013[doi>10.1109/HPCA.2013.6522356]
Aniruddha N. Udipi , Naveen Muralimanohar , Niladrish Chatterjee , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Rethinking DRAM design and organization for energy-constrained multi-cores, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815983]
George L. Yuan , Ali Bakhoda , Tor M. Aamodt, Complexity effective memory access scheduling for many-core accelerator architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669119]
Xiao Zhang , Sandhya Dwarkadas , Kai Shen, Hardware execution throttling for multi-core resource management, Proceedings of the 2009 conference on USENIX Annual technical conference, p.23-23, June 14-19, 2009, San Diego, California
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.32-41, December 2000, Monterey, California, USA[doi>10.1145/360128.360134]
Sergey Zhuravlev , Sergey Blagodurov , Alexandra Fedorova, Addressing shared resource contention in multicore processors via scheduling, ACM SIGARCH Computer Architecture News, v.38 n.1, March 2010[doi>10.1145/1735970.1736036]
