--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

Design file:              module_1_stub_routed.ncd
Physical constraint file: module_1_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.06 2013-03-26)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
10 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! er[7]_GND_55_o_add_11_OUT_lut[7]  ICE_X102Y89.DMUX  SLICE_X102Y89.D3 !
 ! AdcFrame1/BitSlipCtrl/n0010       SLICE_X102Y89.C   SLICE_X102Y89.A3 !
 ! er[7]_GND_55_o_add_11_OUT_lut[5]  SLICE_X103Y89.A   SLICE_X103Y89.A1 !
 ! ter[7]_GND_55_o_add_11_OUT_cy[0]  SLICE_X103Y87.B   SLICE_X103Y87.B1 !
 ! AdcFrame1/BitSlipCtrl/n0010       SLICE_X102Y89.C   SLICE_X103Y87.B2 !
 ! er[7]_GND_55_o_add_11_OUT_lut[1]  SLICE_X102Y88.A   SLICE_X102Y88.A2 !
 ! ounter[7]_GND_55_o_add_11_OUT[2]  SLICE_X103Y89.C   SLICE_X103Y89.C4 !
 ! er[7]_GND_55_o_add_11_OUT_lut[3]  SLICE_X102Y88.D   SLICE_X102Y88.D1 !
 ! er[7]_GND_55_o_add_11_OUT_lut[4]  SLICE_X102Y88.C   SLICE_X102Y88.C1 !
 ! er[7]_GND_55_o_add_11_OUT_lut[6]  SLICE_X102Y89.D   SLICE_X102Y89.D5 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "IntDivClk35" MAXSKEW = 0.3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.282ns.
--------------------------------------------------------------------------------
Slack:     0.018ns IntDivClk35
Report:    0.282ns skew meets   0.300ns timing constraint by 0.018ns
From                         To                           Delay(ns)  Skew(ns)
BUFR_X1Y8.O                  ILOGIC_X1Y124.CLKDIV             0.795  0.058
BUFR_X1Y8.O                  IDELAY_X1Y124.C                  0.795  0.058
BUFR_X1Y8.O                  SLICE_X96Y122.CLK                0.874  0.137
BUFR_X1Y8.O                  SLICE_X96Y123.CLK                0.873  0.136
BUFR_X1Y8.O                  SLICE_X97Y122.CLK                0.874  0.137
BUFR_X1Y8.O                  SLICE_X99Y121.CLK                0.877  0.140
BUFR_X1Y8.O                  SLICE_X98Y121.CLK                0.877  0.140
BUFR_X1Y8.O                  SLICE_X98Y122.CLK                0.874  0.137
BUFR_X1Y8.O                  SLICE_X98Y123.CLK                0.873  0.136
BUFR_X1Y8.O                  SLICE_X100Y119.CLK               0.879  0.142
BUFR_X1Y8.O                  SLICE_X100Y120.CLK               0.878  0.141
BUFR_X1Y8.O                  SLICE_X100Y121.CLK               0.877  0.140
BUFR_X1Y8.O                  SLICE_X100Y122.CLK               0.874  0.137
BUFR_X1Y8.O                  SLICE_X101Y120.CLK               0.878  0.141
BUFR_X1Y8.O                  SLICE_X101Y121.CLK               0.877  0.140
BUFR_X1Y8.O                  SLICE_X101Y122.CLK               0.874  0.137
BUFR_X1Y8.O                  SLICE_X101Y123.CLK               0.873  0.136
BUFR_X1Y8.O                  SLICE_X102Y121.CLK               0.876  0.139
BUFR_X1Y8.O                  SLICE_X103Y121.CLK               0.876  0.139
BUFR_X1Y8.O                  SLICE_X106Y121.CLK               0.809  0.072
BUFR_X1Y8.O                  RAMB18_X4Y42.WRCLK               0.933  0.196
BUFR_X1Y8.O                  RAMB18_X3Y40.WRCLK               1.019  0.282
BUFR_X1Y8.O                  ILOGIC_X1Y130.CLKDIV             0.803  0.066
BUFR_X1Y8.O                  ILOGIC_X1Y129.CLKDIV             0.802  0.065
BUFR_X1Y8.O                  ILOGIC_X1Y106.CLKDIV             0.815  0.078
BUFR_X1Y8.O                  ILOGIC_X1Y105.CLKDIV             0.815  0.078
BUFR_X1Y8.O                  ILOGIC_X1Y110.CLKDIV             0.813  0.076
BUFR_X1Y8.O                  ILOGIC_X1Y109.CLKDIV             0.813  0.076
BUFR_X1Y8.O                  ILOGIC_X1Y142.CLKDIV             0.814  0.077
BUFR_X1Y8.O                  ILOGIC_X1Y141.CLKDIV             0.814  0.077
BUFR_X1Y8.O                  ILOGIC_X1Y108.CLKDIV             0.814  0.077
BUFR_X1Y8.O                  ILOGIC_X1Y107.CLKDIV             0.814  0.077
BUFR_X1Y8.O                  SLICE_X88Y121.CLK                0.953  0.216
BUFR_X1Y8.O                  SLICE_X93Y120.CLK                0.879  0.142
BUFR_X1Y8.O                  SLICE_X92Y124.CLK                0.872  0.135
BUFR_X1Y8.O                  SLICE_X99Y108.CLK                0.890  0.153
BUFR_X1Y8.O                  SLICE_X102Y106.CLK               0.890  0.153
BUFR_X1Y8.O                  SLICE_X102Y110.CLK               0.888  0.151
BUFR_X1Y8.O                  SLICE_X105Y106.CLK               0.887  0.150
BUFR_X1Y8.O                  SLICE_X105Y107.CLK               0.886  0.149
BUFR_X1Y8.O                  SLICE_X105Y118.CLK               0.876  0.139
BUFR_X1Y8.O                  SLICE_X104Y106.CLK               0.887  0.150
BUFR_X1Y8.O                  SLICE_X104Y107.CLK               0.886  0.149
BUFR_X1Y8.O                  SLICE_X104Y108.CLK               0.886  0.149
BUFR_X1Y8.O                  SLICE_X104Y110.CLK               0.885  0.148
BUFR_X1Y8.O                  SLICE_X112Y100.CLK               0.824  0.087

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "BitClk_N_0" MAXSKEW = 0.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.065ns.
--------------------------------------------------------------------------------
Slack:     0.035ns BitClk_N_0
Report:    0.065ns skew meets   0.100ns timing constraint by 0.035ns
From                         To                           Delay(ns)  Skew(ns)
BUFIO_X1Y8.O                 ILOGIC_X1Y124.CLK                0.320  0.044
BUFIO_X1Y8.O                 ILOGIC_X1Y130.CLK                0.328  0.052
BUFIO_X1Y8.O                 ILOGIC_X1Y129.CLK                0.328  0.052
BUFIO_X1Y8.O                 ILOGIC_X1Y106.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y105.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y110.CLK                0.340  0.064
BUFIO_X1Y8.O                 ILOGIC_X1Y109.CLK                0.340  0.064
BUFIO_X1Y8.O                 ILOGIC_X1Y142.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y141.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y108.CLK                0.341  0.065
BUFIO_X1Y8.O                 ILOGIC_X1Y107.CLK                0.341  0.065

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "BitClk_N" MAXSKEW = 0.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.066ns.
--------------------------------------------------------------------------------
Slack:     0.034ns BitClk_N
Report:    0.066ns skew meets   0.100ns timing constraint by 0.034ns
From                         To                           Delay(ns)  Skew(ns)
BUFIO_X1Y4.O                 ILOGIC_X1Y90.CLK                 0.340  0.064
BUFIO_X1Y4.O                 ILOGIC_X1Y89.CLK                 0.340  0.064
BUFIO_X1Y4.O                 ILOGIC_X1Y82.CLK                 0.331  0.055
BUFIO_X1Y4.O                 ILOGIC_X1Y81.CLK                 0.331  0.055
BUFIO_X1Y4.O                 ILOGIC_X1Y73.CLK                 0.320  0.044
BUFIO_X1Y4.O                 ILOGIC_X1Y74.CLK                 0.320  0.044
BUFIO_X1Y4.O                 ILOGIC_X1Y96.CLK                 0.342  0.066
BUFIO_X1Y4.O                 ILOGIC_X1Y95.CLK                 0.342  0.066

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IntDivClk34" MAXSKEW = 0.3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.156ns.
--------------------------------------------------------------------------------
Slack:     0.144ns IntDivClk34
Report:    0.156ns skew meets   0.300ns timing constraint by 0.144ns
From                         To                           Delay(ns)  Skew(ns)
BUFR_X1Y4.O                  ILOGIC_X1Y90.CLKDIV              0.813  0.076
BUFR_X1Y4.O                  ILOGIC_X1Y89.CLKDIV              0.813  0.076
BUFR_X1Y4.O                  ILOGIC_X1Y82.CLKDIV              0.806  0.069
BUFR_X1Y4.O                  ILOGIC_X1Y81.CLKDIV              0.804  0.067
BUFR_X1Y4.O                  ILOGIC_X1Y73.CLKDIV              0.797  0.060
BUFR_X1Y4.O                  ILOGIC_X1Y74.CLKDIV              0.795  0.058
BUFR_X1Y4.O                  ILOGIC_X1Y96.CLKDIV              0.815  0.078
BUFR_X1Y4.O                  ILOGIC_X1Y95.CLKDIV              0.815  0.078
BUFR_X1Y4.O                  SLICE_X90Y93.CLK                 0.891  0.154
BUFR_X1Y4.O                  SLICE_X90Y95.CLK                 0.891  0.154
BUFR_X1Y4.O                  SLICE_X90Y98.CLK                 0.892  0.155
BUFR_X1Y4.O                  SLICE_X93Y89.CLK                 0.890  0.153
BUFR_X1Y4.O                  SLICE_X93Y91.CLK                 0.891  0.154
BUFR_X1Y4.O                  SLICE_X93Y93.CLK                 0.892  0.155
BUFR_X1Y4.O                  SLICE_X93Y98.CLK                 0.893  0.156
BUFR_X1Y4.O                  SLICE_X92Y93.CLK                 0.892  0.155
BUFR_X1Y4.O                  SLICE_X94Y97.CLK                 0.892  0.155
BUFR_X1Y4.O                  SLICE_X102Y89.CLK                0.888  0.151
BUFR_X1Y4.O                  SLICE_X103Y87.CLK                0.886  0.149
BUFR_X1Y4.O                  SLICE_X103Y88.CLK                0.887  0.150
BUFR_X1Y4.O                  SLICE_X103Y89.CLK                0.888  0.151
BUFR_X1Y4.O                  SLICE_X104Y86.CLK                0.882  0.145

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 30.303 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_2" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_2" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 2.845ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: BUFG_DlyCtrl/I0
  Logical resource: BUFG_DlyCtrl/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6487 paths analyzed, 2303 endpoints analyzed, 35 failing endpoints
 35 timing errors detected. (35 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.310ns.
--------------------------------------------------------------------------------
Slack:                  -0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 6)
  Clock Path Skew:      -0.355ns (1.384 - 1.739)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y105.CQ     Tcko                  0.456   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1
                                                       module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1
    SLICE_X29Y104.D3     net (fanout=4)        0.672   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1
    SLICE_X29Y104.DMUX   Tilo                  0.357   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X29Y104.B4     net (fanout=2)        0.450   module_1_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X29Y104.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X29Y104.A6     net (fanout=1)        0.483   module_1_i/axi_interconnect_1/N43
    SLICE_X29Y104.A      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X27Y103.C6     net (fanout=2)        0.450   module_1_i/axi_interconnect_1/N18
    SLICE_X27Y103.C      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[31]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X27Y102.B6     net (fanout=2)        0.305   module_1_i/axi_interconnect_1/N39
    SLICE_X27Y102.B      Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[47]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X27Y101.C4     net (fanout=1)        0.580   module_1_i/axi_interconnect_1/N58
    SLICE_X27Y101.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X27Y97.CX      net (fanout=2)        0.486   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X27Y97.CLK     Tdick                 0.061   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (1.494ns logic, 3.426ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.399ns (1.341 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X36Y96.SR      net (fanout=20)       0.739   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X36Y96.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_10
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (1.569ns logic, 3.281ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.874ns (Levels of Logic = 6)
  Clock Path Skew:      -0.355ns (1.384 - 1.739)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.CQ     Tcko                  0.456   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X29Y104.D4     net (fanout=7)        0.626   module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X29Y104.DMUX   Tilo                  0.357   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X29Y104.B4     net (fanout=2)        0.450   module_1_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X29Y104.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X29Y104.A6     net (fanout=1)        0.483   module_1_i/axi_interconnect_1/N43
    SLICE_X29Y104.A      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X27Y103.C6     net (fanout=2)        0.450   module_1_i/axi_interconnect_1/N18
    SLICE_X27Y103.C      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[31]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X27Y102.B6     net (fanout=2)        0.305   module_1_i/axi_interconnect_1/N39
    SLICE_X27Y102.B      Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[47]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X27Y101.C4     net (fanout=1)        0.580   module_1_i/axi_interconnect_1/N58
    SLICE_X27Y101.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X27Y97.CX      net (fanout=2)        0.486   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X27Y97.CLK     Tdick                 0.061   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (1.494ns logic, 3.380ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 6)
  Clock Path Skew:      -0.355ns (1.384 - 1.739)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.DQ     Tcko                  0.456   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1
                                                       module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1
    SLICE_X26Y101.B3     net (fanout=4)        0.994   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1
    SLICE_X26Y101.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y101.A4     net (fanout=2)        0.466   module_1_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X26Y101.A      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X27Y103.D6     net (fanout=1)        0.486   module_1_i/axi_interconnect_1/N41
    SLICE_X27Y103.D      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[31]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X27Y103.C5     net (fanout=2)        0.275   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X27Y103.C      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[31]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X27Y102.B6     net (fanout=2)        0.305   module_1_i/axi_interconnect_1/N39
    SLICE_X27Y102.B      Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[47]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X27Y101.C4     net (fanout=1)        0.580   module_1_i/axi_interconnect_1/N58
    SLICE_X27Y101.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X27Y97.CX      net (fanout=2)        0.486   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X27Y97.CLK     Tdick                 0.061   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.261ns logic, 3.592ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X30Y98.SR      net (fanout=20)       0.715   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X30Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_12
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.569ns logic, 3.257ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X30Y98.SR      net (fanout=20)       0.715   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X30Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.569ns logic, 3.257ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X30Y98.SR      net (fanout=20)       0.715   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X30Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_11
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.569ns logic, 3.257ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X30Y98.SR      net (fanout=20)       0.715   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X30Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.569ns logic, 3.257ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X30Y99.SR      net (fanout=20)       0.702   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X30Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_10
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_10
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.569ns logic, 3.244ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X30Y99.SR      net (fanout=20)       0.702   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X30Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_10
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_9
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.569ns logic, 3.244ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X30Y99.SR      net (fanout=20)       0.702   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X30Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_10
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_8
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.569ns logic, 3.244ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X30Y99.SR      net (fanout=20)       0.702   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X30Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_10
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_15
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.569ns logic, 3.244ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.742ns (Levels of Logic = 3)
  Clock Path Skew:      -0.397ns (1.343 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X35Y98.SR      net (fanout=20)       0.726   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X35Y98.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (1.474ns logic, 3.268ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y98.SR      net (fanout=20)       0.611   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.569ns logic, 3.153ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y98.SR      net (fanout=20)       0.611   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.569ns logic, 3.153ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y98.SR      net (fanout=20)       0.611   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.569ns logic, 3.153ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y98.SR      net (fanout=20)       0.611   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.569ns logic, 3.153ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y99.SR      net (fanout=20)       0.602   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_14
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.569ns logic, 3.144ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y99.SR      net (fanout=20)       0.602   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_17
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.569ns logic, 3.144ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y99.SR      net (fanout=20)       0.602   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_18
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.569ns logic, 3.144ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y99.SR      net (fanout=20)       0.602   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y99.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_16
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.569ns logic, 3.144ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X36Y98.SR      net (fanout=20)       0.595   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X36Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_13
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_12
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (1.569ns logic, 3.137ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X36Y98.SR      net (fanout=20)       0.595   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X36Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_13
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_13
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (1.569ns logic, 3.137ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X36Y98.SR      net (fanout=20)       0.595   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X36Y98.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_13
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_11
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (1.569ns logic, 3.137ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y97.SR      net (fanout=20)       0.733   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y97.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_19
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (1.474ns logic, 3.275ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y97.SR      net (fanout=20)       0.733   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y97.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_19
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_19
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (1.474ns logic, 3.275ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 (FF)
  Destination:          module_1_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.315ns (1.424 - 1.739)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 to module_1_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y105.CMUX     Tshcko                0.592   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1
                                                         module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X29Y104.D5       net (fanout=4)        0.631   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X29Y104.D        Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                         module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X29Y104.B5       net (fanout=3)        0.419   module_1_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X29Y104.BMUX     Tilo                  0.327   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                         module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X29Y102.B5       net (fanout=1)        0.552   module_1_i/axi_interconnect_1/N14
    SLICE_X29Y102.B        Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                         module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y100.A6       net (fanout=4)        0.469   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y100.A        Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[63]
                                                         module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.520   module_1_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   module_1_i/processing_system7_0/processing_system7_0/PS7_i
                                                         module_1_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        4.765ns (2.174ns logic, 2.591ns route)
                                                         (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 6)
  Clock Path Skew:      -0.356ns (1.384 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y102.CQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X26Y101.B4     net (fanout=7)        0.774   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X26Y101.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y101.A4     net (fanout=2)        0.466   module_1_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X26Y101.A      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X27Y103.D6     net (fanout=1)        0.486   module_1_i/axi_interconnect_1/N41
    SLICE_X27Y103.D      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[31]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X27Y103.C5     net (fanout=2)        0.275   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X27Y103.C      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[31]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X27Y102.B6     net (fanout=2)        0.305   module_1_i/axi_interconnect_1/N39
    SLICE_X27Y102.B      Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[47]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X27Y101.C4     net (fanout=1)        0.580   module_1_i/axi_interconnect_1/N58
    SLICE_X27Y101.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X27Y97.CX      net (fanout=2)        0.486   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X27Y97.CLK     Tdick                 0.061   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.323ns logic, 3.372ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 3)
  Clock Path Skew:      -0.395ns (1.341 - 1.736)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y101.AQ     Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X27Y100.B3     net (fanout=3)        0.666   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X36Y96.SR      net (fanout=20)       0.739   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X36Y96.CLK     Tsrck                 0.524   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_10
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (1.631ns logic, 3.019ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.398ns (1.342 - 1.740)
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y100.B4     net (fanout=11)       0.928   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y100.B      Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X26Y97.B5      net (fanout=4)        0.760   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X26Y97.BMUX    Tilo                  0.341   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_OE[5]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y98.C6      net (fanout=100)      0.854   module_1_i/axi_interconnect_1_M_ARVALID[0]
    SLICE_X34Y98.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X33Y97.SR      net (fanout=20)       0.604   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X33Y97.CLK     Tsrck                 0.429   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17
                                                       module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17
    -------------------------------------------------  ---------------------------
    Total                                      4.620ns (1.474ns logic, 3.146ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_22/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_22/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_23/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_23/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[27]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_24/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[27]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_24/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[27]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_25/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[27]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_25/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[27]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_26/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[27]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_26/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[27]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_27/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[27]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_27/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_15/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_15/CLK
  Location pin: SLICE_X30Y95.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X30Y96.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X30Y96.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X30Y96.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X30Y96.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK
  Location pin: SLICE_X30Y96.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK
  Location pin: SLICE_X30Y96.CLK
  Clock network: module_1_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.123ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.AQ      Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y91.BX      net (fanout=1)        0.525   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X26Y91.CLK     Tdick                 0.045   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.563ns logic, 0.525ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Delay:                  1.100ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         module_1_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    module_1_i/processing_system7_0_FCLK_CLK0 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.BQ      Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y91.CX      net (fanout=1)        0.519   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X26Y91.CLK     Tdick                 0.028   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClkDiv = PERIOD TIMEGRP "BitClkRefClk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13659 paths analyzed, 298 endpoints analyzed, 11 failing endpoints
 11 timing errors detected. (11 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.072ns.
--------------------------------------------------------------------------------
Slack:                  -4.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.971ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.971ns (2.548ns logic, 6.423ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (2.774ns logic, 6.093ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_1 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.760ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_1 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.AMUX   Tshcko                0.649   IntBitSlip_N
                                                       AdcFrame1/IntDataTotal_1
    SLICE_X102Y89.B5     net (fanout=2)        0.494   AdcFrame1/IntDataTotal[1]
    SLICE_X102Y89.BMUX   Tilo                  0.341   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.760ns (2.570ns logic, 6.190ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.737ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X105Y88.A6     net (fanout=5)        0.363   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X105Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N146
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW1
    SLICE_X103Y88.D6     net (fanout=1)        0.303   AdcFrame1/BitSlipCtrl/N146
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.737ns (2.548ns logic, 6.189ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_1 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.656ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_1 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.AMUX   Tshcko                0.649   IntBitSlip_N
                                                       AdcFrame1/IntDataTotal_1
    SLICE_X102Y89.B5     net (fanout=2)        0.494   AdcFrame1/IntDataTotal[1]
    SLICE_X102Y89.BMUX   Tilo                  0.341   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.656ns (2.796ns logic, 5.860ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.653ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y88.C2     net (fanout=5)        0.668   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.653ns (2.424ns logic, 6.229ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.633ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X105Y88.A6     net (fanout=5)        0.363   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X105Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N146
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW1
    SLICE_X103Y88.D6     net (fanout=1)        0.303   AdcFrame1/BitSlipCtrl/N146
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.633ns (2.774ns logic, 5.859ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.582ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.C6     net (fanout=7)        0.562   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.582ns (2.424ns logic, 6.158ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_2 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_2 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.BQ     Tcko                  0.456   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_2
    SLICE_X103Y87.A1     net (fanout=2)        1.007   AdcFrame1/IntDataTotal[2]
    SLICE_X103Y87.A      Tilo                  0.124   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter1_SW0
    SLICE_X103Y87.B6     net (fanout=1)        0.291   AdcFrame1/BitSlipCtrl/N12
    SLICE_X103Y87.B      Tilo                  0.124   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter1
    SLICE_X102Y88.A5     net (fanout=4)        0.427   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[0]
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (2.160ns logic, 6.420ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X103Y89.A6     net (fanout=6)        0.495   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (2.424ns logic, 6.156ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_2 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.567ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_2 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.BQ     Tcko                  0.456   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_2
    SLICE_X102Y89.B4     net (fanout=2)        0.461   AdcFrame1/IntDataTotal[2]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.567ns (2.410ns logic, 6.157ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.549ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y88.C2     net (fanout=5)        0.668   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.549ns (2.650ns logic, 5.899ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_1 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.526ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_1 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.AMUX   Tshcko                0.649   IntBitSlip_N
                                                       AdcFrame1/IntDataTotal_1
    SLICE_X102Y89.B5     net (fanout=2)        0.494   AdcFrame1/IntDataTotal[1]
    SLICE_X102Y89.BMUX   Tilo                  0.341   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X105Y88.A6     net (fanout=5)        0.363   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X105Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N146
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW1
    SLICE_X103Y88.D6     net (fanout=1)        0.303   AdcFrame1/BitSlipCtrl/N146
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.526ns (2.570ns logic, 5.956ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_5 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.514ns (Levels of Logic = 14)
  Clock Path Skew:      -0.060ns (0.822 - 0.882)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_5 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y86.DMUX   Tshcko                0.652   AdcFrame1/IntDataTotal[5]
                                                       AdcFrame1/IntDataTotal_5
    SLICE_X102Y87.B6     net (fanout=3)        0.472   AdcFrame1/IntDataTotal[5]
    SLICE_X102Y87.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N141
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>11
    SLICE_X102Y89.A4     net (fanout=5)        0.618   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>1
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.514ns (2.356ns logic, 6.158ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.C6     net (fanout=7)        0.562   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (2.650ns logic, 5.828ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.476ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X103Y89.A6     net (fanout=6)        0.495   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.476ns (2.650ns logic, 5.826ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_2 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.476ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_2 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.BQ     Tcko                  0.456   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_2
    SLICE_X103Y87.A1     net (fanout=2)        1.007   AdcFrame1/IntDataTotal[2]
    SLICE_X103Y87.A      Tilo                  0.124   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter1_SW0
    SLICE_X103Y87.B6     net (fanout=1)        0.291   AdcFrame1/BitSlipCtrl/N12
    SLICE_X103Y87.B      Tilo                  0.124   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter1
    SLICE_X102Y88.A5     net (fanout=4)        0.427   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[0]
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.476ns (2.386ns logic, 6.090ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.463ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.DMUX   Tilo                  0.380   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.463ns (2.680ns logic, 5.783ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_2 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.463ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_2 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.BQ     Tcko                  0.456   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_2
    SLICE_X102Y89.B4     net (fanout=2)        0.461   AdcFrame1/IntDataTotal[2]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.463ns (2.636ns logic, 5.827ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_1 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.442ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_1 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.AMUX   Tshcko                0.649   IntBitSlip_N
                                                       AdcFrame1/IntDataTotal_1
    SLICE_X102Y89.B5     net (fanout=2)        0.494   AdcFrame1/IntDataTotal[1]
    SLICE_X102Y89.BMUX   Tilo                  0.341   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y88.C2     net (fanout=5)        0.668   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.442ns (2.446ns logic, 5.996ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.423ns (Levels of Logic = 12)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X102Y88.C2     net (fanout=6)        0.867   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.423ns (2.300ns logic, 6.123ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_1 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.422ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_1 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.AMUX   Tshcko                0.649   IntBitSlip_N
                                                       AdcFrame1/IntDataTotal_1
    SLICE_X102Y89.B5     net (fanout=2)        0.494   AdcFrame1/IntDataTotal[1]
    SLICE_X102Y89.BMUX   Tilo                  0.341   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X105Y88.A6     net (fanout=5)        0.363   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X105Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N146
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW1
    SLICE_X103Y88.D6     net (fanout=1)        0.303   AdcFrame1/BitSlipCtrl/N146
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.422ns (2.796ns logic, 5.626ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.419ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y88.C2     net (fanout=5)        0.668   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X105Y88.A6     net (fanout=5)        0.363   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X105Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N146
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW1
    SLICE_X103Y88.D6     net (fanout=1)        0.303   AdcFrame1/BitSlipCtrl/N146
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.419ns (2.424ns logic, 5.995ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  -3.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_5 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.410ns (Levels of Logic = 14)
  Clock Path Skew:      -0.060ns (0.822 - 0.882)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_5 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y86.DMUX   Tshcko                0.652   AdcFrame1/IntDataTotal[5]
                                                       AdcFrame1/IntDataTotal_5
    SLICE_X102Y87.B6     net (fanout=3)        0.472   AdcFrame1/IntDataTotal[5]
    SLICE_X102Y87.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N141
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>11
    SLICE_X102Y89.A4     net (fanout=5)        0.618   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>1
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X102Y89.D5     net (fanout=4)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X102Y89.DMUX   Tilo                  0.350   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter81
    SLICE_X102Y89.C6     net (fanout=4)        0.196   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[7]
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.410ns (2.582ns logic, 5.828ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_5 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.395ns (Levels of Logic = 14)
  Clock Path Skew:      -0.060ns (0.822 - 0.882)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_5 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y86.DMUX   Tshcko                0.652   AdcFrame1/IntDataTotal[5]
                                                       AdcFrame1/IntDataTotal_5
    SLICE_X103Y87.A4     net (fanout=3)        0.626   AdcFrame1/IntDataTotal[5]
    SLICE_X103Y87.A      Tilo                  0.124   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter1_SW0
    SLICE_X103Y87.B6     net (fanout=1)        0.291   AdcFrame1/BitSlipCtrl/N12
    SLICE_X103Y87.B      Tilo                  0.124   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter1
    SLICE_X102Y88.A5     net (fanout=4)        0.427   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[0]
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.395ns (2.356ns logic, 6.039ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_1 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.375ns (Levels of Logic = 14)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_1 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.AMUX   Tshcko                0.649   IntBitSlip_N
                                                       AdcFrame1/IntDataTotal_1
    SLICE_X103Y87.A5     net (fanout=2)        0.609   AdcFrame1/IntDataTotal[1]
    SLICE_X103Y87.A      Tilo                  0.124   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter1_SW0
    SLICE_X103Y87.B6     net (fanout=1)        0.291   AdcFrame1/BitSlipCtrl/N12
    SLICE_X103Y87.B      Tilo                  0.124   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter1
    SLICE_X102Y88.A5     net (fanout=4)        0.427   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[0]
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X102Y88.C5     net (fanout=6)        0.341   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.375ns (2.353ns logic, 6.022ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_1 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.371ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_1 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.AMUX   Tshcko                0.649   IntBitSlip_N
                                                       AdcFrame1/IntDataTotal_1
    SLICE_X102Y89.B5     net (fanout=2)        0.494   AdcFrame1/IntDataTotal[1]
    SLICE_X102Y89.BMUX   Tilo                  0.341   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.C6     net (fanout=7)        0.562   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.371ns (2.446ns logic, 5.925ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_1 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.369ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_1 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.AMUX   Tshcko                0.649   IntBitSlip_N
                                                       AdcFrame1/IntDataTotal_1
    SLICE_X102Y89.B5     net (fanout=2)        0.494   AdcFrame1/IntDataTotal[1]
    SLICE_X102Y89.BMUX   Tilo                  0.341   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X103Y89.A6     net (fanout=6)        0.495   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X103Y90.C6     net (fanout=5)        0.325   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X103Y90.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N145
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW0
    SLICE_X103Y88.D4     net (fanout=1)        0.575   AdcFrame1/BitSlipCtrl/N145
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.369ns (2.446ns logic, 5.923ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.348ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.C6     net (fanout=7)        0.562   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter51
    SLICE_X103Y89.A5     net (fanout=5)        0.421   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[4]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X105Y88.A6     net (fanout=5)        0.363   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X105Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N146
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW1
    SLICE_X103Y88.D6     net (fanout=1)        0.303   AdcFrame1/BitSlipCtrl/N146
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.348ns (2.424ns logic, 5.924ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/IntDataTotal_0 (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.346ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.822 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/IntDataTotal_0 to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y89.AMUX   Tshcko                0.594   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/IntDataTotal_0
    SLICE_X102Y89.B3     net (fanout=2)        0.727   AdcFrame1/IntDataTotal[0]
    SLICE_X102Y89.BMUX   Tilo                  0.374   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>21
    SLICE_X102Y89.A6     net (fanout=5)        0.628   AdcFrame1/BitSlipCtrl/PatternIn[5]_DataIn[5]_equal_21_o<5>2
    SLICE_X102Y89.A      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter211
    SLICE_X102Y88.A6     net (fanout=9)        0.373   AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter21
    SLICE_X102Y88.B5     net (fanout=3)        0.310   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[1]
    SLICE_X102Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<1>11
    SLICE_X103Y89.C6     net (fanout=6)        0.340   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[1]
    SLICE_X103Y89.C      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_xor<2>11
    SLICE_X102Y88.D5     net (fanout=7)        0.486   AdcFrame1/BitSlipCtrl/counter[7]_GND_55_o_add_11_OUT[2]
    SLICE_X102Y88.D      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter41
    SLICE_X103Y89.A6     net (fanout=6)        0.495   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[3]
    SLICE_X103Y89.A      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter61
    SLICE_X103Y88.C6     net (fanout=4)        0.441   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[5]
    SLICE_X103Y88.C      Tilo                  0.124   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy<5>11
    SLICE_X102Y89.D4     net (fanout=3)        0.620   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_cy[5]
    SLICE_X102Y89.D      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/Mmux_counter71
    SLICE_X103Y89.D6     net (fanout=4)        0.319   AdcFrame1/BitSlipCtrl/Madd_counter[7]_GND_55_o_add_11_OUT_lut[6]
    SLICE_X103Y89.D      Tilo                  0.124   AdcFrame1/IntDataTotal[2]
                                                       AdcFrame1/BitSlipCtrl/n00101_SW0
    SLICE_X102Y89.C3     net (fanout=1)        0.517   AdcFrame1/BitSlipCtrl/N10
    SLICE_X102Y89.C      Tilo                  0.124   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/n00101
    SLICE_X105Y88.A6     net (fanout=5)        0.363   AdcFrame1/BitSlipCtrl/n0010
    SLICE_X105Y88.A      Tilo                  0.124   AdcFrame1/BitSlipCtrl/N146
                                                       AdcFrame1/BitSlipCtrl/n00152_SW2_SW1
    SLICE_X103Y88.D6     net (fanout=1)        0.303   AdcFrame1/BitSlipCtrl/N146
    SLICE_X103Y88.CLK    Tas                   0.092   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3-In2
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.346ns (2.424ns logic, 5.922ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkDiv = PERIOD TIMEGRP "BitClkRefClk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: FIFO18E1_CD/WRCLK
  Logical resource: FIFO18E1_CD/WRCLK
  Location pin: RAMB18_X4Y42.WRCLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: FIFO18E1_AB/WRCLK
  Logical resource: FIFO18E1_AB/WRCLK
  Location pin: RAMB18_X3Y40.WRCLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 2.640ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.360ns (423.729MHz) (Tidelayper_C)
  Physical resource: AdcClk/AdcClock_I_Iodly/C
  Logical resource: AdcClk/AdcClock_I_Iodly/C
  Location pin: IDELAY_X1Y124.C
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcClk/AdcClock_I_Isrds_Master/CLKDIV
  Logical resource: AdcClk/AdcClock_I_Isrds_Master/CLKDIV
  Location pin: ILOGIC_X1Y124.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_D/AdcReader1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_D/AdcReader1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y130.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_D/AdcReader1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_D/AdcReader1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y129.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_A/AdcReader0/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_A/AdcReader0/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y90.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_A/AdcReader0/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_A/AdcReader0/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y89.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_A/AdcReader1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_A/AdcReader1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y82.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_A/AdcReader1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_A/AdcReader1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y81.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_C/AdcReader0/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_C/AdcReader0/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y106.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_C/AdcReader0/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_C/AdcReader0/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y105.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcFrame1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcFrame1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y73.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcFrame1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcFrame1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y74.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_C/AdcReader1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_C/AdcReader1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y110.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_C/AdcReader1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_C/AdcReader1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y109.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_B/AdcReader1/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_B/AdcReader1/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y142.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_B/AdcReader1/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_B/AdcReader1/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y141.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_D/AdcReader0/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_D/AdcReader0/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y108.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_D/AdcReader0/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_D/AdcReader0/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y107.CLKDIV
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_B/AdcReader0/AdcDataISerdes_P/CLKDIV
  Logical resource: AdcReader_B/AdcReader0/AdcDataISerdes_P/CLKDIV
  Location pin: ILOGIC_X1Y96.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 3.333ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.667ns (599.880MHz) (Tisper_CLKDIV)
  Physical resource: AdcReader_B/AdcReader0/AdcDataISerdes_N/CLKDIV
  Logical resource: AdcReader_B/AdcReader0/AdcDataISerdes_N/CLKDIV
  Location pin: ILOGIC_X1Y95.CLKDIV
  Clock network: IntDivClk34
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_1/CK
  Location pin: SLICE_X96Y122.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_1/CK
  Location pin: SLICE_X96Y122.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_1/CK
  Location pin: SLICE_X96Y122.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: AdcClk/ReturnState[2]/SR
  Logical resource: AdcClk/ReturnState_1/SR
  Location pin: SLICE_X96Y122.SR
  Clock network: IntRst
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_2/CK
  Location pin: SLICE_X96Y122.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_2/CK
  Location pin: SLICE_X96Y122.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: AdcClk/ReturnState[2]/CLK
  Logical resource: AdcClk/ReturnState_2/CK
  Location pin: SLICE_X96Y122.CLK
  Clock network: IntDivClk35
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: AdcClk/ReturnState[2]/SR
  Logical resource: AdcClk/ReturnState_2/SR
  Location pin: SLICE_X96Y122.SR
  Clock network: IntRst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClkIsrds_ClkFfs = MAXDELAY FROM TIMEGRP "AdcClk_Isrds" TO 
TIMEGRP         "AdcClk_Ffs" 4.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 61 paths analyzed, 49 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.052ns.
--------------------------------------------------------------------------------
Slack:                  0.448ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntProceedCnt_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.052ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntProceedCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y119.CLK   net (fanout=46)       0.879   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.134ns logic, 2.918ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.448ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntProceedCnt_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.052ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntProceedCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y119.CLK   net (fanout=46)       0.879   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.134ns logic, 2.918ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntAction_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.051ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntAction_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X101Y120.CLK   net (fanout=46)       0.878   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.134ns logic, 2.917ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntAction_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.051ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntAction_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X101Y120.CLK   net (fanout=46)       0.878   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.134ns logic, 2.917ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntproceedCntTc_d (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.051ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntproceedCntTc_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y120.CLK   net (fanout=46)       0.878   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.134ns logic, 2.917ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntProceedCnt_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.051ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntProceedCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y120.CLK   net (fanout=46)       0.878   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.134ns logic, 2.917ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/State_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/State_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X98Y121.CLK    net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntStepCnt_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntStepCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X99Y121.CLK    net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntProceed (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntProceed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y121.CLK   net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntStepCnt_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntStepCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X99Y121.CLK    net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntProceedDone (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntProceedDone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X101Y121.CLK   net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTurnAroundBit (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTurnAroundBit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X101Y121.CLK   net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntStepCnt_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntStepCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X99Y121.CLK    net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/State_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/State_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X98Y121.CLK    net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.450ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntStepCnt_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntStepCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X99Y121.CLK    net (fanout=46)       0.877   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.134ns logic, 2.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.451ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntCalValReg_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.049ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntCalValReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X103Y121.CLK   net (fanout=46)       0.876   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.134ns logic, 2.915ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.451ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntCalValReg_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.049ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntCalValReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X103Y121.CLK   net (fanout=46)       0.876   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.134ns logic, 2.915ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.451ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntClkCtrlDone (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.049ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntClkCtrlDone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X102Y121.CLK   net (fanout=46)       0.876   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.134ns logic, 2.915ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTimeOutCnt_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTimeOutCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y122.CLK   net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTimeOutCnt_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTimeOutCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y122.CLK   net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTimeOutCnt_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTimeOutCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y122.CLK   net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntNumIncDecIdly_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntNumIncDecIdly_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X97Y122.CLK    net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntNumIncDecIdly_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntNumIncDecIdly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X97Y122.CLK    net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntNumIncDecIdly_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntNumIncDecIdly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X97Y122.CLK    net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/ReturnState_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/ReturnState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X96Y122.CLK    net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/ReturnState_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/ReturnState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X96Y122.CLK    net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/State_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/State_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X98Y122.CLK    net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntTimeOutCnt_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntTimeOutCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X100Y122.CLK   net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/State_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/State_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X98Y122.CLK    net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcClk/IntNumIncDecIdly_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcClk/IntNumIncDecIdly_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X101Y122.CLK   net (fanout=46)       0.874   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.134ns logic, 2.913ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClkFrm_ClkBit = MAXDELAY FROM TIMEGRP "AdcClk_Ffs" TO 
TIMEGRP "AdcFrmSig"         4.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.421ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcFrame1/AdcDataISerdes_N (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.962ns (Levels of Logic = 0)
  Clock Path Skew:      -0.424ns (2.866 - 3.290)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    BitClk_N falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcFrame1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y121.AQ    Tcko                  0.518   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y73.CE1     net (fanout=34)       2.731   IntBitClkDone
    ILOGIC_X1Y73.CLK     Tiscck_CE             0.713   AdcFrame1/AdcDataISerdes_N
                                                       AdcFrame1/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (1.231ns logic, 2.731ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcFrame1/AdcDataISerdes_P (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.822ns (Levels of Logic = 0)
  Clock Path Skew:      -0.424ns (2.866 - 3.290)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    BitClk_N rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcFrame1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y121.AQ    Tcko                  0.518   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    ILOGIC_X1Y74.CE1     net (fanout=34)       2.591   IntBitClkDone
    ILOGIC_X1Y74.CLK     Tiscck_CE             0.713   AdcFrame1/AdcDataISerdes_P
                                                       AdcFrame1/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.231ns logic, 2.591ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.416ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/IntDataTotal_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.084ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/IntDataTotal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X103Y89.CLK    net (fanout=22)       0.888   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.134ns logic, 2.950ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.416ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.084ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/BitSlipCtrl/BitSlipN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X102Y89.CLK    net (fanout=22)       0.888   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.134ns logic, 2.950ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.416ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/IntDataTotal_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.084ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/IntDataTotal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X103Y89.CLK    net (fanout=22)       0.888   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.134ns logic, 2.950ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.416ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/IntDataTotal_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.084ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/IntDataTotal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X102Y89.CLK    net (fanout=22)       0.888   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.134ns logic, 2.950ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.417ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.083ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X103Y88.CLK    net (fanout=22)       0.887   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.134ns logic, 2.949ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.417ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.083ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/BitSlipCtrl/currState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X103Y88.CLK    net (fanout=22)       0.887   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.134ns logic, 2.949ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.417ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.083ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/BitSlipCtrl/currState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X103Y88.CLK    net (fanout=22)       0.887   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.134ns logic, 2.949ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.418ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/IntDataTotal_4 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.082ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/IntDataTotal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X103Y87.CLK    net (fanout=22)       0.886   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.134ns logic, 2.948ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.418ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.082ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X103Y87.CLK    net (fanout=22)       0.886   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.134ns logic, 2.948ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.418ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.082ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/BitSlipCtrl/BitSlipP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X103Y87.CLK    net (fanout=22)       0.886   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.134ns logic, 2.948ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.422ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/IntDataTotal_5 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/IntDataTotal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X104Y86.CLK    net (fanout=22)       0.882   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.134ns logic, 2.944ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.302ns (2.988 - 3.290)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcFrame1/BitSlipCtrl/currState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y121.AQ    Tcko                  0.518   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    SLICE_X104Y88.B4     net (fanout=34)       2.300   IntBitClkDone
    SLICE_X104Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Rst_INV_20_o
                                                       AdcFrame1/BitSlipCtrl/Rst_INV_20_o1_INV_0
    SLICE_X103Y88.SR     net (fanout=1)        0.347   AdcFrame1/BitSlipCtrl/Rst_INV_20_o
    SLICE_X103Y88.CLK    Tsrck                 0.429   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (1.071ns logic, 2.647ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.302ns (2.988 - 3.290)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y121.AQ    Tcko                  0.518   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    SLICE_X104Y88.B4     net (fanout=34)       2.300   IntBitClkDone
    SLICE_X104Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Rst_INV_20_o
                                                       AdcFrame1/BitSlipCtrl/Rst_INV_20_o1_INV_0
    SLICE_X103Y88.SR     net (fanout=1)        0.347   AdcFrame1/BitSlipCtrl/Rst_INV_20_o
    SLICE_X103Y88.CLK    Tsrck                 0.429   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (1.071ns logic, 2.647ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcClk/IntClkCtrlDone (FF)
  Destination:          AdcFrame1/BitSlipCtrl/currState_FSM_FFd1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.302ns (2.988 - 3.290)
  Source Clock:         IntDivClk35 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcClk/IntClkCtrlDone to AdcFrame1/BitSlipCtrl/currState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y121.AQ    Tcko                  0.518   IntBitClkDone
                                                       AdcClk/IntClkCtrlDone
    SLICE_X104Y88.B4     net (fanout=34)       2.300   IntBitClkDone
    SLICE_X104Y88.B      Tilo                  0.124   AdcFrame1/BitSlipCtrl/Rst_INV_20_o
                                                       AdcFrame1/BitSlipCtrl/Rst_INV_20_o1_INV_0
    SLICE_X103Y88.SR     net (fanout=1)        0.347   AdcFrame1/BitSlipCtrl/Rst_INV_20_o
    SLICE_X103Y88.CLK    Tsrck                 0.429   AdcFrame1/BitSlipCtrl/currState_FSM_FFd3
                                                       AdcFrame1/BitSlipCtrl/currState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (1.071ns logic, 2.647ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.507ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/AdcDataISerdes_N (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.993ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    ILOGIC_X1Y73.CLKDIV  net (fanout=22)       0.797   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.134ns logic, 2.859ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/AdcDataISerdes_N (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.992ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFIO_X1Y4.I         net (fanout=4)        1.304   AdcClk/IntBitClkIn
    BUFIO_X1Y4.O         Tbiocko_O             1.609   AdcClk/AdcClock_I_Bufio34
                                                       AdcClk/AdcClock_I_Bufio34
    ILOGIC_X1Y73.CLK     net (fanout=8)        0.320   BitClk_N
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (1.712ns logic, 2.280ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/AdcDataISerdes_P (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.992ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFIO_X1Y4.I         net (fanout=4)        1.304   AdcClk/IntBitClkIn
    BUFIO_X1Y4.O         Tbiocko_O             1.609   AdcClk/AdcClock_I_Bufio34
                                                       AdcClk/AdcClock_I_Bufio34
    ILOGIC_X1Y74.CLK     net (fanout=8)        0.320   BitClk_N
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (1.712ns logic, 2.280ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  0.509ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcFrame1/AdcDataISerdes_P (FF)
  Requirement:          4.500ns
  Data Path Delay:      3.991ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcFrame1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    ILOGIC_X1Y74.CLKDIV  net (fanout=22)       0.795   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.134ns logic, 2.857ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClkFrm_Chan = MAXDELAY FROM TIMEGRP "AdcFrmSig" TO 
TIMEGRP "AdcChan" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.988ns.
--------------------------------------------------------------------------------
Slack:                  1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Destination:          AdcReader_B/AdcReader1/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 0)
  Clock Path Skew:      -0.424ns (2.899 - 3.323)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipP to AdcReader_B/AdcReader1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.456   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/BitSlipP
    ILOGIC_X1Y142.BITSLIPnet (fanout=9)        3.054   IntBitSlip_P
    ILOGIC_X1Y142.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_B/AdcReader1/AdcDataISerdes_P
                                                       AdcReader_B/AdcReader1/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (0.475ns logic, 3.054ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Destination:          AdcReader_B/AdcReader1/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 0)
  Clock Path Skew:      -0.426ns (2.899 - 3.325)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipN to AdcReader_B/AdcReader1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.BQ     Tcko                  0.518   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/BitSlipN
    ILOGIC_X1Y141.BITSLIPnet (fanout=9)        2.927   IntBitSlip_N
    ILOGIC_X1Y141.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_B/AdcReader1/AdcDataISerdes_N
                                                       AdcReader_B/AdcReader1/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (0.537ns logic, 2.927ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  1.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Destination:          AdcReader_D/AdcReader1/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.139ns (Levels of Logic = 0)
  Clock Path Skew:      -0.434ns (2.889 - 3.323)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipP to AdcReader_D/AdcReader1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.456   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/BitSlipP
    ILOGIC_X1Y130.BITSLIPnet (fanout=9)        2.664   IntBitSlip_P
    ILOGIC_X1Y130.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_D/AdcReader1/AdcDataISerdes_P
                                                       AdcReader_D/AdcReader1/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.475ns logic, 2.664ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Destination:          AdcReader_D/AdcReader1/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.075ns (Levels of Logic = 0)
  Clock Path Skew:      -0.436ns (2.889 - 3.325)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipN to AdcReader_D/AdcReader1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.BQ     Tcko                  0.518   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/BitSlipN
    ILOGIC_X1Y129.BITSLIPnet (fanout=9)        2.538   IntBitSlip_N
    ILOGIC_X1Y129.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_D/AdcReader1/AdcDataISerdes_N
                                                       AdcReader_D/AdcReader1/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.537ns logic, 2.538ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  2.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Destination:          AdcReader_C/AdcReader1/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 0)
  Clock Path Skew:      -0.425ns (2.898 - 3.323)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipP to AdcReader_C/AdcReader1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.456   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/BitSlipP
    ILOGIC_X1Y110.BITSLIPnet (fanout=9)        1.892   IntBitSlip_P
    ILOGIC_X1Y110.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_C/AdcReader1/AdcDataISerdes_P
                                                       AdcReader_C/AdcReader1/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.475ns logic, 1.892ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  2.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Destination:          AdcReader_C/AdcReader1/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.427ns (2.898 - 3.325)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipN to AdcReader_C/AdcReader1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.BQ     Tcko                  0.518   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/BitSlipN
    ILOGIC_X1Y109.BITSLIPnet (fanout=9)        1.770   IntBitSlip_N
    ILOGIC_X1Y109.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_C/AdcReader1/AdcDataISerdes_N
                                                       AdcReader_C/AdcReader1/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.537ns logic, 1.770ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Destination:          AdcReader_C/AdcReader0/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 0)
  Clock Path Skew:      -0.425ns (2.900 - 3.325)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipN to AdcReader_C/AdcReader0/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.BQ     Tcko                  0.518   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/BitSlipN
    ILOGIC_X1Y105.BITSLIPnet (fanout=9)        1.693   IntBitSlip_N
    ILOGIC_X1Y105.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_C/AdcReader0/AdcDataISerdes_N
                                                       AdcReader_C/AdcReader0/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.537ns logic, 1.693ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Destination:          AdcReader_D/AdcReader0/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 0)
  Clock Path Skew:      -0.424ns (2.899 - 3.323)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipP to AdcReader_D/AdcReader0/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.456   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/BitSlipP
    ILOGIC_X1Y108.BITSLIPnet (fanout=9)        1.739   IntBitSlip_P
    ILOGIC_X1Y108.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_D/AdcReader0/AdcDataISerdes_P
                                                       AdcReader_D/AdcReader0/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.475ns logic, 1.739ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Destination:          AdcReader_D/AdcReader0/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.153ns (Levels of Logic = 0)
  Clock Path Skew:      -0.426ns (2.899 - 3.325)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipN to AdcReader_D/AdcReader0/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.BQ     Tcko                  0.518   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/BitSlipN
    ILOGIC_X1Y107.BITSLIPnet (fanout=9)        1.616   IntBitSlip_N
    ILOGIC_X1Y107.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_D/AdcReader0/AdcDataISerdes_N
                                                       AdcReader_D/AdcReader0/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.537ns logic, 1.616ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  2.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Destination:          AdcReader_C/AdcReader0/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 0)
  Clock Path Skew:      -0.423ns (2.900 - 3.323)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk35 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipP to AdcReader_C/AdcReader0/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.456   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/BitSlipP
    ILOGIC_X1Y106.BITSLIPnet (fanout=9)        1.588   IntBitSlip_P
    ILOGIC_X1Y106.CLKDIV Tiscck_BITSLIP        0.019   AdcReader_C/AdcReader0/AdcDataISerdes_P
                                                       AdcReader_C/AdcReader0/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.475ns logic, 1.588ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  2.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Destination:          AdcReader_A/AdcReader1/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.826ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.746 - 0.886)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipP to AdcReader_A/AdcReader1/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.456   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/BitSlipP
    ILOGIC_X1Y82.BITSLIP net (fanout=9)        1.351   IntBitSlip_P
    ILOGIC_X1Y82.CLKDIV  Tiscck_BITSLIP        0.019   AdcReader_A/AdcReader1/AdcDataISerdes_P
                                                       AdcReader_A/AdcReader1/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.475ns logic, 1.351ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  3.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Destination:          AdcReader_A/AdcReader1/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.739ns (Levels of Logic = 0)
  Clock Path Skew:      -0.144ns (0.744 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipN to AdcReader_A/AdcReader1/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.BQ     Tcko                  0.518   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/BitSlipN
    ILOGIC_X1Y81.BITSLIP net (fanout=9)        1.202   IntBitSlip_N
    ILOGIC_X1Y81.CLKDIV  Tiscck_BITSLIP        0.019   AdcReader_A/AdcReader1/AdcDataISerdes_N
                                                       AdcReader_A/AdcReader1/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.537ns logic, 1.202ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  3.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Destination:          AdcReader_B/AdcReader0/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.735ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.754 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipN to AdcReader_B/AdcReader0/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.BQ     Tcko                  0.518   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/BitSlipN
    ILOGIC_X1Y95.BITSLIP net (fanout=9)        1.198   IntBitSlip_N
    ILOGIC_X1Y95.CLKDIV  Tiscck_BITSLIP        0.019   AdcReader_B/AdcReader0/AdcDataISerdes_N
                                                       AdcReader_B/AdcReader0/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.537ns logic, 1.198ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  3.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Destination:          AdcReader_B/AdcReader0/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.754 - 0.886)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipP to AdcReader_B/AdcReader0/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.456   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/BitSlipP
    ILOGIC_X1Y96.BITSLIP net (fanout=9)        1.166   IntBitSlip_P
    ILOGIC_X1Y96.CLKDIV  Tiscck_BITSLIP        0.019   AdcReader_B/AdcReader0/AdcDataISerdes_P
                                                       AdcReader_B/AdcReader0/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.475ns logic, 1.166ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  3.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipN (FF)
  Destination:          AdcReader_A/AdcReader0/AdcDataISerdes_N (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.525ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.752 - 0.888)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipN to AdcReader_A/AdcReader0/AdcDataISerdes_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y89.BQ     Tcko                  0.518   IntBitSlip_N
                                                       AdcFrame1/BitSlipCtrl/BitSlipN
    ILOGIC_X1Y89.BITSLIP net (fanout=9)        0.988   IntBitSlip_N
    ILOGIC_X1Y89.CLKDIV  Tiscck_BITSLIP        0.019   AdcReader_A/AdcReader0/AdcDataISerdes_N
                                                       AdcReader_A/AdcReader0/AdcDataISerdes_N
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.537ns logic, 0.988ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  3.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AdcFrame1/BitSlipCtrl/BitSlipP (FF)
  Destination:          AdcReader_A/AdcReader0/AdcDataISerdes_P (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.471ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.752 - 0.886)
  Source Clock:         IntDivClk34 rising at 0.000ns
  Destination Clock:    IntDivClk34 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AdcFrame1/BitSlipCtrl/BitSlipP to AdcReader_A/AdcReader0/AdcDataISerdes_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.456   IntBitSlip_P
                                                       AdcFrame1/BitSlipCtrl/BitSlipP
    ILOGIC_X1Y90.BITSLIP net (fanout=9)        0.996   IntBitSlip_P
    ILOGIC_X1Y90.CLKDIV  Tiscck_BITSLIP        0.019   AdcReader_A/AdcReader0/AdcDataISerdes_P
                                                       AdcReader_A/AdcReader0/AdcDataISerdes_P
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.475ns logic, 0.996ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClkBit_Chan = MAXDELAY FROM TIMEGRP "AdcClk_Ffs" TO 
TIMEGRP "AdcChan" 4.5         ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 96 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.126ns.
--------------------------------------------------------------------------------
Slack:                  0.374ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader1/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.126ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader1/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X88Y121.CLK    net (fanout=46)       0.953   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.134ns logic, 2.992ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.374ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader1/IntDataTotal_5 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.126ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader1/IntDataTotal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X88Y121.CLK    net (fanout=46)       0.953   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.134ns logic, 2.992ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.374ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader1/IntDataTotal_4 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.126ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader1/IntDataTotal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X88Y121.CLK    net (fanout=46)       0.953   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.134ns logic, 2.992ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.411ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader0/IntDataTotal_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.089ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader0/IntDataTotal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X93Y98.CLK     net (fanout=22)       0.893   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (1.134ns logic, 2.955ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.412ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader0/IntDataTotal_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.088ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader0/IntDataTotal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X93Y93.CLK     net (fanout=22)       0.892   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.134ns logic, 2.954ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.412ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader0/IntDataTotal_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.088ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader0/IntDataTotal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X94Y97.CLK     net (fanout=22)       0.892   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.134ns logic, 2.954ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.412ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader0/IntDataTotal_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.088ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader0/IntDataTotal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X92Y93.CLK     net (fanout=22)       0.892   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.134ns logic, 2.954ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.412ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader0/IntDataTotal_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.088ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader0/IntDataTotal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X94Y97.CLK     net (fanout=22)       0.892   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.134ns logic, 2.954ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.412ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader0/IntDataTotal_5 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.088ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader0/IntDataTotal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y98.CLK     net (fanout=22)       0.892   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.134ns logic, 2.954ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader0/IntDataTotal_5 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader0/IntDataTotal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y93.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader1/IntDataTotal_1 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader1/IntDataTotal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X93Y91.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader0/IntDataTotal_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader0/IntDataTotal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X93Y91.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader0/IntDataTotal_4 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader0/IntDataTotal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y95.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader0/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader0/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y93.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader0/IntDataTotal_4 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader0/IntDataTotal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y93.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader1/IntDataTotal_4 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader1/IntDataTotal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y95.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader1/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader1/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y93.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_B/AdcReader0/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_B/AdcReader0/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y95.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader1/IntDataTotal_2 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader1/IntDataTotal_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X93Y91.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.413ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader1/IntDataTotal_5 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.087ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader1/IntDataTotal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X90Y95.CLK     net (fanout=22)       0.891   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.134ns logic, 2.953ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.414ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_A/AdcReader1/IntDataTotal_0 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.086ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_A/AdcReader1/IntDataTotal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y4.I          net (fanout=4)        1.406   AdcClk/IntBitClkIn
    BUFR_X1Y4.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr34
    SLICE_X93Y89.CLK     net (fanout=22)       0.890   IntDivClk34
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (1.134ns logic, 2.952ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_C/AdcReader1/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_C/AdcReader1/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X102Y106.CLK   net (fanout=46)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_C/AdcReader0/IntDataTotal_5 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_C/AdcReader0/IntDataTotal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X102Y106.CLK   net (fanout=46)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_C/AdcReader0/IntDataTotal_4 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_C/AdcReader0/IntDataTotal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X102Y106.CLK   net (fanout=46)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_C/AdcReader1/IntDataTotal_4 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_C/AdcReader1/IntDataTotal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X99Y108.CLK    net (fanout=46)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_D/AdcReader0/IntDataTotal_4 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_D/AdcReader0/IntDataTotal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X99Y108.CLK    net (fanout=46)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_C/AdcReader0/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_C/AdcReader0/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X102Y106.CLK   net (fanout=46)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_C/AdcReader1/IntDataTotal_5 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_C/AdcReader1/IntDataTotal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X99Y108.CLK    net (fanout=46)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_D/AdcReader0/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_D/AdcReader0/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X99Y108.CLK    net (fanout=46)       0.890   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.134ns logic, 2.929ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.439ns (requirement - data path)
  Source:               AdcClk/AdcClock_I_Isrds_Master (FF)
  Destination:          AdcReader_D/AdcReader1/IntDataTotal_3 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.061ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: AdcClk/AdcClock_I_Isrds_Master to AdcReader_D/AdcReader1/IntDataTotal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    BUFMRCE_X1Y5.I       net (fanout=1)        0.656   AdcClk/IntBitClkOut
    BUFMRCE_X1Y5.O       Tbmcko_O              0.103   AdcClk/AdcClock_I_BufMR
                                                       AdcClk/AdcClock_I_BufMR
    BUFR_X1Y8.I          net (fanout=4)        1.383   AdcClk/IntBitClkIn
    BUFR_X1Y8.O          Tbrcko_O              1.031   AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
                                                       AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35
    SLICE_X102Y110.CLK   net (fanout=46)       0.888   IntDivClk35
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.134ns logic, 2.927ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DCLK[0]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DCLK[0]        |    9.072|         |    4.421|         |
DCLK[1]        |    9.072|         |    4.421|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK[1]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DCLK[0]        |    9.072|         |    4.421|         |
DCLK[1]        |    9.072|         |    4.421|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 46  Score: 36126  (Setup/Max: 36126, Hold: 0)

Constraints cover 20341 paths, 4 nets, and 3576 connections

Design statistics:
   Minimum period:   9.072ns{1}   (Maximum frequency: 110.229MHz)
   Maximum path delay from/to any node:   4.421ns
   Maximum net skew:   0.282ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 28 17:04:05 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 632 MB



