{"vcs1":{"timestamp_begin":1758866644.086182140, "rt":0.99, "ut":0.28, "st":0.13}}
{"vcselab":{"timestamp_begin":1758866645.135958664, "rt":0.54, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1758866645.724377710, "rt":0.21, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1758866643.776357515}
{"VCS_COMP_START_TIME": 1758866643.776357515}
{"VCS_COMP_END_TIME": 1758866646.856401568}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 367072}}
{"vcselab": {"peak_mem": 230024}}
