Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Sat Aug 19 16:31:34 2017
| Host             : DESKTOP-A8FCU3E running 64-bit major release  (build 9200)
| Command          : report_power -file soc_lite_top_power_routed.rpt -pb soc_lite_top_power_summary_routed.pb -rpx soc_lite_top_power_routed.rpx
| Design           : soc_lite_top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.253 |
| Dynamic (W)              | 0.113 |
| Device Static (W)        | 0.140 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        5 |       --- |             --- |
| Slice Logic              |     0.001 |     7684 |       --- |             --- |
|   LUT as Logic           |     0.001 |     3982 |    133800 |            2.98 |
|   CARRY4                 |    <0.001 |      233 |     33450 |            0.70 |
|   Register               |    <0.001 |     2629 |    267600 |            0.98 |
|   BUFG                   |    <0.001 |       11 |        32 |           34.38 |
|   F7/F8 Muxes            |    <0.001 |       17 |    133800 |            0.01 |
|   LUT as Distributed RAM |    <0.001 |       48 |     46200 |            0.10 |
|   Others                 |     0.000 |      144 |       --- |             --- |
| Signals                  |     0.002 |     6877 |       --- |             --- |
| Block RAM                |     0.003 |       32 |       365 |            8.77 |
| PLL                      |     0.099 |        1 |        10 |           10.00 |
| DSPs                     |     0.000 |        4 |       740 |            0.54 |
| I/O                      |     0.002 |       55 |       400 |           13.75 |
| Static Power             |     0.140 |          |           |                 |
| Total                    |     0.253 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.052 |       0.021 |      0.031 |
| Vccaux    |       1.800 |     0.081 |       0.050 |      0.031 |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+-------------------------------+-----------------+
| Clock            | Domain                        | Constraint (ns) |
+------------------+-------------------------------+-----------------+
| clk              | clk                           |            10.0 |
| clk_out1_clk_pll | clk_pll/inst/clk_out1_clk_pll |            20.0 |
| clkfbout_clk_pll | clk_pll/inst/clkfbout_clk_pll |            20.0 |
+------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| soc_lite_top                                 |     0.113 |
|   ahblite_to_axi                             |    <0.001 |
|     U0                                       |    <0.001 |
|       AHBLITE_AXI_CONTROL                    |    <0.001 |
|       AHB_DATA_COUNTER                       |    <0.001 |
|         AHB_SAMPLE_CNT_MODULE                |    <0.001 |
|       AHB_IF                                 |    <0.001 |
|       AXI_RCHANNEL                           |    <0.001 |
|       AXI_WCHANNEL                           |    <0.001 |
|         AXI_WRITE_CNT_MODULE                 |    <0.001 |
|   clk_pll                                    |     0.100 |
|     inst                                     |     0.100 |
|   confreg                                    |     0.002 |
|   data_ram                                   |     0.003 |
|     U0                                       |     0.003 |
|       inst_blk_mem_gen                       |     0.003 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|           valid.cstr                         |     0.003 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   inst_ram                                   |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   mips_top0                                  |     0.006 |
|     LLbit0                                   |    <0.001 |
|     cp0_reg0                                 |    <0.001 |
|     ctrl0                                    |    <0.001 |
|     data_ahb_bus_if                          |    <0.001 |
|     div0                                     |     0.001 |
|     ex0                                      |    <0.001 |
|     ex_mem0                                  |     0.001 |
|     hilo_reg0                                |    <0.001 |
|     id0                                      |    <0.001 |
|     id_ex0                                   |     0.001 |
|     if_id0                                   |    <0.001 |
|     inst_ahb_bus_if                          |    <0.001 |
|     mem0                                     |    <0.001 |
|     mem_wb0                                  |    <0.001 |
|     pc_reg0                                  |    <0.001 |
|     regfile1                                 |    <0.001 |
|       regs_reg_r1_0_31_0_5                   |    <0.001 |
|       regs_reg_r1_0_31_12_17                 |    <0.001 |
|       regs_reg_r1_0_31_18_23                 |    <0.001 |
|       regs_reg_r1_0_31_24_29                 |    <0.001 |
|       regs_reg_r1_0_31_30_31                 |    <0.001 |
|       regs_reg_r1_0_31_6_11                  |    <0.001 |
|       regs_reg_r2_0_31_0_5                   |    <0.001 |
|       regs_reg_r2_0_31_12_17                 |    <0.001 |
|       regs_reg_r2_0_31_18_23                 |    <0.001 |
|       regs_reg_r2_0_31_24_29                 |    <0.001 |
|       regs_reg_r2_0_31_30_31                 |    <0.001 |
|       regs_reg_r2_0_31_6_11                  |    <0.001 |
|   sramlike_to_ahb                            |    <0.001 |
+----------------------------------------------+-----------+


