{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462059469086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462059469086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 16:37:48 2016 " "Processing started: Sat Apr 30 16:37:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462059469086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462059469086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462059469086 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462059469396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexEncoder.v(36) " "Verilog HDL warning at HexEncoder.v(36): extended using \"x\" or \"z\"" {  } { { "../../Hex_Encoder/HexEncoder.v" "" { Text "C:/EE469/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462059469442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/hex_encoder/hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/hex_encoder/hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexEncoder " "Found entity 1: HexEncoder" {  } { { "../../Hex_Encoder/HexEncoder.v" "" { Text "C:/EE469/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_gate " "Found entity 1: subtract_gate" {  } { { "../../alu_gate/subtract_gate/subtract_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_complement " "Found entity 1: one_complement" {  } { { "../../alu_gate/subtract_gate/one_complement.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/subtract_gate/one_complement.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/subtract_gate/negate_signed_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/subtract_gate/negate_signed_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_signed_gate " "Found entity 1: negate_signed_gate" {  } { { "../../alu_gate/subtract_gate/negate_signed_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/subtract_gate/negate_signed_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "valid_less_than VALID_LESS_THAN slt_gate.v(22) " "Verilog HDL Declaration information at slt_gate.v(22): object \"valid_less_than\" differs only in case from object \"VALID_LESS_THAN\" in the same scope" {  } { { "../../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462059469452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt_gate " "Found entity 1: slt_gate" {  } { { "../../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_gate " "Found entity 1: sll_gate" {  } { { "../../alu_gate/sll_gate/sll_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../alu_gate/adder_gate/full_adder_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_gate " "Found entity 1: adder_gate" {  } { { "../../alu_gate/adder_gate/adder_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_32_Data " "Found entity 1: AND_32_Data" {  } { { "../and_dataflow/AND_32_Data.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/and_dataflow/AND_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_32_Data " "Found entity 1: OR_32_Data" {  } { { "../or_dataflow/OR_32_Data.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/or_dataflow/OR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_32_Data " "Found entity 1: XOR_32_Data" {  } { { "../xor_dataflow/XOR_32_Data.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/xor_dataflow/XOR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee469/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow " "Found entity 1: alu_dataflow" {  } { { "../alu_dataflow.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469471 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "alu_dataflow_de1soc_test.v(188) " "Verilog HDL Event Control warning at alu_dataflow_de1soc_test.v(188): Event Control contains a complex event expression" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 188 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462059469474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462059469474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462059469475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462059469475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462059469475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462059469475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dataflow_de1soc_test.v 3 3 " "Found 3 design units, including 3 entities, in source file alu_dataflow_de1soc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow_de1soc_test " "Found entity 1: alu_dataflow_de1soc_test" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469475 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_dataflow_de1soc_testbench " "Found entity 2: alu_dataflow_de1soc_testbench" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469475 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462059469475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462059469475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slow slt_gate.v(86) " "Verilog HDL Implicit Net warning at slt_gate.v(86): created implicit net for \"slow\"" {  } { { "../../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462059469475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digitIn alu_dataflow_de1soc_test.v(29) " "Verilog HDL Implicit Net warning at alu_dataflow_de1soc_test.v(29): created implicit net for \"digitIn\"" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462059469475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control alu_dataflow_de1soc_test.v(30) " "Verilog HDL Implicit Net warning at alu_dataflow_de1soc_test.v(30): created implicit net for \"control\"" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462059469475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enter alu_dataflow_de1soc_test.v(34) " "Verilog HDL Implicit Net warning at alu_dataflow_de1soc_test.v(34): created implicit net for \"enter\"" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462059469476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "run alu_dataflow_de1soc_test.v(35) " "Verilog HDL Implicit Net warning at alu_dataflow_de1soc_test.v(35): created implicit net for \"run\"" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462059469476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_dataflow_de1soc_test " "Elaborating entity \"alu_dataflow_de1soc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462059469504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu_dataflow_de1soc_test.v(29) " "Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(29): truncated value with size 4 to match size of target (1)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462059469505 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 alu_dataflow_de1soc_test.v(30) " "Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(30): truncated value with size 3 to match size of target (1)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462059469506 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_dataflow_de1soc_test.v(97) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(97): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059469507 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_dataflow_de1soc_test.v(98) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(98): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059469507 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_dataflow_de1soc_test.v(99) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(99): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059469507 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_dataflow_de1soc_test.v(100) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(100): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 alu_dataflow_de1soc_test.v(105) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(105): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 alu_dataflow_de1soc_test.v(106) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(106): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 alu_dataflow_de1soc_test.v(107) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(107): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 alu_dataflow_de1soc_test.v(108) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(108): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand0 alu_dataflow_de1soc_test.v(113) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(113): variable \"operand0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand0 alu_dataflow_de1soc_test.v(114) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(114): variable \"operand0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand0 alu_dataflow_de1soc_test.v(115) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(115): variable \"operand0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand0 alu_dataflow_de1soc_test.v(116) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(116): variable \"operand0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470058 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY alu_dataflow_de1soc_test.v(189) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(189): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470060 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "displaySelect alu_dataflow_de1soc_test.v(190) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(190): variable \"displaySelect\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470060 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digitA alu_dataflow_de1soc_test.v(192) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(192): variable \"digitA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470060 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digitA alu_dataflow_de1soc_test.v(193) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(193): variable \"digitA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470060 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dataflow_de1soc_test.v(193) " "Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(193): truncated value with size 32 to match size of target (2)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462059470060 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digitB alu_dataflow_de1soc_test.v(196) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(196): variable \"digitB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470060 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digitB alu_dataflow_de1soc_test.v(197) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(197): variable \"digitB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470060 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dataflow_de1soc_test.v(197) " "Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(197): truncated value with size 32 to match size of target (2)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_dataflow_de1soc_test.v(190) " "Verilog HDL Case Statement warning at alu_dataflow_de1soc_test.v(190): incomplete case statement has no default case item" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 190 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "displaySelect alu_dataflow_de1soc_test.v(202) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(202): variable \"displaySelect\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digitA alu_dataflow_de1soc_test.v(204) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(204): variable \"digitA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digitA alu_dataflow_de1soc_test.v(205) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(205): variable \"digitA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dataflow_de1soc_test.v(205) " "Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(205): truncated value with size 32 to match size of target (2)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digitB alu_dataflow_de1soc_test.v(208) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(208): variable \"digitB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digitB alu_dataflow_de1soc_test.v(209) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(209): variable \"digitB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dataflow_de1soc_test.v(209) " "Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(209): truncated value with size 32 to match size of target (2)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitA alu_dataflow_de1soc_test.v(188) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(188): inferring latch(es) for variable \"digitA\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitB alu_dataflow_de1soc_test.v(188) " "Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(188): inferring latch(es) for variable \"digitB\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462059470061 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] alu_dataflow_de1soc_test.v(13) " "Output port \"LEDR\[9\]\" at alu_dataflow_de1soc_test.v(13) has no driver" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462059470062 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4..3\] alu_dataflow_de1soc_test.v(13) " "Output port \"LEDR\[4..3\]\" at alu_dataflow_de1soc_test.v(13) has no driver" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462059470062 "|alu_dataflow_de1soc_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitB\[0\] alu_dataflow_de1soc_test.v(202) " "Inferred latch for \"digitB\[0\]\" at alu_dataflow_de1soc_test.v(202)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462059470063 "|alu_dataflow_de1soc_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitB\[1\] alu_dataflow_de1soc_test.v(202) " "Inferred latch for \"digitB\[1\]\" at alu_dataflow_de1soc_test.v(202)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462059470063 "|alu_dataflow_de1soc_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitA\[0\] alu_dataflow_de1soc_test.v(202) " "Inferred latch for \"digitA\[0\]\" at alu_dataflow_de1soc_test.v(202)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462059470063 "|alu_dataflow_de1soc_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitA\[1\] alu_dataflow_de1soc_test.v(202) " "Inferred latch for \"digitA\[1\]\" at alu_dataflow_de1soc_test.v(202)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462059470064 "|alu_dataflow_de1soc_test"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digitA\[1\] alu_dataflow_de1soc_test.v(129) " "Can't resolve multiple constant drivers for net \"digitA\[1\]\" at alu_dataflow_de1soc_test.v(129)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 129 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462059470065 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "alu_dataflow_de1soc_test.v(202) " "Constant driver at alu_dataflow_de1soc_test.v(202)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 202 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1462059470065 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digitA\[0\] alu_dataflow_de1soc_test.v(129) " "Can't resolve multiple constant drivers for net \"digitA\[0\]\" at alu_dataflow_de1soc_test.v(129)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 129 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462059470065 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digitB\[1\] alu_dataflow_de1soc_test.v(129) " "Can't resolve multiple constant drivers for net \"digitB\[1\]\" at alu_dataflow_de1soc_test.v(129)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 129 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462059470065 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digitB\[0\] alu_dataflow_de1soc_test.v(129) " "Can't resolve multiple constant drivers for net \"digitB\[0\]\" at alu_dataflow_de1soc_test.v(129)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 129 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462059470065 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1462059470066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.map.smsg " "Generated suppressed messages file C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462059470088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462059470124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 30 16:37:50 2016 " "Processing ended: Sat Apr 30 16:37:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462059470124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462059470124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462059470124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462059470124 ""}
