
<html><head><title>Ports Supported in Mixed-Language Design (Verilog and VHDL)</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="pverma" />
<meta name="CreateDate" content="2023-10-01" />
<meta name="CreateTime" content="1696223220" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes multi-snapshot incremental elaboration." />
<meta name="DocTitle" content="Multi-Snapshot Incremental Elaboration" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Ports Supported in Mixed-Language Design (Verilog and VHDL)" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="MSIE," />
<meta name="prod_subfeature" content="Design Partitioning," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="IncElab" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-01" />
<meta name="ModifiedTime" content="1696223220" />
<meta name="NextFile" content="Supported_SystemVerilog_UVM-SystemVerilog_Ports.html" />
<meta name="Group" content="Verilog Simulation, VHDL Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Ports_Supported_for_VHDL-VHDL_Partition.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="23.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Multi-Snapshot Incremental Elaboration -- Ports Supported in Mixed-Language Design (Verilog and VHDL)" />
<meta name="Version" content="23.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="IncElab2309" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.20.007" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="IncElabTOC.html">Contents</a></li><li><a class="prev" href="Ports_Supported_for_VHDL-VHDL_Partition.html" title="Ports_Supported_for_VHDL-VHDL_Partition">Ports_Supported_for_VHDL-VHDL_ ...</a></li><li style="float: right;"><a class="viewPrint" href="IncElab.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Supported_SystemVerilog_UVM-SystemVerilog_Ports.html" title="Supported_SystemVerilog_UVM-SystemVerilog_Ports">Supported_SystemVerilog_UVM-Sy ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Multi-Snapshot Incremental Elaboration<br />Product Version 23.09, September 2023</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Ports Supported in Mixed-Language Design (Verilog and VHDL)</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>For a mixed Verilog-VHDL design, the following port connections are allowed at the partition boundary:</p>
<ul><li>VHDL <code>std_logic</code> and <code>std_logic_vector</code></li><li>Verilog net and variable</li><li>Verilog constant expression, bit-select, part select, concatenation</li><li>VHDL constant expression, array elements, array slices</li></ul>
<p>When Verilog instantiates VHDL, a Verilog variable cannot be connected to a VHDL out or inout port (error <code>DSSRGC</code>). When VHDL instantiates Verilog, the underlying Verilog port cannot be a variable port (error <code>DSSVRG</code>).</p>

<p>Other limitations of mixed-language designs are:</p>
<ul><li>Connections between unresolved and resolved types are not allowed.</li><li>Instantiation of a Verilog model in VHDL using a VHDL shell, or instantiation of a VHDL model in Verilog using a Verilog shell, is not supported. The elaborator generates an <code>INCVLG</code> error.</li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Ports_Supported_for_VHDL-VHDL_Partition.html" id="prev" title="Ports_Supported_for_VHDL-VHDL_Partition">Ports_Supported_for_VHDL-VHDL_ ...</a></em></b><b><em><a href="Supported_SystemVerilog_UVM-SystemVerilog_Ports.html" id="nex" title="Supported_SystemVerilog_UVM-SystemVerilog_Ports">Supported_SystemVerilog_UVM-Sy ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>