

================================================================
== Vivado HLS Report for 'maxpool_Loop_LOOP_proc'
================================================================
* Date:           Sat Nov 26 05:13:00 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        maxpool_downsample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  579|  579|  579|  579|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP    |  577|  577|        50|         48|          1|    12|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    362|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|     455|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     455|    484|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |loop_count_1_fu_138_p2  |     +    |      0|  0|   4|           4|           1|
    |grp_fu_110_p3           |  Select  |      0|  0|   8|           1|           8|
    |grp_fu_124_p3           |  Select  |      0|  0|   8|           1|           8|
    |grp_fu_96_p3            |  Select  |      0|  0|   8|           1|           8|
    |temp3_10_fu_468_p3      |  Select  |      0|  0|   8|           1|           8|
    |temp3_1_fu_172_p3       |  Select  |      0|  0|   8|           1|           8|
    |temp3_2_fu_430_p3       |  Select  |      0|  0|   8|           1|           8|
    |temp3_3_fu_230_p3       |  Select  |      0|  0|   8|           1|           8|
    |temp3_4_fu_264_p3       |  Select  |      0|  0|   8|           1|           8|
    |temp3_5_fu_298_p3       |  Select  |      0|  0|   8|           1|           8|
    |temp3_fu_148_p3         |  Select  |      0|  0|   8|           1|           8|
    |temp3_s_fu_196_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_11_fu_208_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_12_fu_242_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_13_fu_276_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_14_fu_310_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_15_fu_334_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_16_fu_358_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_17_fu_382_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_18_fu_406_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_19_fu_444_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_20_fu_480_p3        |  Select  |      0|  0|   8|           1|           8|
    |tmp_3_fu_160_p3         |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_10_fu_456_p3      |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_3_fu_220_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_4_fu_254_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_5_fu_288_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_6_fu_322_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_7_fu_346_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_8_fu_370_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_9_fu_394_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_5_s_fu_418_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_9_fu_184_p3         |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_100          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_108          |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_132_p2     |   icmp   |      0|  0|   2|           4|           4|
    |grp_fu_104_p2           |   icmp   |      0|  0|   3|           8|           8|
    |grp_fu_118_p2           |   icmp   |      0|  0|   3|           8|           8|
    |grp_fu_90_p2            |   icmp   |      0|  0|   3|           8|           8|
    |tmp_10_18_fu_462_p2     |   icmp   |      0|  0|   3|           8|           8|
    |tmp_1_3_fu_168_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_2_4_fu_192_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_3_5_fu_226_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_10_fu_452_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_11_fu_260_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_3_fu_216_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_4_fu_250_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_5_fu_284_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_6_fu_318_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_7_fu_342_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_8_fu_366_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_9_fu_390_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_4_s_fu_414_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_5_12_fu_294_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_7_fu_154_p2         |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_10_fu_476_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_1_fu_178_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_2_fu_202_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_3_fu_236_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_4_fu_270_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_5_fu_304_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_6_fu_328_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_7_fu_352_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_8_fu_376_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_9_fu_400_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_9_s_fu_438_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_s_17_fu_424_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_s_fu_144_p2         |   icmp   |      0|  0|   3|           8|           8|
    |ap_sig_bdd_136          |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_628          |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 362|         300|         521|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  90|         51|    1|         51|
    |loop_count_phi_fu_59_p4  |   4|          2|    4|          8|
    |loop_count_reg_55        |   4|          2|    4|          8|
    |output_V_din             |  24|         13|    8|        104|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 122|         68|   17|        171|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  50|   0|   50|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_487_pp0_it1  |   1|   0|    1|          0|
    |exitcond1_reg_487                       |   1|   0|    1|          0|
    |input_V_read_10_reg_520                 |   8|   0|    8|          0|
    |input_V_read_11_reg_526                 |   8|   0|    8|          0|
    |input_V_read_12_reg_532                 |   8|   0|    8|          0|
    |input_V_read_13_reg_538                 |   8|   0|    8|          0|
    |input_V_read_14_reg_544                 |   8|   0|    8|          0|
    |input_V_read_15_reg_550                 |   8|   0|    8|          0|
    |input_V_read_16_reg_556                 |   8|   0|    8|          0|
    |input_V_read_17_reg_562                 |   8|   0|    8|          0|
    |input_V_read_18_reg_568                 |   8|   0|    8|          0|
    |input_V_read_19_reg_574                 |   8|   0|    8|          0|
    |input_V_read_20_reg_580                 |   8|   0|    8|          0|
    |input_V_read_21_reg_586                 |   8|   0|    8|          0|
    |input_V_read_22_reg_592                 |   8|   0|    8|          0|
    |input_V_read_23_reg_598                 |   8|   0|    8|          0|
    |input_V_read_6_reg_496                  |   8|   0|    8|          0|
    |input_V_read_7_reg_502                  |   8|   0|    8|          0|
    |input_V_read_8_reg_508                  |   8|   0|    8|          0|
    |input_V_read_9_reg_514                  |   8|   0|    8|          0|
    |loop_count_1_reg_491                    |   4|   0|    4|          0|
    |loop_count_reg_55                       |   4|   0|    4|          0|
    |reg_66                                  |   8|   0|    8|          0|
    |reg_70                                  |   8|   0|    8|          0|
    |reg_74                                  |   8|   0|    8|          0|
    |reg_78                                  |   8|   0|    8|          0|
    |reg_82                                  |   8|   0|    8|          0|
    |reg_86                                  |   8|   0|    8|          0|
    |temp3_10_reg_737                        |   8|   0|    8|          0|
    |tmp_10_reg_628                          |   8|   0|    8|          0|
    |tmp_11_reg_686                          |   8|   0|    8|          0|
    |tmp_12_reg_691                          |   8|   0|    8|          0|
    |tmp_13_reg_696                          |   8|   0|    8|          0|
    |tmp_14_reg_701                          |   8|   0|    8|          0|
    |tmp_15_reg_706                          |   8|   0|    8|          0|
    |tmp_16_reg_711                          |   8|   0|    8|          0|
    |tmp_17_reg_716                          |   8|   0|    8|          0|
    |tmp_18_reg_721                          |   8|   0|    8|          0|
    |tmp_19_reg_726                          |   8|   0|    8|          0|
    |tmp_1_reg_610                           |   8|   0|    8|          0|
    |tmp_21_reg_634                          |   8|   0|    8|          0|
    |tmp_22_reg_640                          |   8|   0|    8|          0|
    |tmp_23_reg_646                          |   8|   0|    8|          0|
    |tmp_24_reg_652                          |   8|   0|    8|          0|
    |tmp_25_reg_658                          |   8|   0|    8|          0|
    |tmp_26_reg_664                          |   8|   0|    8|          0|
    |tmp_27_reg_670                          |   8|   0|    8|          0|
    |tmp_3_reg_676                           |   8|   0|    8|          0|
    |tmp_5_10_reg_731                        |   8|   0|    8|          0|
    |tmp_6_reg_616                           |   8|   0|    8|          0|
    |tmp_8_reg_622                           |   8|   0|    8|          0|
    |tmp_9_reg_681                           |   8|   0|    8|          0|
    |tmp_reg_604                             |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 455|   0|  455|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | maxpool_Loop_LOOP_proc | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | maxpool_Loop_LOOP_proc | return value |
|ap_start         |  in |    1| ap_ctrl_hs | maxpool_Loop_LOOP_proc | return value |
|ap_done          | out |    1| ap_ctrl_hs | maxpool_Loop_LOOP_proc | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | maxpool_Loop_LOOP_proc | return value |
|ap_idle          | out |    1| ap_ctrl_hs | maxpool_Loop_LOOP_proc | return value |
|ap_ready         | out |    1| ap_ctrl_hs | maxpool_Loop_LOOP_proc | return value |
|output_V_din     | out |    8|   ap_fifo  |        output_V        |    pointer   |
|output_V_full_n  |  in |    1|   ap_fifo  |        output_V        |    pointer   |
|output_V_write   | out |    1|   ap_fifo  |        output_V        |    pointer   |
|input_V_dout     |  in |    8|   ap_fifo  |         input_V        |    pointer   |
|input_V_empty_n  |  in |    1|   ap_fifo  |         input_V        |    pointer   |
|input_V_read     | out |    1|   ap_fifo  |         input_V        |    pointer   |
+-----------------+-----+-----+------------+------------------------+--------------+

