Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:36:00 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : sv_chip0_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.162ns  (arrival time - required time)
  Source:                 inst_fir_v2_10/din_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_10/ints_fifo_1/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.780%)  route 0.105ns (51.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y201        net (fo=9322, unset)         0.562     1.616    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y201        FDRE (Prop_fdre_C_Q)         0.100     1.716    inst_fir_v2_10/din_1_reg_reg[7]/Q
    SLICE_X42Y199        net (fo=2, unset)            0.105     1.821    inst_fir_v2_10/ints_fifo_1/Q[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y199        net (fo=9322, unset)         0.775     2.069    inst_fir_v2_10/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.829    
    SLICE_X42Y199        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.983    inst_fir_v2_10/ints_fifo_1/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram11_reg[8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.282%)  route 0.095ns (48.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X17Y200        net (fo=9322, unset)         0.573     1.627    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y200        FDRE (Prop_fdre_C_Q)         0.100     1.727    wrapper_qs_intr_inst_10/my_inst_quadintr/doutr11_reg[8]/Q
    SLICE_X16Y197        net (fo=1, unset)            0.095     1.822    wrapper_qs_intr_inst_10/doutr11[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X16Y197        net (fo=9322, unset)         0.790     2.084    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.844    
    SLICE_X16Y197        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.936    wrapper_qs_intr_inst_10/my_ram11_reg[8]_srl3
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 inst_fir_v1_14/ints_fifo_1/buff1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_14/ints_fifo_1/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.150%)  route 0.102ns (52.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y199        net (fo=9322, unset)         0.580     1.634    inst_fir_v1_14/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y199        FDRE (Prop_fdre_C_Q)         0.091     1.725    inst_fir_v1_14/ints_fifo_1/buff1_reg[7]/Q
    SLICE_X38Y200        net (fo=2, unset)            0.102     1.827    inst_fir_v1_14/ints_fifo_1/n_0_buff1_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y200        net (fo=9322, unset)         0.768     2.062    inst_fir_v1_14/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.822    
    SLICE_X38Y200        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.940    inst_fir_v1_14/ints_fifo_1/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 vidin_data_reg_scld_2_2to3_left_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            vidin_data_buf_2_sc_2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.675%)  route 0.115ns (47.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y151         net (fo=9322, unset)         0.618     1.672    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.100     1.772    vidin_data_reg_scld_2_2to3_left_reg_reg[7]/Q
    SLICE_X6Y143         net (fo=6, unset)            0.115     1.887    port_bus_1to0_1_inst/I3[6]
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.028     1.915    port_bus_1to0_1_inst/vidin_data_buf_2_sc_2[38]_i_1/O
    SLICE_X6Y143         net (fo=1, routed)           0.000     1.915    vidin_data_buf_2_sc_2[38]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y143         net (fo=9322, unset)         0.892     2.186    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.938    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.087     2.025    vidin_data_buf_2_sc_2_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.663%)  route 0.096ns (51.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X9Y200         net (fo=9322, unset)         0.574     1.628    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.091     1.719    inst_fir_v1_9/ints_fifo_1/buff1_reg[4]/Q
    SLICE_X10Y198        net (fo=2, unset)            0.096     1.815    inst_fir_v1_9/ints_fifo_1/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y198        net (fo=9322, unset)         0.791     2.085    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.845    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.911    inst_fir_v1_9/ints_fifo_1/dout_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.663%)  route 0.096ns (51.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X9Y200         net (fo=9322, unset)         0.574     1.628    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.091     1.719    inst_fir_v1_9/ints_fifo_1/buff1_reg[5]/Q
    SLICE_X10Y198        net (fo=2, unset)            0.096     1.815    inst_fir_v1_9/ints_fifo_1/Q[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y198        net (fo=9322, unset)         0.791     2.085    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.845    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.908    inst_fir_v1_9/ints_fifo_1/dout_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 inst_fir_v1_14/ints_fifo_1/buff1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_14/ints_fifo_1/dout_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.505%)  route 0.098ns (49.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y199        net (fo=9322, unset)         0.580     1.634    inst_fir_v1_14/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y199        FDRE (Prop_fdre_C_Q)         0.100     1.734    inst_fir_v1_14/ints_fifo_1/buff1_reg[0]/Q
    SLICE_X38Y200        net (fo=2, unset)            0.098     1.832    inst_fir_v1_14/ints_fifo_1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y200        net (fo=9322, unset)         0.768     2.062    inst_fir_v1_14/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.822    
    SLICE_X38Y200        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.914    inst_fir_v1_14/ints_fifo_1/dout_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.862%)  route 0.114ns (49.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y203        net (fo=9322, unset)         0.573     1.627    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y203        FDRE (Prop_fdre_C_Q)         0.118     1.745    inst_fir_v1_9/ints_fifo_1/buff1_reg[3]/Q
    SLICE_X10Y198        net (fo=2, unset)            0.114     1.859    inst_fir_v1_9/ints_fifo_1/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y198        net (fo=9322, unset)         0.791     2.085    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.845    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.940    inst_fir_v1_9/ints_fifo_1/dout_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.404%)  route 0.097ns (51.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X9Y200         net (fo=9322, unset)         0.574     1.628    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.091     1.719    inst_fir_v1_9/ints_fifo_1/buff1_reg[2]/Q
    SLICE_X10Y198        net (fo=2, unset)            0.097     1.816    inst_fir_v1_9/ints_fifo_1/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y198        net (fo=9322, unset)         0.791     2.085    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.845    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     1.895    inst_fir_v1_9/ints_fifo_1/dout_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 inst_fir_1_9/din_tmp_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_1_9/sum_tmp_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.356%)  route 0.091ns (47.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y201         net (fo=9322, unset)         0.604     1.658    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.100     1.758    inst_fir_1_9/din_tmp_3_reg[7]/Q
    SLICE_X7Y199         net (fo=1, unset)            0.091     1.849    inst_fir_1_9/din_tmp_3[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y199         net (fo=9322, unset)         0.822     2.116    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.876    
    SLICE_X7Y199         FDRE (Hold_fdre_C_D)         0.049     1.925    inst_fir_1_9/sum_tmp_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y202         net (fo=9322, unset)         0.604     1.658    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y202         FDRE (Prop_fdre_C_Q)         0.100     1.758    inst_fir_v1_9/ints_fifo_1/buff1_reg[7]/Q
    SLICE_X10Y198        net (fo=2, unset)            0.165     1.923    inst_fir_v1_9/ints_fifo_1/n_0_buff1_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y198        net (fo=9322, unset)         0.791     2.085    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.845    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.999    inst_fir_v1_9/ints_fifo_1/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 inst_fir_1_9/din_tmp_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_1_9/sum_tmp_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.356%)  route 0.091ns (47.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y201         net (fo=9322, unset)         0.604     1.658    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.100     1.758    inst_fir_1_9/din_tmp_2_reg[7]/Q
    SLICE_X7Y199         net (fo=2, unset)            0.091     1.849    inst_fir_1_9/din_tmp_2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y199         net (fo=9322, unset)         0.822     2.116    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.876    
    SLICE_X7Y199         FDRE (Hold_fdre_C_D)         0.047     1.923    inst_fir_1_9/sum_tmp_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 find_max_inst/res_1_6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            find_max_inst/res_2_3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.538%)  route 0.080ns (38.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X15Y200        net (fo=9322, unset)         0.573     1.627    find_max_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y200        FDRE (Prop_fdre_C_Q)         0.100     1.727    find_max_inst/res_1_6_reg[8]/Q
    SLICE_X13Y199        net (fo=3, unset)            0.080     1.807    find_max_inst/res_1_6[8]
    SLICE_X13Y199        LUT3 (Prop_lut3_I2_O)        0.028     1.835    find_max_inst/res_2_3[8]_i_1/O
    SLICE_X13Y199        net (fo=1, routed)           0.000     1.835    find_max_inst/n_0_res_2_3[8]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X13Y199        net (fo=9322, unset)         0.790     2.084    find_max_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.844    
    SLICE_X13Y199        FDRE (Hold_fdre_C_D)         0.060     1.904    find_max_inst/res_2_3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 combine_res_inst_17/dout_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            combine_res_inst_17/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.761%)  route 0.097ns (49.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y200        net (fo=9322, unset)         0.568     1.622    combine_res_inst_17/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y200        FDRE (Prop_fdre_C_Q)         0.100     1.722    combine_res_inst_17/dout_reg_reg[6]/Q
    SLICE_X27Y198        net (fo=1, unset)            0.097     1.819    combine_res_inst_17/dout_reg__0[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y198        net (fo=9322, unset)         0.785     2.079    combine_res_inst_17/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.839    
    SLICE_X27Y198        FDRE (Hold_fdre_C_D)         0.047     1.886    combine_res_inst_17/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 inst_fir_v2_10/add_tmp_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_10/dout_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.100ns (59.524%)  route 0.068ns (40.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y199        net (fo=9322, unset)         0.576     1.630    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y199        FDRE (Prop_fdre_C_Q)         0.100     1.730    inst_fir_v2_10/add_tmp_2_reg[3]/Q
    SLICE_X40Y201        net (fo=1, unset)            0.068     1.798    inst_fir_v2_10/n_0_add_tmp_2_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y201        net (fo=9322, unset)         0.768     2.062    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.822    
    SLICE_X40Y201        FDRE (Hold_fdre_C_D)         0.041     1.863    inst_fir_v2_10/dout_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 inst_fir_1_12/add_tmp_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_1_12/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.606%)  route 0.065ns (39.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y199         net (fo=9322, unset)         0.618     1.672    inst_fir_1_12/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y199         FDRE (Prop_fdre_C_Q)         0.100     1.772    inst_fir_1_12/add_tmp_2_reg[6]/Q
    SLICE_X5Y201         net (fo=1, unset)            0.065     1.837    inst_fir_1_12/p_0_in[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y201         net (fo=9322, unset)         0.813     2.107    inst_fir_1_12/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.867    
    SLICE_X5Y201         FDRE (Hold_fdre_C_D)         0.032     1.899    inst_fir_1_12/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 find_max_inst/res_2_5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            find_max_inst/res_3_3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.182%)  route 0.092ns (41.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X21Y200        net (fo=9322, unset)         0.572     1.626    find_max_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_fdre_C_Q)         0.100     1.726    find_max_inst/res_2_5_reg[8]/Q
    SLICE_X19Y199        net (fo=3, unset)            0.092     1.818    find_max_inst/res_2_5[8]
    SLICE_X19Y199        LUT3 (Prop_lut3_I0_O)        0.028     1.846    find_max_inst/res_3_3[8]_i_1/O
    SLICE_X19Y199        net (fo=1, routed)           0.000     1.846    find_max_inst/n_0_res_3_3[8]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X19Y199        net (fo=9322, unset)         0.790     2.084    find_max_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.844    
    SLICE_X19Y199        FDRE (Hold_fdre_C_D)         0.061     1.905    find_max_inst/res_3_3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 vidin_data_reg_scld_2_2to3_left_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            vidin_data_buf_2_sc_2_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.584%)  route 0.141ns (52.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y151         net (fo=9322, unset)         0.618     1.672    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.100     1.772    vidin_data_reg_scld_2_2to3_left_reg_reg[7]/Q
    SLICE_X4Y145         net (fo=6, unset)            0.141     1.913    port_bus_1to0_1_inst/I3[6]
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.028     1.941    port_bus_1to0_1_inst/vidin_data_buf_2_sc_2[39]_i_1/O
    SLICE_X4Y145         net (fo=1, routed)           0.000     1.941    vidin_data_buf_2_sc_2[39]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y145         net (fo=9322, unset)         0.892     2.186    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.938    
    SLICE_X4Y145         FDRE (Hold_fdre_C_D)         0.060     1.998    vidin_data_buf_2_sc_2_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 vidin_data_reg_scld_2_2to3_left_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            vidin_data_buf_2_sc_2_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.584%)  route 0.141ns (52.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y151         net (fo=9322, unset)         0.618     1.672    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.100     1.772    vidin_data_reg_scld_2_2to3_left_reg_reg[7]/Q
    SLICE_X4Y143         net (fo=6, unset)            0.141     1.913    port_bus_1to0_1_inst/I3[6]
    SLICE_X4Y143         LUT5 (Prop_lut5_I0_O)        0.028     1.941    port_bus_1to0_1_inst/vidin_data_buf_2_sc_2[54]_i_1/O
    SLICE_X4Y143         net (fo=1, routed)           0.000     1.941    vidin_data_buf_2_sc_2[54]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y143         net (fo=9322, unset)         0.892     2.186    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.938    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.060     1.998    vidin_data_buf_2_sc_2_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 vidin_data_reg_scld_2_2to3_left_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            vidin_data_buf_2_sc_2_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.584%)  route 0.141ns (52.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y151         net (fo=9322, unset)         0.618     1.672    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.100     1.772    vidin_data_reg_scld_2_2to3_left_reg_reg[7]/Q
    SLICE_X4Y143         net (fo=6, unset)            0.141     1.913    port_bus_1to0_1_inst/I3[6]
    SLICE_X4Y143         LUT5 (Prop_lut5_I0_O)        0.028     1.941    port_bus_1to0_1_inst/vidin_data_buf_2_sc_2[55]_i_1/O
    SLICE_X4Y143         net (fo=1, routed)           0.000     1.941    vidin_data_buf_2_sc_2[55]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X4Y143         net (fo=9322, unset)         0.892     2.186    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.938    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.060     1.998    vidin_data_buf_2_sc_2_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 find_max_inst/indx_3_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            find_max_inst/indx_4_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.261%)  route 0.103ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X15Y200        net (fo=9322, unset)         0.573     1.627    find_max_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y200        FDRE (Prop_fdre_C_Q)         0.100     1.727    find_max_inst/indx_3_3_reg[0]/Q
    SLICE_X14Y198        net (fo=1, unset)            0.103     1.830    find_max_inst/indx_3_3[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X14Y198        net (fo=9322, unset)         0.790     2.084    find_max_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.844    
    SLICE_X14Y198        FDRE (Hold_fdre_C_D)         0.042     1.886    find_max_inst/indx_4_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 inst_fir_1_9/add_tmp_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_1_9/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.118ns (63.441%)  route 0.068ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y199         net (fo=9322, unset)         0.618     1.672    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y199         FDRE (Prop_fdre_C_Q)         0.118     1.790    inst_fir_1_9/add_tmp_2_reg[8]/Q
    SLICE_X7Y201         net (fo=1, unset)            0.068     1.858    inst_fir_1_9/p_0_in[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y201         net (fo=9322, unset)         0.813     2.107    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.867    
    SLICE_X7Y201         FDRE (Hold_fdre_C_D)         0.047     1.914    inst_fir_1_9/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.130%)  route 0.125ns (57.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X9Y200         net (fo=9322, unset)         0.574     1.628    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.091     1.719    inst_fir_v1_9/ints_fifo_1/buff1_reg[0]/Q
    SLICE_X10Y198        net (fo=2, unset)            0.125     1.844    inst_fir_v1_9/ints_fifo_1/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y198        net (fo=9322, unset)         0.791     2.085    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.845    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.899    inst_fir_v1_9/ints_fifo_1/dout_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 vidin_data_reg_scld_1_2to3_left_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            vidin_data_buf_2_sc_1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.185%)  route 0.157ns (51.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y153         net (fo=9322, unset)         0.617     1.671    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_fdre_C_Q)         0.118     1.789    vidin_data_reg_scld_1_2to3_left_reg_reg[6]/Q
    SLICE_X2Y142         net (fo=3, unset)            0.157     1.946    port_bus_1to0_1_inst/Q[6]
    SLICE_X2Y142         LUT5 (Prop_lut5_I1_O)        0.028     1.974    port_bus_1to0_1_inst/vidin_data_buf_2_sc_1[54]_i_1/O
    SLICE_X2Y142         net (fo=1, routed)           0.000     1.974    vidin_data_buf_2_sc_1[54]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X2Y142         net (fo=9322, unset)         0.893     2.187    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.087     2.026    vidin_data_buf_2_sc_1_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 inst_fir_v1_14/ints_fifo_1/buff1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_14/ints_fifo_1/dout_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.150%)  route 0.102ns (52.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y199        net (fo=9322, unset)         0.580     1.634    inst_fir_v1_14/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y199        FDRE (Prop_fdre_C_Q)         0.091     1.725    inst_fir_v1_14/ints_fifo_1/buff1_reg[6]/Q
    SLICE_X38Y200        net (fo=2, unset)            0.102     1.827    inst_fir_v1_14/ints_fifo_1/Q[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y200        net (fo=9322, unset)         0.768     2.062    inst_fir_v1_14/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.822    
    SLICE_X38Y200        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.878    inst_fir_v1_14/ints_fifo_1/dout_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/tmp_211_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_inst_quadintr/add_tmp11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.193ns (74.517%)  route 0.066ns (25.483%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X16Y200        net (fo=9322, unset)         0.573     1.627    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y200        FDRE (Prop_fdre_C_Q)         0.118     1.745    wrapper_qs_intr_inst_10/my_inst_quadintr/tmp_211_reg[5]/Q
    SLICE_X14Y199        net (fo=1, unset)            0.066     1.811    wrapper_qs_intr_inst_10/my_inst_quadintr/tmp_211[5]
    SLICE_X14Y199        LUT2 (Prop_lut2_I1_O)        0.028     1.839    wrapper_qs_intr_inst_10/my_inst_quadintr/add_tmp11[7]_i_5/O
    SLICE_X14Y199        net (fo=1, routed)           0.000     1.839    wrapper_qs_intr_inst_10/my_inst_quadintr/n_0_add_tmp11[7]_i_5
    SLICE_X14Y199        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.886    wrapper_qs_intr_inst_10/my_inst_quadintr/add_tmp11_reg[7]_i_1/O[1]
    SLICE_X14Y199        net (fo=1, routed)           0.000     1.886    wrapper_qs_intr_inst_10/my_inst_quadintr/add_tmp110[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X14Y199        net (fo=9322, unset)         0.790     2.084    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.844    
    SLICE_X14Y199        FDRE (Hold_fdre_C_D)         0.092     1.936    wrapper_qs_intr_inst_10/my_inst_quadintr/add_tmp11_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 inst_fir_1_9/din_tmp_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_1_9/sum_tmp_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.399%)  route 0.095ns (44.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y202         net (fo=9322, unset)         0.604     1.658    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_fdre_C_Q)         0.118     1.776    inst_fir_1_9/din_tmp_2_reg[4]/Q
    SLICE_X7Y199         net (fo=2, unset)            0.095     1.871    inst_fir_1_9/din_tmp_2[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y199         net (fo=9322, unset)         0.822     2.116    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.876    
    SLICE_X7Y199         FDRE (Hold_fdre_C_D)         0.044     1.920    inst_fir_1_9/sum_tmp_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 inst_fir_v2_10/din_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_10/ints_fifo_2/dout_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.963%)  route 0.123ns (51.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y199        net (fo=9322, unset)         0.574     1.628    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y199        FDRE (Prop_fdre_C_Q)         0.118     1.746    inst_fir_v2_10/din_2_reg_reg[1]/Q
    SLICE_X42Y200        net (fo=2, unset)            0.123     1.869    inst_fir_v2_10/ints_fifo_2/I7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y200        net (fo=9322, unset)         0.766     2.060    inst_fir_v2_10/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.820    
    SLICE_X42Y200        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.918    inst_fir_v2_10/ints_fifo_2/dout_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.047ns  (arrival time - required time)
  Source:                 find_max_inst/res_2_4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            find_max_inst/res_3_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.589%)  route 0.112ns (43.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X14Y204        net (fo=9322, unset)         0.572     1.626    find_max_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y204        FDRE (Prop_fdre_C_Q)         0.118     1.744    find_max_inst/res_2_4_reg[2]/Q
    SLICE_X14Y197        net (fo=3, unset)            0.112     1.856    find_max_inst/res_2_4[2]
    SLICE_X14Y197        LUT3 (Prop_lut3_I2_O)        0.028     1.884    find_max_inst/res_3_2[2]_i_1/O
    SLICE_X14Y197        net (fo=1, routed)           0.000     1.884    find_max_inst/n_0_res_3_2[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X14Y197        net (fo=9322, unset)         0.790     2.084    find_max_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.844    
    SLICE_X14Y197        FDRE (Hold_fdre_C_D)         0.087     1.931    find_max_inst/res_3_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.046ns  (arrival time - required time)
  Source:                 inst_fir_v2_10/din_2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_10/ints_fifo_2/dout_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.963%)  route 0.123ns (51.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y199        net (fo=9322, unset)         0.574     1.628    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y199        FDRE (Prop_fdre_C_Q)         0.118     1.746    inst_fir_v2_10/din_2_reg_reg[3]/Q
    SLICE_X42Y200        net (fo=2, unset)            0.123     1.869    inst_fir_v2_10/ints_fifo_2/I5
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y200        net (fo=9322, unset)         0.766     2.060    inst_fir_v2_10/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.239     1.820    
    SLICE_X42Y200        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.915    inst_fir_v2_10/ints_fifo_2/dout_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                 -0.046    




