
CAN_LoopBack.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d54  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08003ee4  08003ee4  00004ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f68  08003f68  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003f68  08003f68  00004f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f70  08003f70  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f70  08003f70  00004f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f74  08003f74  00004f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003f78  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          000001dc  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000238  20000238  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009d14  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001975  00000000  00000000  0000eda0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007f0  00000000  00000000  00010718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000060c  00000000  00000000  00010f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000208e6  00000000  00000000  00011514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009e99  00000000  00000000  00031dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c56d9  00000000  00000000  0003bc93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010136c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002520  00000000  00000000  001013b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  001038d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003ecc 	.word	0x08003ecc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08003ecc 	.word	0x08003ecc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <SysTick_Handler>:
 * Systick timer which is ticking for every 1ms, right? So, that's why we have to now implement the systick handler in our code
 * because we don't have it, isn't it? . And we have to increment the global tick variable inside the systick handler.
 * Because, the cube layer is depending on that global tick variable value.
 */

void SysTick_Handler(void){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005b0:	f000 fb5e 	bl	8000c70 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005b4:	f001 f906 	bl	80017c4 <HAL_SYSTICK_IRQHandler>
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}

080005bc <USART2_IRQHandler>:
 * interrupt can be triggered for so many reasons. So, we don't know why exactly UART triggered the interrupt.
 * It may be due to completion of transmission, it may be due to completion of reception, it may be due to error.
 * We exactly don't know why the interrupt happened. So that's why, once the IRQ handler is called, you need to process
 * that interrupt. For that, you have to call interrupt processing API given in the driver file.
 */
void USART2_IRQHandler(void){
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	/*So, that also means that this function actually processes the received interrupt. So that's why, so,
	 * the purpose of this function is to identify the reason for that interrupt. So it goes through various
	 * status registers of the UART to identify the cause for an interrupt.
	 */
	HAL_UART_IRQHandler(&huart2);
 80005c0:	4802      	ldr	r0, [pc, #8]	@ (80005cc <USART2_IRQHandler+0x10>)
 80005c2:	f002 f8af 	bl	8002724 <HAL_UART_IRQHandler>
	 * is because of error then you will get the error callback. If this interrupt is because of reception of data bytes then
	 * you will get a callback called receive complete callback. And if this interrupt is because of transmission complete
	 * then you will get transmission complete callback. That means this interrupt processing API is able to provide or
	 * call lots of callback functions which must be implemented in the user application.
	 */
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	20000078 	.word	0x20000078

080005d0 <main>:
void CANFilterConfig(void);

UART_HandleTypeDef huart2;
CAN_HandleTypeDef hcan1;

int main(){
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0

	HAL_Init();
 80005d4:	f000 fafa 	bl	8000bcc <HAL_Init>

	systemClockConfigHSE(SYS_CLOCK_FREQ_50_MHZ);
 80005d8:	2032      	movs	r0, #50	@ 0x32
 80005da:	f000 f919 	bl	8000810 <systemClockConfigHSE>

	UART2Init();
 80005de:	f000 f815 	bl	800060c <UART2Init>

	//put can initialization mode
	CAN1Init();
 80005e2:	f000 f839 	bl	8000658 <CAN1Init>
	//and leaves initialization mode

	CANFilterConfig();
 80005e6:	f000 f8ed 	bl	80007c4 <CANFilterConfig>

	if( HAL_CAN_Start(&hcan1) != HAL_OK){
 80005ea:	4807      	ldr	r0, [pc, #28]	@ (8000608 <main+0x38>)
 80005ec:	f000 fd3a 	bl	8001064 <HAL_CAN_Start>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <main+0x2a>
		errorHandler();
 80005f6:	f000 f9d9 	bl	80009ac <errorHandler>
	}

	CAN1Tx();
 80005fa:	f000 f863 	bl	80006c4 <CAN1Tx>

	CAN1Rx();
 80005fe:	f000 f8ab 	bl	8000758 <CAN1Rx>

	while(1);
 8000602:	bf00      	nop
 8000604:	e7fd      	b.n	8000602 <main+0x32>
 8000606:	bf00      	nop
 8000608:	200000c0 	.word	0x200000c0

0800060c <UART2Init>:

	return 0;
}

void UART2Init(void){
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000610:	4b0f      	ldr	r3, [pc, #60]	@ (8000650 <UART2Init+0x44>)
 8000612:	4a10      	ldr	r2, [pc, #64]	@ (8000654 <UART2Init+0x48>)
 8000614:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000616:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <UART2Init+0x44>)
 8000618:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800061c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800061e:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <UART2Init+0x44>)
 8000620:	2200      	movs	r2, #0
 8000622:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000624:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <UART2Init+0x44>)
 8000626:	2200      	movs	r2, #0
 8000628:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800062a:	4b09      	ldr	r3, [pc, #36]	@ (8000650 <UART2Init+0x44>)
 800062c:	2200      	movs	r2, #0
 800062e:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000630:	4b07      	ldr	r3, [pc, #28]	@ (8000650 <UART2Init+0x44>)
 8000632:	2200      	movs	r2, #0
 8000634:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000636:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <UART2Init+0x44>)
 8000638:	220c      	movs	r2, #12
 800063a:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK){
 800063c:	4804      	ldr	r0, [pc, #16]	@ (8000650 <UART2Init+0x44>)
 800063e:	f001 ff95 	bl	800256c <HAL_UART_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <UART2Init+0x40>
		errorHandler();
 8000648:	f000 f9b0 	bl	80009ac <errorHandler>
	}
}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000078 	.word	0x20000078
 8000654:	40004400 	.word	0x40004400

08000658 <CAN1Init>:

void CAN1Init(void){
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 800065c:	4b17      	ldr	r3, [pc, #92]	@ (80006bc <CAN1Init+0x64>)
 800065e:	4a18      	ldr	r2, [pc, #96]	@ (80006c0 <CAN1Init+0x68>)
 8000660:	601a      	str	r2, [r3, #0]
	hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8000662:	4b16      	ldr	r3, [pc, #88]	@ (80006bc <CAN1Init+0x64>)
 8000664:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000668:	609a      	str	r2, [r3, #8]
	hcan1.Init.AutoBusOff = DISABLE;
 800066a:	4b14      	ldr	r3, [pc, #80]	@ (80006bc <CAN1Init+0x64>)
 800066c:	2200      	movs	r2, #0
 800066e:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoRetransmission = ENABLE;
 8000670:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <CAN1Init+0x64>)
 8000672:	2201      	movs	r2, #1
 8000674:	76da      	strb	r2, [r3, #27]
	hcan1.Init.AutoWakeUp = DISABLE;
 8000676:	4b11      	ldr	r3, [pc, #68]	@ (80006bc <CAN1Init+0x64>)
 8000678:	2200      	movs	r2, #0
 800067a:	769a      	strb	r2, [r3, #26]
	hcan1.Init.ReceiveFifoLocked = DISABLE; //RFLM register
 800067c:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <CAN1Init+0x64>)
 800067e:	2200      	movs	r2, #0
 8000680:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000682:	4b0e      	ldr	r3, [pc, #56]	@ (80006bc <CAN1Init+0x64>)
 8000684:	2200      	movs	r2, #0
 8000686:	761a      	strb	r2, [r3, #24]
	/*
	 * 0: Receive FIFO not locked on overrun. Once a receive FIFO is full the next incoming message overwrites the previous one.
	 * 1: Receive FIFO locked against overrun. Once a receive FIFO is full the next incoming  message is discarded.
	 */
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000688:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <CAN1Init+0x64>)
 800068a:	2200      	movs	r2, #0
 800068c:	775a      	strb	r2, [r3, #29]

	//settings related to can bit timings
	hcan1.Init.Prescaler = 5;
 800068e:	4b0b      	ldr	r3, [pc, #44]	@ (80006bc <CAN1Init+0x64>)
 8000690:	2205      	movs	r2, #5
 8000692:	605a      	str	r2, [r3, #4]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000694:	4b09      	ldr	r3, [pc, #36]	@ (80006bc <CAN1Init+0x64>)
 8000696:	2200      	movs	r2, #0
 8000698:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 800069a:	4b08      	ldr	r3, [pc, #32]	@ (80006bc <CAN1Init+0x64>)
 800069c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80006a0:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80006a2:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <CAN1Init+0x64>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	615a      	str	r2, [r3, #20]

	if(HAL_CAN_Init(&hcan1) != HAL_OK){
 80006a8:	4804      	ldr	r0, [pc, #16]	@ (80006bc <CAN1Init+0x64>)
 80006aa:	f000 fb01 	bl	8000cb0 <HAL_CAN_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <CAN1Init+0x60>
		errorHandler();
 80006b4:	f000 f97a 	bl	80009ac <errorHandler>
	}
}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200000c0 	.word	0x200000c0
 80006c0:	40006400 	.word	0x40006400

080006c4 <CAN1Tx>:

void CAN1Tx(void){
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b096      	sub	sp, #88	@ 0x58
 80006c8:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef TxHeader;

	uint32_t TxMailbox;

	char msg[50];
	uint8_t our_message[5] = {'H','E','L','L','O'};
 80006ca:	4a1f      	ldr	r2, [pc, #124]	@ (8000748 <CAN1Tx+0x84>)
 80006cc:	463b      	mov	r3, r7
 80006ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006d2:	6018      	str	r0, [r3, #0]
 80006d4:	3304      	adds	r3, #4
 80006d6:	7019      	strb	r1, [r3, #0]

	TxHeader.DLC = 5;
 80006d8:	2305      	movs	r3, #5
 80006da:	653b      	str	r3, [r7, #80]	@ 0x50
	TxHeader.StdId = 0x65D;
 80006dc:	f240 635d 	movw	r3, #1629	@ 0x65d
 80006e0:	643b      	str	r3, [r7, #64]	@ 0x40
	TxHeader.IDE = CAN_ID_STD;
 80006e2:	2300      	movs	r3, #0
 80006e4:	64bb      	str	r3, [r7, #72]	@ 0x48
	TxHeader.RTR = CAN_RTR_DATA;
 80006e6:	2300      	movs	r3, #0
 80006e8:	64fb      	str	r3, [r7, #76]	@ 0x4c

	//request transmitting
	if( HAL_CAN_AddTxMessage(&hcan1, &TxHeader, our_message, &TxMailbox)!= HAL_OK){
 80006ea:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80006ee:	463a      	mov	r2, r7
 80006f0:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80006f4:	4815      	ldr	r0, [pc, #84]	@ (800074c <CAN1Tx+0x88>)
 80006f6:	f000 fcf9 	bl	80010ec <HAL_CAN_AddTxMessage>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <CAN1Tx+0x40>
		errorHandler();
 8000700:	f000 f954 	bl	80009ac <errorHandler>
	}
	//wait until pending empty
	while(HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox));
 8000704:	bf00      	nop
 8000706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000708:	4619      	mov	r1, r3
 800070a:	4810      	ldr	r0, [pc, #64]	@ (800074c <CAN1Tx+0x88>)
 800070c:	f000 fdbe 	bl	800128c <HAL_CAN_IsTxMessagePending>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d1f7      	bne.n	8000706 <CAN1Tx+0x42>

	sprintf(msg,"Message Transmitted\r\n");
 8000716:	f107 0308 	add.w	r3, r7, #8
 800071a:	490d      	ldr	r1, [pc, #52]	@ (8000750 <CAN1Tx+0x8c>)
 800071c:	4618      	mov	r0, r3
 800071e:	f002 ff3d 	bl	800359c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000722:	f107 0308 	add.w	r3, r7, #8
 8000726:	4618      	mov	r0, r3
 8000728:	f7ff fd52 	bl	80001d0 <strlen>
 800072c:	4603      	mov	r3, r0
 800072e:	b29a      	uxth	r2, r3
 8000730:	f107 0108 	add.w	r1, r7, #8
 8000734:	f04f 33ff 	mov.w	r3, #4294967295
 8000738:	4806      	ldr	r0, [pc, #24]	@ (8000754 <CAN1Tx+0x90>)
 800073a:	f001 ff67 	bl	800260c <HAL_UART_Transmit>
}
 800073e:	bf00      	nop
 8000740:	3758      	adds	r7, #88	@ 0x58
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	08003efc 	.word	0x08003efc
 800074c:	200000c0 	.word	0x200000c0
 8000750:	08003ee4 	.word	0x08003ee4
 8000754:	20000078 	.word	0x20000078

08000758 <CAN1Rx>:

void CAN1Rx(void){
 8000758:	b580      	push	{r7, lr}
 800075a:	b096      	sub	sp, #88	@ 0x58
 800075c:	af00      	add	r7, sp, #0
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t rcvd_msg[5];
	char msg[50];

	//we are waiting for at least one message in to the RX FIFO0, Number of messages available in Rx FIFO
	while(!HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0));
 800075e:	bf00      	nop
 8000760:	2100      	movs	r1, #0
 8000762:	4815      	ldr	r0, [pc, #84]	@ (80007b8 <CAN1Rx+0x60>)
 8000764:	f000 fed8 	bl	8001518 <HAL_CAN_GetRxFifoFillLevel>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d0f8      	beq.n	8000760 <CAN1Rx+0x8>

	//polling mode
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, rcvd_msg) != HAL_OK){
 800076e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000772:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000776:	2100      	movs	r1, #0
 8000778:	480f      	ldr	r0, [pc, #60]	@ (80007b8 <CAN1Rx+0x60>)
 800077a:	f000 fdab 	bl	80012d4 <HAL_CAN_GetRxMessage>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <CAN1Rx+0x30>
		errorHandler();
 8000784:	f000 f912 	bl	80009ac <errorHandler>
	}

	sprintf(msg,"Message Received : %s\r\n",rcvd_msg);
 8000788:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800078c:	463b      	mov	r3, r7
 800078e:	490b      	ldr	r1, [pc, #44]	@ (80007bc <CAN1Rx+0x64>)
 8000790:	4618      	mov	r0, r3
 8000792:	f002 ff03 	bl	800359c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000796:	463b      	mov	r3, r7
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff fd19 	bl	80001d0 <strlen>
 800079e:	4603      	mov	r3, r0
 80007a0:	b29a      	uxth	r2, r3
 80007a2:	4639      	mov	r1, r7
 80007a4:	f04f 33ff 	mov.w	r3, #4294967295
 80007a8:	4805      	ldr	r0, [pc, #20]	@ (80007c0 <CAN1Rx+0x68>)
 80007aa:	f001 ff2f 	bl	800260c <HAL_UART_Transmit>
}
 80007ae:	bf00      	nop
 80007b0:	3758      	adds	r7, #88	@ 0x58
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	200000c0 	.word	0x200000c0
 80007bc:	08003f04 	.word	0x08003f04
 80007c0:	20000078 	.word	0x20000078

080007c4 <CANFilterConfig>:

void CANFilterConfig(void){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08a      	sub	sp, #40	@ 0x28
 80007c8:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef can1_filter_init;

	can1_filter_init.FilterActivation = ENABLE;
 80007ca:	2301      	movs	r3, #1
 80007cc:	623b      	str	r3, [r7, #32]
	can1_filter_init.FilterBank = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
	can1_filter_init.FilterFIFOAssignment = CAN_RX_FIFO0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	613b      	str	r3, [r7, #16]
	can1_filter_init.FilterIdHigh = 0x0000;
 80007d6:	2300      	movs	r3, #0
 80007d8:	603b      	str	r3, [r7, #0]
	can1_filter_init.FilterIdLow = 0x0000;
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
	can1_filter_init.FilterMaskIdHigh = 0x0000;
 80007de:	2300      	movs	r3, #0
 80007e0:	60bb      	str	r3, [r7, #8]
	can1_filter_init.FilterMaskIdLow = 0x0000;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60fb      	str	r3, [r7, #12]
	can1_filter_init.FilterMode = CAN_FILTERMODE_IDMASK;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61bb      	str	r3, [r7, #24]
	can1_filter_init.FilterScale = CAN_FILTERSCALE_32BIT;
 80007ea:	2301      	movs	r3, #1
 80007ec:	61fb      	str	r3, [r7, #28]

	if (HAL_CAN_ConfigFilter(&hcan1, &can1_filter_init) != HAL_OK){
 80007ee:	463b      	mov	r3, r7
 80007f0:	4619      	mov	r1, r3
 80007f2:	4806      	ldr	r0, [pc, #24]	@ (800080c <CANFilterConfig+0x48>)
 80007f4:	f000 fb58 	bl	8000ea8 <HAL_CAN_ConfigFilter>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <CANFilterConfig+0x3e>
		errorHandler();
 80007fe:	f000 f8d5 	bl	80009ac <errorHandler>
	}
}
 8000802:	bf00      	nop
 8000804:	3728      	adds	r7, #40	@ 0x28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	200000c0 	.word	0x200000c0

08000810 <systemClockConfigHSE>:

void systemClockConfigHSE(uint8_t clock_freq){
 8000810:	b580      	push	{r7, lr}
 8000812:	b096      	sub	sp, #88	@ 0x58
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;
	uint8_t FLatency = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000820:	2301      	movs	r3, #1
 8000822:	627b      	str	r3, [r7, #36]	@ 0x24
	osc_init.HSEState = RCC_HSE_ON;
 8000824:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000828:	62bb      	str	r3, [r7, #40]	@ 0x28
	//osc_init.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT; //no need calibration for hse
	osc_init.PLL.PLLState = RCC_PLL_ON;
 800082a:	2302      	movs	r3, #2
 800082c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800082e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000832:	643b      	str	r3, [r7, #64]	@ 0x40

	switch(clock_freq){
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	2ba8      	cmp	r3, #168	@ 0xa8
 8000838:	d054      	beq.n	80008e4 <systemClockConfigHSE+0xd4>
 800083a:	2ba8      	cmp	r3, #168	@ 0xa8
 800083c:	f300 80ab 	bgt.w	8000996 <systemClockConfigHSE+0x186>
 8000840:	2b78      	cmp	r3, #120	@ 0x78
 8000842:	d037      	beq.n	80008b4 <systemClockConfigHSE+0xa4>
 8000844:	2b78      	cmp	r3, #120	@ 0x78
 8000846:	f300 80a6 	bgt.w	8000996 <systemClockConfigHSE+0x186>
 800084a:	2b32      	cmp	r3, #50	@ 0x32
 800084c:	d002      	beq.n	8000854 <systemClockConfigHSE+0x44>
 800084e:	2b54      	cmp	r3, #84	@ 0x54
 8000850:	d018      	beq.n	8000884 <systemClockConfigHSE+0x74>
			FLatency = FLASH_ACR_LATENCY_7WS;
			break;
		  }

		  default:
			return;
 8000852:	e0a0      	b.n	8000996 <systemClockConfigHSE+0x186>
			osc_init.PLL.PLLM = 8;
 8000854:	2308      	movs	r3, #8
 8000856:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLN = 100;
 8000858:	2364      	movs	r3, #100	@ 0x64
 800085a:	64bb      	str	r3, [r7, #72]	@ 0x48
			osc_init.PLL.PLLP = 2;
 800085c:	2302      	movs	r3, #2
 800085e:	64fb      	str	r3, [r7, #76]	@ 0x4c
			osc_init.PLL.PLLQ = 2; //default
 8000860:	2302      	movs	r3, #2
 8000862:	653b      	str	r3, [r7, #80]	@ 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000864:	230f      	movs	r3, #15
 8000866:	613b      	str	r3, [r7, #16]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000868:	2302      	movs	r3, #2
 800086a:	617b      	str	r3, [r7, #20]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800086c:	2300      	movs	r3, #0
 800086e:	61bb      	str	r3, [r7, #24]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000870:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000874:	61fb      	str	r3, [r7, #28]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000876:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800087a:	623b      	str	r3, [r7, #32]
			FLatency = FLASH_ACR_LATENCY_1WS; // rm0090 Relation between CPU clock frequency and flash memory read time
 800087c:	2301      	movs	r3, #1
 800087e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			break;
 8000882:	e063      	b.n	800094c <systemClockConfigHSE+0x13c>
			osc_init.PLL.PLLM = 8;
 8000884:	2308      	movs	r3, #8
 8000886:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLN = 168;
 8000888:	23a8      	movs	r3, #168	@ 0xa8
 800088a:	64bb      	str	r3, [r7, #72]	@ 0x48
			osc_init.PLL.PLLP = 2;
 800088c:	2302      	movs	r3, #2
 800088e:	64fb      	str	r3, [r7, #76]	@ 0x4c
			osc_init.PLL.PLLQ  = 2;
 8000890:	2302      	movs	r3, #2
 8000892:	653b      	str	r3, [r7, #80]	@ 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000894:	230f      	movs	r3, #15
 8000896:	613b      	str	r3, [r7, #16]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000898:	2302      	movs	r3, #2
 800089a:	617b      	str	r3, [r7, #20]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089c:	2300      	movs	r3, #0
 800089e:	61bb      	str	r3, [r7, #24]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80008a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008a4:	61fb      	str	r3, [r7, #28]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80008a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008aa:	623b      	str	r3, [r7, #32]
			FLatency = FLASH_ACR_LATENCY_2WS;
 80008ac:	2302      	movs	r3, #2
 80008ae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			break;
 80008b2:	e04b      	b.n	800094c <systemClockConfigHSE+0x13c>
			osc_init.PLL.PLLM = 8;
 80008b4:	2308      	movs	r3, #8
 80008b6:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLN = 240;
 80008b8:	23f0      	movs	r3, #240	@ 0xf0
 80008ba:	64bb      	str	r3, [r7, #72]	@ 0x48
			osc_init.PLL.PLLP = 2;
 80008bc:	2302      	movs	r3, #2
 80008be:	64fb      	str	r3, [r7, #76]	@ 0x4c
			osc_init.PLL.PLLQ  = 2;
 80008c0:	2302      	movs	r3, #2
 80008c2:	653b      	str	r3, [r7, #80]	@ 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 80008c4:	230f      	movs	r3, #15
 80008c6:	613b      	str	r3, [r7, #16]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008c8:	2302      	movs	r3, #2
 80008ca:	617b      	str	r3, [r7, #20]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61bb      	str	r3, [r7, #24]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 80008d0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008d4:	61fb      	str	r3, [r7, #28]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80008d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008da:	623b      	str	r3, [r7, #32]
			FLatency = FLASH_ACR_LATENCY_3WS;
 80008dc:	2303      	movs	r3, #3
 80008de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			break;
 80008e2:	e033      	b.n	800094c <systemClockConfigHSE+0x13c>
			__HAL_RCC_PWR_CLK_ENABLE();
 80008e4:	2300      	movs	r3, #0
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	4b2d      	ldr	r3, [pc, #180]	@ (80009a0 <systemClockConfigHSE+0x190>)
 80008ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ec:	4a2c      	ldr	r2, [pc, #176]	@ (80009a0 <systemClockConfigHSE+0x190>)
 80008ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80008f4:	4b2a      	ldr	r3, [pc, #168]	@ (80009a0 <systemClockConfigHSE+0x190>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fc:	60fb      	str	r3, [r7, #12]
 80008fe:	68fb      	ldr	r3, [r7, #12]
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000900:	2300      	movs	r3, #0
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	4b27      	ldr	r3, [pc, #156]	@ (80009a4 <systemClockConfigHSE+0x194>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a26      	ldr	r2, [pc, #152]	@ (80009a4 <systemClockConfigHSE+0x194>)
 800090a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800090e:	6013      	str	r3, [r2, #0]
 8000910:	4b24      	ldr	r3, [pc, #144]	@ (80009a4 <systemClockConfigHSE+0x194>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]
			osc_init.PLL.PLLM = 4;
 800091c:	2304      	movs	r3, #4
 800091e:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLN = 168;
 8000920:	23a8      	movs	r3, #168	@ 0xa8
 8000922:	64bb      	str	r3, [r7, #72]	@ 0x48
			osc_init.PLL.PLLP = 2;
 8000924:	2302      	movs	r3, #2
 8000926:	64fb      	str	r3, [r7, #76]	@ 0x4c
			osc_init.PLL.PLLQ  = 2;
 8000928:	2302      	movs	r3, #2
 800092a:	653b      	str	r3, [r7, #80]	@ 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800092c:	230f      	movs	r3, #15
 800092e:	613b      	str	r3, [r7, #16]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000930:	2302      	movs	r3, #2
 8000932:	617b      	str	r3, [r7, #20]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000934:	2300      	movs	r3, #0
 8000936:	61bb      	str	r3, [r7, #24]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 8000938:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800093c:	61fb      	str	r3, [r7, #28]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 800093e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000942:	623b      	str	r3, [r7, #32]
			FLatency = FLASH_ACR_LATENCY_7WS;
 8000944:	2307      	movs	r3, #7
 8000946:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			break;
 800094a:	bf00      	nop
	  }

	  if(HAL_RCC_OscConfig(&osc_init) != HAL_OK){
 800094c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000950:	4618      	mov	r0, r3
 8000952:	f001 f973 	bl	8001c3c <HAL_RCC_OscConfig>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <systemClockConfigHSE+0x150>
		  errorHandler();
 800095c:	f000 f826 	bl	80009ac <errorHandler>
	  }

	  if(HAL_RCC_ClockConfig(&clk_init,FLatency) != HAL_OK){
 8000960:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8000964:	f107 0310 	add.w	r3, r7, #16
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f001 fbde 	bl	800212c <HAL_RCC_ClockConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <systemClockConfigHSE+0x16a>
		  errorHandler();
 8000976:	f000 f819 	bl	80009ac <errorHandler>
	  }

	  //systick conf
	  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800097a:	f001 fdc3 	bl	8002504 <HAL_RCC_GetHCLKFreq>
 800097e:	4603      	mov	r3, r0
 8000980:	4a09      	ldr	r2, [pc, #36]	@ (80009a8 <systemClockConfigHSE+0x198>)
 8000982:	fba2 2303 	umull	r2, r3, r2, r3
 8000986:	099b      	lsrs	r3, r3, #6
 8000988:	4618      	mov	r0, r3
 800098a:	f000 fef2 	bl	8001772 <HAL_SYSTICK_Config>
	  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800098e:	2004      	movs	r0, #4
 8000990:	f000 fefc 	bl	800178c <HAL_SYSTICK_CLKSourceConfig>
 8000994:	e000      	b.n	8000998 <systemClockConfigHSE+0x188>
			return;
 8000996:	bf00      	nop
}
 8000998:	3758      	adds	r7, #88	@ 0x58
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40007000 	.word	0x40007000
 80009a8:	10624dd3 	.word	0x10624dd3

080009ac <errorHandler>:

void errorHandler(void){
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
	while(1);
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <errorHandler+0x4>

080009b4 <HAL_MspInit>:
 *      Author: ekrem
 */

#include "main.h"

void HAL_MspInit(void){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
	//here will do low level processor specific inits
	//1. set up priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b8:	2003      	movs	r0, #3
 80009ba:	f000 fea5 	bl	8001708 <HAL_NVIC_SetPriorityGrouping>

	//2. enable required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 80009be:	4b0d      	ldr	r3, [pc, #52]	@ (80009f4 <HAL_MspInit+0x40>)
 80009c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009c2:	4a0c      	ldr	r2, [pc, #48]	@ (80009f4 <HAL_MspInit+0x40>)
 80009c4:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80009c8:	6253      	str	r3, [r2, #36]	@ 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2100      	movs	r1, #0
 80009ce:	f06f 000b 	mvn.w	r0, #11
 80009d2:	f000 fea4 	bl	800171e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2100      	movs	r1, #0
 80009da:	f06f 000a 	mvn.w	r0, #10
 80009de:	f000 fe9e 	bl	800171e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2100      	movs	r1, #0
 80009e6:	f06f 0009 	mvn.w	r0, #9
 80009ea:	f000 fe98 	bl	800171e <HAL_NVIC_SetPriority>
	//HAL_Init handle the systick
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b08a      	sub	sp, #40	@ 0x28
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level inits of the usart2 peripherals

	//1. enable the clock for the USART2 and GPIOA peripheral
	__HAL_RCC_USART2_CLK_ENABLE();
 8000a00:	2300      	movs	r3, #0
 8000a02:	613b      	str	r3, [r7, #16]
 8000a04:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <HAL_UART_MspInit+0x78>)
 8000a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a08:	4a19      	ldr	r2, [pc, #100]	@ (8000a70 <HAL_UART_MspInit+0x78>)
 8000a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a10:	4b17      	ldr	r3, [pc, #92]	@ (8000a70 <HAL_UART_MspInit+0x78>)
 8000a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a18:	613b      	str	r3, [r7, #16]
 8000a1a:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	4b13      	ldr	r3, [pc, #76]	@ (8000a70 <HAL_UART_MspInit+0x78>)
 8000a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a24:	4a12      	ldr	r2, [pc, #72]	@ (8000a70 <HAL_UART_MspInit+0x78>)
 8000a26:	f043 0301 	orr.w	r3, r3, #1
 8000a2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2c:	4b10      	ldr	r3, [pc, #64]	@ (8000a70 <HAL_UART_MspInit+0x78>)
 8000a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a30:	f003 0301 	and.w	r3, r3, #1
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	68fb      	ldr	r3, [r7, #12]
	//2. do the pin muxing congigurations
	gpio_uart.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8000a38:	230c      	movs	r3, #12
 8000a3a:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 8000a40:	2301      	movs	r3, #1
 8000a42:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000a44:	2300      	movs	r3, #0
 8000a46:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2;  //UART2_TX
 8000a48:	2307      	movs	r3, #7
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	4619      	mov	r1, r3
 8000a52:	4808      	ldr	r0, [pc, #32]	@ (8000a74 <HAL_UART_MspInit+0x7c>)
 8000a54:	f000 ff56 	bl	8001904 <HAL_GPIO_Init>
	 * sleep until the transmission completes. So, when the transmission completes UART peripheral can generate interrupt,
	 * which can make up the processor. So, we can save some power, isn't it. Because until the transmission or reception
	 * finishes the processor or CPU can go to sleep. . So, the interrupt mode will be very helpful in the case of low power
	 * applications as well.
	 */
	HAL_NVIC_EnableIRQ(USART2_IRQn); //stm32f4xx_hal_cortex.h
 8000a58:	2026      	movs	r0, #38	@ 0x26
 8000a5a:	f000 fe7c 	bl	8001756 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	210f      	movs	r1, #15
 8000a62:	2026      	movs	r0, #38	@ 0x26
 8000a64:	f000 fe5b 	bl	800171e <HAL_NVIC_SetPriority>
}
 8000a68:	bf00      	nop
 8000a6a:	3728      	adds	r7, #40	@ 0x28
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40020000 	.word	0x40020000

08000a78 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan){
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	@ 0x28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_CAN1_CLK_ENABLE();
 8000a80:	2300      	movs	r3, #0
 8000a82:	613b      	str	r3, [r7, #16]
 8000a84:	4b16      	ldr	r3, [pc, #88]	@ (8000ae0 <HAL_CAN_MspInit+0x68>)
 8000a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a88:	4a15      	ldr	r2, [pc, #84]	@ (8000ae0 <HAL_CAN_MspInit+0x68>)
 8000a8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a90:	4b13      	ldr	r3, [pc, #76]	@ (8000ae0 <HAL_CAN_MspInit+0x68>)
 8000a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <HAL_CAN_MspInit+0x68>)
 8000aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae0 <HAL_CAN_MspInit+0x68>)
 8000aa6:	f043 0308 	orr.w	r3, r3, #8
 8000aaa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <HAL_CAN_MspInit+0x68>)
 8000aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab0:	f003 0308 	and.w	r3, r3, #8
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	68fb      	ldr	r3, [r7, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abc:	2302      	movs	r3, #2
 8000abe:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ac0:	2309      	movs	r3, #9
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4804      	ldr	r0, [pc, #16]	@ (8000ae4 <HAL_CAN_MspInit+0x6c>)
 8000ad4:	f000 ff16 	bl	8001904 <HAL_GPIO_Init>
}
 8000ad8:	bf00      	nop
 8000ada:	3728      	adds	r7, #40	@ 0x28
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40020c00 	.word	0x40020c00

08000ae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000af0:	4a14      	ldr	r2, [pc, #80]	@ (8000b44 <_sbrk+0x5c>)
 8000af2:	4b15      	ldr	r3, [pc, #84]	@ (8000b48 <_sbrk+0x60>)
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000afc:	4b13      	ldr	r3, [pc, #76]	@ (8000b4c <_sbrk+0x64>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d102      	bne.n	8000b0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b04:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <_sbrk+0x64>)
 8000b06:	4a12      	ldr	r2, [pc, #72]	@ (8000b50 <_sbrk+0x68>)
 8000b08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b0a:	4b10      	ldr	r3, [pc, #64]	@ (8000b4c <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d207      	bcs.n	8000b28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b18:	f002 fd62 	bl	80035e0 <__errno>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	220c      	movs	r2, #12
 8000b20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b22:	f04f 33ff 	mov.w	r3, #4294967295
 8000b26:	e009      	b.n	8000b3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b28:	4b08      	ldr	r3, [pc, #32]	@ (8000b4c <_sbrk+0x64>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b2e:	4b07      	ldr	r3, [pc, #28]	@ (8000b4c <_sbrk+0x64>)
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	4a05      	ldr	r2, [pc, #20]	@ (8000b4c <_sbrk+0x64>)
 8000b38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b3a:	68fb      	ldr	r3, [r7, #12]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3718      	adds	r7, #24
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20020000 	.word	0x20020000
 8000b48:	00000400 	.word	0x00000400
 8000b4c:	200000e8 	.word	0x200000e8
 8000b50:	20000238 	.word	0x20000238

08000b54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b58:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <SystemInit+0x20>)
 8000b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b5e:	4a05      	ldr	r2, [pc, #20]	@ (8000b74 <SystemInit+0x20>)
 8000b60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bb0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b7c:	f7ff ffea 	bl	8000b54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b80:	480c      	ldr	r0, [pc, #48]	@ (8000bb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b82:	490d      	ldr	r1, [pc, #52]	@ (8000bb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b84:	4a0d      	ldr	r2, [pc, #52]	@ (8000bbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b88:	e002      	b.n	8000b90 <LoopCopyDataInit>

08000b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b8e:	3304      	adds	r3, #4

08000b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b94:	d3f9      	bcc.n	8000b8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b96:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b98:	4c0a      	ldr	r4, [pc, #40]	@ (8000bc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b9c:	e001      	b.n	8000ba2 <LoopFillZerobss>

08000b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba0:	3204      	adds	r2, #4

08000ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba4:	d3fb      	bcc.n	8000b9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ba6:	f002 fd21 	bl	80035ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000baa:	f7ff fd11 	bl	80005d0 <main>
  bx  lr    
 8000bae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000bb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bbc:	08003f78 	.word	0x08003f78
  ldr r2, =_sbss
 8000bc0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bc4:	20000238 	.word	0x20000238

08000bc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bc8:	e7fe      	b.n	8000bc8 <ADC_IRQHandler>
	...

08000bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <HAL_Init+0x40>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000c0c <HAL_Init+0x40>)
 8000bd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <HAL_Init+0x40>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a0a      	ldr	r2, [pc, #40]	@ (8000c0c <HAL_Init+0x40>)
 8000be2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000be6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be8:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <HAL_Init+0x40>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a07      	ldr	r2, [pc, #28]	@ (8000c0c <HAL_Init+0x40>)
 8000bee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf4:	2003      	movs	r0, #3
 8000bf6:	f000 fd87 	bl	8001708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f000 f808 	bl	8000c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c00:	f7ff fed8 	bl	80009b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40023c00 	.word	0x40023c00

08000c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c18:	4b12      	ldr	r3, [pc, #72]	@ (8000c64 <HAL_InitTick+0x54>)
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	4b12      	ldr	r3, [pc, #72]	@ (8000c68 <HAL_InitTick+0x58>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	4619      	mov	r1, r3
 8000c22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 fd9f 	bl	8001772 <HAL_SYSTICK_Config>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e00e      	b.n	8000c5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b0f      	cmp	r3, #15
 8000c42:	d80a      	bhi.n	8000c5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c44:	2200      	movs	r2, #0
 8000c46:	6879      	ldr	r1, [r7, #4]
 8000c48:	f04f 30ff 	mov.w	r0, #4294967295
 8000c4c:	f000 fd67 	bl	800171e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c50:	4a06      	ldr	r2, [pc, #24]	@ (8000c6c <HAL_InitTick+0x5c>)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c56:	2300      	movs	r3, #0
 8000c58:	e000      	b.n	8000c5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20000000 	.word	0x20000000
 8000c68:	20000008 	.word	0x20000008
 8000c6c:	20000004 	.word	0x20000004

08000c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c74:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <HAL_IncTick+0x20>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <HAL_IncTick+0x24>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4413      	add	r3, r2
 8000c80:	4a04      	ldr	r2, [pc, #16]	@ (8000c94 <HAL_IncTick+0x24>)
 8000c82:	6013      	str	r3, [r2, #0]
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	20000008 	.word	0x20000008
 8000c94:	200000ec 	.word	0x200000ec

08000c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c9c:	4b03      	ldr	r3, [pc, #12]	@ (8000cac <HAL_GetTick+0x14>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	200000ec 	.word	0x200000ec

08000cb0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d101      	bne.n	8000cc2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e0ed      	b.n	8000e9e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d102      	bne.n	8000cd4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f7ff fed2 	bl	8000a78 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f042 0201 	orr.w	r2, r2, #1
 8000ce2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ce4:	f7ff ffd8 	bl	8000c98 <HAL_GetTick>
 8000ce8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cea:	e012      	b.n	8000d12 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cec:	f7ff ffd4 	bl	8000c98 <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b0a      	cmp	r3, #10
 8000cf8:	d90b      	bls.n	8000d12 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cfe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2205      	movs	r2, #5
 8000d0a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e0c5      	b.n	8000e9e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f003 0301 	and.w	r3, r3, #1
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d0e5      	beq.n	8000cec <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f022 0202 	bic.w	r2, r2, #2
 8000d2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d30:	f7ff ffb2 	bl	8000c98 <HAL_GetTick>
 8000d34:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d36:	e012      	b.n	8000d5e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d38:	f7ff ffae 	bl	8000c98 <HAL_GetTick>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	2b0a      	cmp	r3, #10
 8000d44:	d90b      	bls.n	8000d5e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d4a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2205      	movs	r2, #5
 8000d56:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e09f      	b.n	8000e9e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f003 0302 	and.w	r3, r3, #2
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d1e5      	bne.n	8000d38 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	7e1b      	ldrb	r3, [r3, #24]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d108      	bne.n	8000d86 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	e007      	b.n	8000d96 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000d94:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	7e5b      	ldrb	r3, [r3, #25]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d108      	bne.n	8000db0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	e007      	b.n	8000dc0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000dbe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	7e9b      	ldrb	r3, [r3, #26]
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d108      	bne.n	8000dda <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f042 0220 	orr.w	r2, r2, #32
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	e007      	b.n	8000dea <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f022 0220 	bic.w	r2, r2, #32
 8000de8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	7edb      	ldrb	r3, [r3, #27]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d108      	bne.n	8000e04 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f022 0210 	bic.w	r2, r2, #16
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	e007      	b.n	8000e14 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f042 0210 	orr.w	r2, r2, #16
 8000e12:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	7f1b      	ldrb	r3, [r3, #28]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d108      	bne.n	8000e2e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f042 0208 	orr.w	r2, r2, #8
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	e007      	b.n	8000e3e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f022 0208 	bic.w	r2, r2, #8
 8000e3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	7f5b      	ldrb	r3, [r3, #29]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d108      	bne.n	8000e58 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f042 0204 	orr.w	r2, r2, #4
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	e007      	b.n	8000e68 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f022 0204 	bic.w	r2, r2, #4
 8000e66:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689a      	ldr	r2, [r3, #8]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	431a      	orrs	r2, r3
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	691b      	ldr	r3, [r3, #16]
 8000e76:	431a      	orrs	r2, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	695b      	ldr	r3, [r3, #20]
 8000e7c:	ea42 0103 	orr.w	r1, r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	1e5a      	subs	r2, r3, #1
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2200      	movs	r2, #0
 8000e92:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2201      	movs	r2, #1
 8000e98:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
	...

08000ea8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b087      	sub	sp, #28
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000eb8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8000eba:	7dfb      	ldrb	r3, [r7, #23]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d003      	beq.n	8000ec8 <HAL_CAN_ConfigFilter+0x20>
 8000ec0:	7dfb      	ldrb	r3, [r7, #23]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	f040 80be 	bne.w	8001044 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8000ec8:	4b65      	ldr	r3, [pc, #404]	@ (8001060 <HAL_CAN_ConfigFilter+0x1b8>)
 8000eca:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000ed2:	f043 0201 	orr.w	r2, r3, #1
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000ee2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef6:	021b      	lsls	r3, r3, #8
 8000ef8:	431a      	orrs	r2, r3
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	695b      	ldr	r3, [r3, #20]
 8000f04:	f003 031f 	and.w	r3, r3, #31
 8000f08:	2201      	movs	r2, #1
 8000f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	401a      	ands	r2, r3
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	69db      	ldr	r3, [r3, #28]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d123      	bne.n	8000f72 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	43db      	mvns	r3, r3
 8000f34:	401a      	ands	r2, r3
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f48:	683a      	ldr	r2, [r7, #0]
 8000f4a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f4c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	3248      	adds	r2, #72	@ 0x48
 8000f52:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f66:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f68:	6939      	ldr	r1, [r7, #16]
 8000f6a:	3348      	adds	r3, #72	@ 0x48
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	440b      	add	r3, r1
 8000f70:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d122      	bne.n	8000fc0 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	431a      	orrs	r2, r3
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f96:	683a      	ldr	r2, [r7, #0]
 8000f98:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f9a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	3248      	adds	r2, #72	@ 0x48
 8000fa0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000fb4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000fb6:	6939      	ldr	r1, [r7, #16]
 8000fb8:	3348      	adds	r3, #72	@ 0x48
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	440b      	add	r3, r1
 8000fbe:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d109      	bne.n	8000fdc <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	401a      	ands	r2, r3
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000fda:	e007      	b.n	8000fec <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	431a      	orrs	r2, r3
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	691b      	ldr	r3, [r3, #16]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d109      	bne.n	8001008 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	401a      	ands	r2, r3
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001006:	e007      	b.n	8001018 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	431a      	orrs	r2, r3
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	6a1b      	ldr	r3, [r3, #32]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d107      	bne.n	8001030 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	431a      	orrs	r2, r3
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001036:	f023 0201 	bic.w	r2, r3, #1
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001040:	2300      	movs	r3, #0
 8001042:	e006      	b.n	8001052 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001048:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001050:	2301      	movs	r3, #1
  }
}
 8001052:	4618      	mov	r0, r3
 8001054:	371c      	adds	r7, #28
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40006400 	.word	0x40006400

08001064 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001072:	b2db      	uxtb	r3, r3
 8001074:	2b01      	cmp	r3, #1
 8001076:	d12e      	bne.n	80010d6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2202      	movs	r2, #2
 800107c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f022 0201 	bic.w	r2, r2, #1
 800108e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001090:	f7ff fe02 	bl	8000c98 <HAL_GetTick>
 8001094:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001096:	e012      	b.n	80010be <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001098:	f7ff fdfe 	bl	8000c98 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b0a      	cmp	r3, #10
 80010a4:	d90b      	bls.n	80010be <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010aa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2205      	movs	r2, #5
 80010b6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e012      	b.n	80010e4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1e5      	bne.n	8001098 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2200      	movs	r2, #0
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80010d2:	2300      	movs	r3, #0
 80010d4:	e006      	b.n	80010e4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010da:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
  }
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b089      	sub	sp, #36	@ 0x24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
 80010f8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001100:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800110a:	7ffb      	ldrb	r3, [r7, #31]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d003      	beq.n	8001118 <HAL_CAN_AddTxMessage+0x2c>
 8001110:	7ffb      	ldrb	r3, [r7, #31]
 8001112:	2b02      	cmp	r3, #2
 8001114:	f040 80ad 	bne.w	8001272 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800111e:	2b00      	cmp	r3, #0
 8001120:	d10a      	bne.n	8001138 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001128:	2b00      	cmp	r3, #0
 800112a:	d105      	bne.n	8001138 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001132:	2b00      	cmp	r3, #0
 8001134:	f000 8095 	beq.w	8001262 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	0e1b      	lsrs	r3, r3, #24
 800113c:	f003 0303 	and.w	r3, r3, #3
 8001140:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001142:	2201      	movs	r2, #1
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	409a      	lsls	r2, r3
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d10d      	bne.n	8001170 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800115e:	68f9      	ldr	r1, [r7, #12]
 8001160:	6809      	ldr	r1, [r1, #0]
 8001162:	431a      	orrs	r2, r3
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	3318      	adds	r3, #24
 8001168:	011b      	lsls	r3, r3, #4
 800116a:	440b      	add	r3, r1
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	e00f      	b.n	8001190 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800117a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001180:	68f9      	ldr	r1, [r7, #12]
 8001182:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001184:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	3318      	adds	r3, #24
 800118a:	011b      	lsls	r3, r3, #4
 800118c:	440b      	add	r3, r1
 800118e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	6819      	ldr	r1, [r3, #0]
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	691a      	ldr	r2, [r3, #16]
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	3318      	adds	r3, #24
 800119c:	011b      	lsls	r3, r3, #4
 800119e:	440b      	add	r3, r1
 80011a0:	3304      	adds	r3, #4
 80011a2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	7d1b      	ldrb	r3, [r3, #20]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d111      	bne.n	80011d0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	3318      	adds	r3, #24
 80011b4:	011b      	lsls	r3, r3, #4
 80011b6:	4413      	add	r3, r2
 80011b8:	3304      	adds	r3, #4
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	68fa      	ldr	r2, [r7, #12]
 80011be:	6811      	ldr	r1, [r2, #0]
 80011c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	3318      	adds	r3, #24
 80011c8:	011b      	lsls	r3, r3, #4
 80011ca:	440b      	add	r3, r1
 80011cc:	3304      	adds	r3, #4
 80011ce:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3307      	adds	r3, #7
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	061a      	lsls	r2, r3, #24
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3306      	adds	r3, #6
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	041b      	lsls	r3, r3, #16
 80011e0:	431a      	orrs	r2, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	3305      	adds	r3, #5
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	021b      	lsls	r3, r3, #8
 80011ea:	4313      	orrs	r3, r2
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	3204      	adds	r2, #4
 80011f0:	7812      	ldrb	r2, [r2, #0]
 80011f2:	4610      	mov	r0, r2
 80011f4:	68fa      	ldr	r2, [r7, #12]
 80011f6:	6811      	ldr	r1, [r2, #0]
 80011f8:	ea43 0200 	orr.w	r2, r3, r0
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	011b      	lsls	r3, r3, #4
 8001200:	440b      	add	r3, r1
 8001202:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001206:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3303      	adds	r3, #3
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	061a      	lsls	r2, r3, #24
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3302      	adds	r3, #2
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	041b      	lsls	r3, r3, #16
 8001218:	431a      	orrs	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	3301      	adds	r3, #1
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	4313      	orrs	r3, r2
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	7812      	ldrb	r2, [r2, #0]
 8001228:	4610      	mov	r0, r2
 800122a:	68fa      	ldr	r2, [r7, #12]
 800122c:	6811      	ldr	r1, [r2, #0]
 800122e:	ea43 0200 	orr.w	r2, r3, r0
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	440b      	add	r3, r1
 8001238:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800123c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	3318      	adds	r3, #24
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	4413      	add	r3, r2
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	68fa      	ldr	r2, [r7, #12]
 800124e:	6811      	ldr	r1, [r2, #0]
 8001250:	f043 0201 	orr.w	r2, r3, #1
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	3318      	adds	r3, #24
 8001258:	011b      	lsls	r3, r3, #4
 800125a:	440b      	add	r3, r1
 800125c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800125e:	2300      	movs	r3, #0
 8001260:	e00e      	b.n	8001280 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001266:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e006      	b.n	8001280 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001276:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
  }
}
 8001280:	4618      	mov	r0, r3
 8001282:	3724      	adds	r7, #36	@ 0x24
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012a0:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 80012a2:	7afb      	ldrb	r3, [r7, #11]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d002      	beq.n	80012ae <HAL_CAN_IsTxMessagePending+0x22>
 80012a8:	7afb      	ldrb	r3, [r7, #11]
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d10b      	bne.n	80012c6 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	689a      	ldr	r2, [r3, #8]
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	069b      	lsls	r3, r3, #26
 80012b8:	401a      	ands	r2, r3
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	069b      	lsls	r3, r3, #26
 80012be:	429a      	cmp	r2, r3
 80012c0:	d001      	beq.n	80012c6 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80012c2:	2301      	movs	r3, #1
 80012c4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80012c6:	68fb      	ldr	r3, [r7, #12]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80012d4:	b480      	push	{r7}
 80012d6:	b087      	sub	sp, #28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
 80012e0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012e8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80012ea:	7dfb      	ldrb	r3, [r7, #23]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d003      	beq.n	80012f8 <HAL_CAN_GetRxMessage+0x24>
 80012f0:	7dfb      	ldrb	r3, [r7, #23]
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	f040 8103 	bne.w	80014fe <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d10e      	bne.n	800131c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	f003 0303 	and.w	r3, r3, #3
 8001308:	2b00      	cmp	r3, #0
 800130a:	d116      	bne.n	800133a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001310:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e0f7      	b.n	800150c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	f003 0303 	and.w	r3, r3, #3
 8001326:	2b00      	cmp	r3, #0
 8001328:	d107      	bne.n	800133a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e0e8      	b.n	800150c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	331b      	adds	r3, #27
 8001342:	011b      	lsls	r3, r3, #4
 8001344:	4413      	add	r3, r2
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0204 	and.w	r2, r3, #4
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d10c      	bne.n	8001372 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	331b      	adds	r3, #27
 8001360:	011b      	lsls	r3, r3, #4
 8001362:	4413      	add	r3, r2
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	0d5b      	lsrs	r3, r3, #21
 8001368:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	e00b      	b.n	800138a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	331b      	adds	r3, #27
 800137a:	011b      	lsls	r3, r3, #4
 800137c:	4413      	add	r3, r2
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	08db      	lsrs	r3, r3, #3
 8001382:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	331b      	adds	r3, #27
 8001392:	011b      	lsls	r3, r3, #4
 8001394:	4413      	add	r3, r2
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f003 0202 	and.w	r2, r3, #2
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	331b      	adds	r3, #27
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	4413      	add	r3, r2
 80013ac:	3304      	adds	r3, #4
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0308 	and.w	r3, r3, #8
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2208      	movs	r2, #8
 80013bc:	611a      	str	r2, [r3, #16]
 80013be:	e00b      	b.n	80013d8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	331b      	adds	r3, #27
 80013c8:	011b      	lsls	r3, r3, #4
 80013ca:	4413      	add	r3, r2
 80013cc:	3304      	adds	r3, #4
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 020f 	and.w	r2, r3, #15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	331b      	adds	r3, #27
 80013e0:	011b      	lsls	r3, r3, #4
 80013e2:	4413      	add	r3, r2
 80013e4:	3304      	adds	r3, #4
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	0a1b      	lsrs	r3, r3, #8
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	331b      	adds	r3, #27
 80013f8:	011b      	lsls	r3, r3, #4
 80013fa:	4413      	add	r3, r2
 80013fc:	3304      	adds	r3, #4
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	0c1b      	lsrs	r3, r3, #16
 8001402:	b29a      	uxth	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	011b      	lsls	r3, r3, #4
 8001410:	4413      	add	r3, r2
 8001412:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	b2da      	uxtb	r2, r3
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	011b      	lsls	r3, r3, #4
 8001426:	4413      	add	r3, r2
 8001428:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	0a1a      	lsrs	r2, r3, #8
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	011b      	lsls	r3, r3, #4
 8001440:	4413      	add	r3, r2
 8001442:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	0c1a      	lsrs	r2, r3, #16
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	3302      	adds	r3, #2
 800144e:	b2d2      	uxtb	r2, r2
 8001450:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	011b      	lsls	r3, r3, #4
 800145a:	4413      	add	r3, r2
 800145c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	0e1a      	lsrs	r2, r3, #24
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	3303      	adds	r3, #3
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	011b      	lsls	r3, r3, #4
 8001474:	4413      	add	r3, r2
 8001476:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	3304      	adds	r3, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	4413      	add	r3, r2
 800148e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	0a1a      	lsrs	r2, r3, #8
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	3305      	adds	r3, #5
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	4413      	add	r3, r2
 80014a8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	0c1a      	lsrs	r2, r3, #16
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	3306      	adds	r3, #6
 80014b4:	b2d2      	uxtb	r2, r2
 80014b6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	011b      	lsls	r3, r3, #4
 80014c0:	4413      	add	r3, r2
 80014c2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	0e1a      	lsrs	r2, r3, #24
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	3307      	adds	r3, #7
 80014ce:	b2d2      	uxtb	r2, r2
 80014d0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d108      	bne.n	80014ea <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f042 0220 	orr.w	r2, r2, #32
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	e007      	b.n	80014fa <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	691a      	ldr	r2, [r3, #16]
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f042 0220 	orr.w	r2, r2, #32
 80014f8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e006      	b.n	800150c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001502:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
  }
}
 800150c:	4618      	mov	r0, r3
 800150e:	371c      	adds	r7, #28
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 3020 	ldrb.w	r3, [r3, #32]
 800152c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800152e:	7afb      	ldrb	r3, [r7, #11]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d002      	beq.n	800153a <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001534:	7afb      	ldrb	r3, [r7, #11]
 8001536:	2b02      	cmp	r3, #2
 8001538:	d10f      	bne.n	800155a <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d106      	bne.n	800154e <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	e005      	b.n	800155a <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	f003 0303 	and.w	r3, r3, #3
 8001558:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800155a:	68fb      	ldr	r3, [r7, #12]
}
 800155c:	4618      	mov	r0, r3
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001584:	4013      	ands	r3, r2
 8001586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800159a:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	60d3      	str	r3, [r2, #12]
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b4:	4b04      	ldr	r3, [pc, #16]	@ (80015c8 <__NVIC_GetPriorityGrouping+0x18>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	0a1b      	lsrs	r3, r3, #8
 80015ba:	f003 0307 	and.w	r3, r3, #7
}
 80015be:	4618      	mov	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	db0b      	blt.n	80015f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	f003 021f 	and.w	r2, r3, #31
 80015e4:	4907      	ldr	r1, [pc, #28]	@ (8001604 <__NVIC_EnableIRQ+0x38>)
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	2001      	movs	r0, #1
 80015ee:	fa00 f202 	lsl.w	r2, r0, r2
 80015f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000e100 	.word	0xe000e100

08001608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	6039      	str	r1, [r7, #0]
 8001612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db0a      	blt.n	8001632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	b2da      	uxtb	r2, r3
 8001620:	490c      	ldr	r1, [pc, #48]	@ (8001654 <__NVIC_SetPriority+0x4c>)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	0112      	lsls	r2, r2, #4
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	440b      	add	r3, r1
 800162c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001630:	e00a      	b.n	8001648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4908      	ldr	r1, [pc, #32]	@ (8001658 <__NVIC_SetPriority+0x50>)
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	f003 030f 	and.w	r3, r3, #15
 800163e:	3b04      	subs	r3, #4
 8001640:	0112      	lsls	r2, r2, #4
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	440b      	add	r3, r1
 8001646:	761a      	strb	r2, [r3, #24]
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	e000e100 	.word	0xe000e100
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165c:	b480      	push	{r7}
 800165e:	b089      	sub	sp, #36	@ 0x24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f1c3 0307 	rsb	r3, r3, #7
 8001676:	2b04      	cmp	r3, #4
 8001678:	bf28      	it	cs
 800167a:	2304      	movcs	r3, #4
 800167c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	3304      	adds	r3, #4
 8001682:	2b06      	cmp	r3, #6
 8001684:	d902      	bls.n	800168c <NVIC_EncodePriority+0x30>
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3b03      	subs	r3, #3
 800168a:	e000      	b.n	800168e <NVIC_EncodePriority+0x32>
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	f04f 32ff 	mov.w	r2, #4294967295
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43da      	mvns	r2, r3
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	401a      	ands	r2, r3
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a4:	f04f 31ff 	mov.w	r1, #4294967295
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43d9      	mvns	r1, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	4313      	orrs	r3, r2
         );
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3724      	adds	r7, #36	@ 0x24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016d4:	d301      	bcc.n	80016da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016d6:	2301      	movs	r3, #1
 80016d8:	e00f      	b.n	80016fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016da:	4a0a      	ldr	r2, [pc, #40]	@ (8001704 <SysTick_Config+0x40>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e2:	210f      	movs	r1, #15
 80016e4:	f04f 30ff 	mov.w	r0, #4294967295
 80016e8:	f7ff ff8e 	bl	8001608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016ec:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <SysTick_Config+0x40>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f2:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <SysTick_Config+0x40>)
 80016f4:	2207      	movs	r2, #7
 80016f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	e000e010 	.word	0xe000e010

08001708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff ff29 	bl	8001568 <__NVIC_SetPriorityGrouping>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800171e:	b580      	push	{r7, lr}
 8001720:	b086      	sub	sp, #24
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001730:	f7ff ff3e 	bl	80015b0 <__NVIC_GetPriorityGrouping>
 8001734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	68b9      	ldr	r1, [r7, #8]
 800173a:	6978      	ldr	r0, [r7, #20]
 800173c:	f7ff ff8e 	bl	800165c <NVIC_EncodePriority>
 8001740:	4602      	mov	r2, r0
 8001742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001746:	4611      	mov	r1, r2
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff5d 	bl	8001608 <__NVIC_SetPriority>
}
 800174e:	bf00      	nop
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff31 	bl	80015cc <__NVIC_EnableIRQ>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff ffa2 	bl	80016c4 <SysTick_Config>
 8001780:	4603      	mov	r3, r0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2b04      	cmp	r3, #4
 8001798:	d106      	bne.n	80017a8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800179a:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a08      	ldr	r2, [pc, #32]	@ (80017c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80017a6:	e005      	b.n	80017b4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80017a8:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a04      	ldr	r2, [pc, #16]	@ (80017c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80017ae:	f023 0304 	bic.w	r3, r3, #4
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000e010 	.word	0xe000e010

080017c4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80017c8:	f000 f802 	bl	80017d0 <HAL_SYSTICK_Callback>
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr

080017de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b084      	sub	sp, #16
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80017ec:	f7ff fa54 	bl	8000c98 <HAL_GetTick>
 80017f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d008      	beq.n	8001810 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2280      	movs	r2, #128	@ 0x80
 8001802:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e052      	b.n	80018b6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f022 0216 	bic.w	r2, r2, #22
 800181e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	695a      	ldr	r2, [r3, #20]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800182e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	2b00      	cmp	r3, #0
 8001836:	d103      	bne.n	8001840 <HAL_DMA_Abort+0x62>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800183c:	2b00      	cmp	r3, #0
 800183e:	d007      	beq.n	8001850 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f022 0208 	bic.w	r2, r2, #8
 800184e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f022 0201 	bic.w	r2, r2, #1
 800185e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001860:	e013      	b.n	800188a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001862:	f7ff fa19 	bl	8000c98 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b05      	cmp	r3, #5
 800186e:	d90c      	bls.n	800188a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2220      	movs	r2, #32
 8001874:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2203      	movs	r2, #3
 800187a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e015      	b.n	80018b6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1e4      	bne.n	8001862 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800189c:	223f      	movs	r2, #63	@ 0x3f
 800189e:	409a      	lsls	r2, r3
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d004      	beq.n	80018dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2280      	movs	r2, #128	@ 0x80
 80018d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e00c      	b.n	80018f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2205      	movs	r2, #5
 80018e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0201 	bic.w	r2, r2, #1
 80018f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
	...

08001904 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001904:	b480      	push	{r7}
 8001906:	b089      	sub	sp, #36	@ 0x24
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001916:	2300      	movs	r3, #0
 8001918:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800191a:	2300      	movs	r3, #0
 800191c:	61fb      	str	r3, [r7, #28]
 800191e:	e16b      	b.n	8001bf8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001920:	2201      	movs	r2, #1
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	4013      	ands	r3, r2
 8001932:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	429a      	cmp	r2, r3
 800193a:	f040 815a 	bne.w	8001bf2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f003 0303 	and.w	r3, r3, #3
 8001946:	2b01      	cmp	r3, #1
 8001948:	d005      	beq.n	8001956 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001952:	2b02      	cmp	r3, #2
 8001954:	d130      	bne.n	80019b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	2203      	movs	r2, #3
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	43db      	mvns	r3, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4013      	ands	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	68da      	ldr	r2, [r3, #12]
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	4313      	orrs	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800198c:	2201      	movs	r2, #1
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	43db      	mvns	r3, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	4013      	ands	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	091b      	lsrs	r3, r3, #4
 80019a2:	f003 0201 	and.w	r2, r3, #1
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f003 0303 	and.w	r3, r3, #3
 80019c0:	2b03      	cmp	r3, #3
 80019c2:	d017      	beq.n	80019f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	2203      	movs	r2, #3
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	43db      	mvns	r3, r3
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	4013      	ands	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 0303 	and.w	r3, r3, #3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d123      	bne.n	8001a48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	08da      	lsrs	r2, r3, #3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3208      	adds	r2, #8
 8001a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	f003 0307 	and.w	r3, r3, #7
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	220f      	movs	r2, #15
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	4013      	ands	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	691a      	ldr	r2, [r3, #16]
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f003 0307 	and.w	r3, r3, #7
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	08da      	lsrs	r2, r3, #3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3208      	adds	r2, #8
 8001a42:	69b9      	ldr	r1, [r7, #24]
 8001a44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	2203      	movs	r2, #3
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 0203 	and.w	r2, r3, #3
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f000 80b4 	beq.w	8001bf2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	4b60      	ldr	r3, [pc, #384]	@ (8001c10 <HAL_GPIO_Init+0x30c>)
 8001a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a92:	4a5f      	ldr	r2, [pc, #380]	@ (8001c10 <HAL_GPIO_Init+0x30c>)
 8001a94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a9a:	4b5d      	ldr	r3, [pc, #372]	@ (8001c10 <HAL_GPIO_Init+0x30c>)
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001aa6:	4a5b      	ldr	r2, [pc, #364]	@ (8001c14 <HAL_GPIO_Init+0x310>)
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	089b      	lsrs	r3, r3, #2
 8001aac:	3302      	adds	r3, #2
 8001aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	220f      	movs	r2, #15
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	43db      	mvns	r3, r3
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a52      	ldr	r2, [pc, #328]	@ (8001c18 <HAL_GPIO_Init+0x314>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d02b      	beq.n	8001b2a <HAL_GPIO_Init+0x226>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a51      	ldr	r2, [pc, #324]	@ (8001c1c <HAL_GPIO_Init+0x318>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d025      	beq.n	8001b26 <HAL_GPIO_Init+0x222>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a50      	ldr	r2, [pc, #320]	@ (8001c20 <HAL_GPIO_Init+0x31c>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d01f      	beq.n	8001b22 <HAL_GPIO_Init+0x21e>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a4f      	ldr	r2, [pc, #316]	@ (8001c24 <HAL_GPIO_Init+0x320>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d019      	beq.n	8001b1e <HAL_GPIO_Init+0x21a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a4e      	ldr	r2, [pc, #312]	@ (8001c28 <HAL_GPIO_Init+0x324>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d013      	beq.n	8001b1a <HAL_GPIO_Init+0x216>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a4d      	ldr	r2, [pc, #308]	@ (8001c2c <HAL_GPIO_Init+0x328>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d00d      	beq.n	8001b16 <HAL_GPIO_Init+0x212>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a4c      	ldr	r2, [pc, #304]	@ (8001c30 <HAL_GPIO_Init+0x32c>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d007      	beq.n	8001b12 <HAL_GPIO_Init+0x20e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a4b      	ldr	r2, [pc, #300]	@ (8001c34 <HAL_GPIO_Init+0x330>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d101      	bne.n	8001b0e <HAL_GPIO_Init+0x20a>
 8001b0a:	2307      	movs	r3, #7
 8001b0c:	e00e      	b.n	8001b2c <HAL_GPIO_Init+0x228>
 8001b0e:	2308      	movs	r3, #8
 8001b10:	e00c      	b.n	8001b2c <HAL_GPIO_Init+0x228>
 8001b12:	2306      	movs	r3, #6
 8001b14:	e00a      	b.n	8001b2c <HAL_GPIO_Init+0x228>
 8001b16:	2305      	movs	r3, #5
 8001b18:	e008      	b.n	8001b2c <HAL_GPIO_Init+0x228>
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	e006      	b.n	8001b2c <HAL_GPIO_Init+0x228>
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e004      	b.n	8001b2c <HAL_GPIO_Init+0x228>
 8001b22:	2302      	movs	r3, #2
 8001b24:	e002      	b.n	8001b2c <HAL_GPIO_Init+0x228>
 8001b26:	2301      	movs	r3, #1
 8001b28:	e000      	b.n	8001b2c <HAL_GPIO_Init+0x228>
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	69fa      	ldr	r2, [r7, #28]
 8001b2e:	f002 0203 	and.w	r2, r2, #3
 8001b32:	0092      	lsls	r2, r2, #2
 8001b34:	4093      	lsls	r3, r2
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b3c:	4935      	ldr	r1, [pc, #212]	@ (8001c14 <HAL_GPIO_Init+0x310>)
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	089b      	lsrs	r3, r3, #2
 8001b42:	3302      	adds	r3, #2
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c38 <HAL_GPIO_Init+0x334>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	43db      	mvns	r3, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4013      	ands	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b6e:	4a32      	ldr	r2, [pc, #200]	@ (8001c38 <HAL_GPIO_Init+0x334>)
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b74:	4b30      	ldr	r3, [pc, #192]	@ (8001c38 <HAL_GPIO_Init+0x334>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	4013      	ands	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b98:	4a27      	ldr	r2, [pc, #156]	@ (8001c38 <HAL_GPIO_Init+0x334>)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b9e:	4b26      	ldr	r3, [pc, #152]	@ (8001c38 <HAL_GPIO_Init+0x334>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	4013      	ands	r3, r2
 8001bac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bc2:	4a1d      	ldr	r2, [pc, #116]	@ (8001c38 <HAL_GPIO_Init+0x334>)
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c38 <HAL_GPIO_Init+0x334>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d003      	beq.n	8001bec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bec:	4a12      	ldr	r2, [pc, #72]	@ (8001c38 <HAL_GPIO_Init+0x334>)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	61fb      	str	r3, [r7, #28]
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	2b0f      	cmp	r3, #15
 8001bfc:	f67f ae90 	bls.w	8001920 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c00:	bf00      	nop
 8001c02:	bf00      	nop
 8001c04:	3724      	adds	r7, #36	@ 0x24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40023800 	.word	0x40023800
 8001c14:	40013800 	.word	0x40013800
 8001c18:	40020000 	.word	0x40020000
 8001c1c:	40020400 	.word	0x40020400
 8001c20:	40020800 	.word	0x40020800
 8001c24:	40020c00 	.word	0x40020c00
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	40021400 	.word	0x40021400
 8001c30:	40021800 	.word	0x40021800
 8001c34:	40021c00 	.word	0x40021c00
 8001c38:	40013c00 	.word	0x40013c00

08001c3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e267      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d075      	beq.n	8001d46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c5a:	4b88      	ldr	r3, [pc, #544]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	d00c      	beq.n	8001c80 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c66:	4b85      	ldr	r3, [pc, #532]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c6e:	2b08      	cmp	r3, #8
 8001c70:	d112      	bne.n	8001c98 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c72:	4b82      	ldr	r3, [pc, #520]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c7e:	d10b      	bne.n	8001c98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c80:	4b7e      	ldr	r3, [pc, #504]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d05b      	beq.n	8001d44 <HAL_RCC_OscConfig+0x108>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d157      	bne.n	8001d44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e242      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ca0:	d106      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x74>
 8001ca2:	4b76      	ldr	r3, [pc, #472]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a75      	ldr	r2, [pc, #468]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cac:	6013      	str	r3, [r2, #0]
 8001cae:	e01d      	b.n	8001cec <HAL_RCC_OscConfig+0xb0>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cb8:	d10c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x98>
 8001cba:	4b70      	ldr	r3, [pc, #448]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a6f      	ldr	r2, [pc, #444]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cc4:	6013      	str	r3, [r2, #0]
 8001cc6:	4b6d      	ldr	r3, [pc, #436]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a6c      	ldr	r2, [pc, #432]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ccc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cd0:	6013      	str	r3, [r2, #0]
 8001cd2:	e00b      	b.n	8001cec <HAL_RCC_OscConfig+0xb0>
 8001cd4:	4b69      	ldr	r3, [pc, #420]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a68      	ldr	r2, [pc, #416]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001cda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cde:	6013      	str	r3, [r2, #0]
 8001ce0:	4b66      	ldr	r3, [pc, #408]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a65      	ldr	r2, [pc, #404]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001ce6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d013      	beq.n	8001d1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf4:	f7fe ffd0 	bl	8000c98 <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cfc:	f7fe ffcc 	bl	8000c98 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b64      	cmp	r3, #100	@ 0x64
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e207      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d0e:	4b5b      	ldr	r3, [pc, #364]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f0      	beq.n	8001cfc <HAL_RCC_OscConfig+0xc0>
 8001d1a:	e014      	b.n	8001d46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1c:	f7fe ffbc 	bl	8000c98 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d24:	f7fe ffb8 	bl	8000c98 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b64      	cmp	r3, #100	@ 0x64
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e1f3      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d36:	4b51      	ldr	r3, [pc, #324]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f0      	bne.n	8001d24 <HAL_RCC_OscConfig+0xe8>
 8001d42:	e000      	b.n	8001d46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d063      	beq.n	8001e1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d52:	4b4a      	ldr	r3, [pc, #296]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 030c 	and.w	r3, r3, #12
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00b      	beq.n	8001d76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d5e:	4b47      	ldr	r3, [pc, #284]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d66:	2b08      	cmp	r3, #8
 8001d68:	d11c      	bne.n	8001da4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d6a:	4b44      	ldr	r3, [pc, #272]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d116      	bne.n	8001da4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d76:	4b41      	ldr	r3, [pc, #260]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d005      	beq.n	8001d8e <HAL_RCC_OscConfig+0x152>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d001      	beq.n	8001d8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e1c7      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d8e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	4937      	ldr	r1, [pc, #220]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001da2:	e03a      	b.n	8001e1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d020      	beq.n	8001dee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dac:	4b34      	ldr	r3, [pc, #208]	@ (8001e80 <HAL_RCC_OscConfig+0x244>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db2:	f7fe ff71 	bl	8000c98 <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dba:	f7fe ff6d 	bl	8000c98 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e1a8      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0f0      	beq.n	8001dba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd8:	4b28      	ldr	r3, [pc, #160]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	4925      	ldr	r1, [pc, #148]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	600b      	str	r3, [r1, #0]
 8001dec:	e015      	b.n	8001e1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dee:	4b24      	ldr	r3, [pc, #144]	@ (8001e80 <HAL_RCC_OscConfig+0x244>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df4:	f7fe ff50 	bl	8000c98 <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dfc:	f7fe ff4c 	bl	8000c98 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e187      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1f0      	bne.n	8001dfc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0308 	and.w	r3, r3, #8
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d036      	beq.n	8001e94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d016      	beq.n	8001e5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e2e:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <HAL_RCC_OscConfig+0x248>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e34:	f7fe ff30 	bl	8000c98 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e3c:	f7fe ff2c 	bl	8000c98 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e167      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <HAL_RCC_OscConfig+0x240>)
 8001e50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0x200>
 8001e5a:	e01b      	b.n	8001e94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e5c:	4b09      	ldr	r3, [pc, #36]	@ (8001e84 <HAL_RCC_OscConfig+0x248>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e62:	f7fe ff19 	bl	8000c98 <HAL_GetTick>
 8001e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e68:	e00e      	b.n	8001e88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e6a:	f7fe ff15 	bl	8000c98 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d907      	bls.n	8001e88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e150      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	42470000 	.word	0x42470000
 8001e84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e88:	4b88      	ldr	r3, [pc, #544]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001e8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1ea      	bne.n	8001e6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 8097 	beq.w	8001fd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea6:	4b81      	ldr	r3, [pc, #516]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10f      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	4b7d      	ldr	r3, [pc, #500]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eba:	4a7c      	ldr	r2, [pc, #496]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001ebc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ec0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ec2:	4b7a      	ldr	r3, [pc, #488]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eca:	60bb      	str	r3, [r7, #8]
 8001ecc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed2:	4b77      	ldr	r3, [pc, #476]	@ (80020b0 <HAL_RCC_OscConfig+0x474>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d118      	bne.n	8001f10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ede:	4b74      	ldr	r3, [pc, #464]	@ (80020b0 <HAL_RCC_OscConfig+0x474>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a73      	ldr	r2, [pc, #460]	@ (80020b0 <HAL_RCC_OscConfig+0x474>)
 8001ee4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ee8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eea:	f7fe fed5 	bl	8000c98 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef0:	e008      	b.n	8001f04 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ef2:	f7fe fed1 	bl	8000c98 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e10c      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f04:	4b6a      	ldr	r3, [pc, #424]	@ (80020b0 <HAL_RCC_OscConfig+0x474>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d0f0      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d106      	bne.n	8001f26 <HAL_RCC_OscConfig+0x2ea>
 8001f18:	4b64      	ldr	r3, [pc, #400]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f1c:	4a63      	ldr	r2, [pc, #396]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f1e:	f043 0301 	orr.w	r3, r3, #1
 8001f22:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f24:	e01c      	b.n	8001f60 <HAL_RCC_OscConfig+0x324>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	2b05      	cmp	r3, #5
 8001f2c:	d10c      	bne.n	8001f48 <HAL_RCC_OscConfig+0x30c>
 8001f2e:	4b5f      	ldr	r3, [pc, #380]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f32:	4a5e      	ldr	r2, [pc, #376]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f34:	f043 0304 	orr.w	r3, r3, #4
 8001f38:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f3a:	4b5c      	ldr	r3, [pc, #368]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f3e:	4a5b      	ldr	r2, [pc, #364]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f46:	e00b      	b.n	8001f60 <HAL_RCC_OscConfig+0x324>
 8001f48:	4b58      	ldr	r3, [pc, #352]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f4c:	4a57      	ldr	r2, [pc, #348]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f4e:	f023 0301 	bic.w	r3, r3, #1
 8001f52:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f54:	4b55      	ldr	r3, [pc, #340]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f58:	4a54      	ldr	r2, [pc, #336]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f5a:	f023 0304 	bic.w	r3, r3, #4
 8001f5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d015      	beq.n	8001f94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f68:	f7fe fe96 	bl	8000c98 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f6e:	e00a      	b.n	8001f86 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f70:	f7fe fe92 	bl	8000c98 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e0cb      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f86:	4b49      	ldr	r3, [pc, #292]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0ee      	beq.n	8001f70 <HAL_RCC_OscConfig+0x334>
 8001f92:	e014      	b.n	8001fbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f94:	f7fe fe80 	bl	8000c98 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f9a:	e00a      	b.n	8001fb2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f9c:	f7fe fe7c 	bl	8000c98 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e0b5      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fb2:	4b3e      	ldr	r3, [pc, #248]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1ee      	bne.n	8001f9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fbe:	7dfb      	ldrb	r3, [r7, #23]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d105      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fc4:	4b39      	ldr	r3, [pc, #228]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc8:	4a38      	ldr	r2, [pc, #224]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001fca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 80a1 	beq.w	800211c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fda:	4b34      	ldr	r3, [pc, #208]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d05c      	beq.n	80020a0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d141      	bne.n	8002072 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fee:	4b31      	ldr	r3, [pc, #196]	@ (80020b4 <HAL_RCC_OscConfig+0x478>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff4:	f7fe fe50 	bl	8000c98 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ffc:	f7fe fe4c 	bl	8000c98 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e087      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800200e:	4b27      	ldr	r3, [pc, #156]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69da      	ldr	r2, [r3, #28]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	431a      	orrs	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002028:	019b      	lsls	r3, r3, #6
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002030:	085b      	lsrs	r3, r3, #1
 8002032:	3b01      	subs	r3, #1
 8002034:	041b      	lsls	r3, r3, #16
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203c:	061b      	lsls	r3, r3, #24
 800203e:	491b      	ldr	r1, [pc, #108]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8002040:	4313      	orrs	r3, r2
 8002042:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002044:	4b1b      	ldr	r3, [pc, #108]	@ (80020b4 <HAL_RCC_OscConfig+0x478>)
 8002046:	2201      	movs	r2, #1
 8002048:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204a:	f7fe fe25 	bl	8000c98 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002052:	f7fe fe21 	bl	8000c98 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e05c      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0x416>
 8002070:	e054      	b.n	800211c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002072:	4b10      	ldr	r3, [pc, #64]	@ (80020b4 <HAL_RCC_OscConfig+0x478>)
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002078:	f7fe fe0e 	bl	8000c98 <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002080:	f7fe fe0a 	bl	8000c98 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e045      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002092:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <HAL_RCC_OscConfig+0x470>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1f0      	bne.n	8002080 <HAL_RCC_OscConfig+0x444>
 800209e:	e03d      	b.n	800211c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d107      	bne.n	80020b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e038      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
 80020ac:	40023800 	.word	0x40023800
 80020b0:	40007000 	.word	0x40007000
 80020b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002128 <HAL_RCC_OscConfig+0x4ec>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d028      	beq.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d121      	bne.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020de:	429a      	cmp	r2, r3
 80020e0:	d11a      	bne.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020e2:	68fa      	ldr	r2, [r7, #12]
 80020e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80020e8:	4013      	ands	r3, r2
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d111      	bne.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fe:	085b      	lsrs	r3, r3, #1
 8002100:	3b01      	subs	r3, #1
 8002102:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002104:	429a      	cmp	r2, r3
 8002106:	d107      	bne.n	8002118 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002112:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40023800 	.word	0x40023800

0800212c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d101      	bne.n	8002140 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0cc      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002140:	4b68      	ldr	r3, [pc, #416]	@ (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	429a      	cmp	r2, r3
 800214c:	d90c      	bls.n	8002168 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800214e:	4b65      	ldr	r3, [pc, #404]	@ (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002156:	4b63      	ldr	r3, [pc, #396]	@ (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d001      	beq.n	8002168 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e0b8      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d020      	beq.n	80021b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b00      	cmp	r3, #0
 800217e:	d005      	beq.n	800218c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002180:	4b59      	ldr	r3, [pc, #356]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	4a58      	ldr	r2, [pc, #352]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002186:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800218a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	2b00      	cmp	r3, #0
 8002196:	d005      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002198:	4b53      	ldr	r3, [pc, #332]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	4a52      	ldr	r2, [pc, #328]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800219e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021a4:	4b50      	ldr	r3, [pc, #320]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	494d      	ldr	r1, [pc, #308]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d044      	beq.n	800224c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d107      	bne.n	80021da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ca:	4b47      	ldr	r3, [pc, #284]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d119      	bne.n	800220a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e07f      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d003      	beq.n	80021ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021e6:	2b03      	cmp	r3, #3
 80021e8:	d107      	bne.n	80021fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ea:	4b3f      	ldr	r3, [pc, #252]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d109      	bne.n	800220a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e06f      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021fa:	4b3b      	ldr	r3, [pc, #236]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e067      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800220a:	4b37      	ldr	r3, [pc, #220]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f023 0203 	bic.w	r2, r3, #3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	4934      	ldr	r1, [pc, #208]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002218:	4313      	orrs	r3, r2
 800221a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800221c:	f7fe fd3c 	bl	8000c98 <HAL_GetTick>
 8002220:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002222:	e00a      	b.n	800223a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002224:	f7fe fd38 	bl	8000c98 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002232:	4293      	cmp	r3, r2
 8002234:	d901      	bls.n	800223a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e04f      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800223a:	4b2b      	ldr	r3, [pc, #172]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 020c 	and.w	r2, r3, #12
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	429a      	cmp	r2, r3
 800224a:	d1eb      	bne.n	8002224 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800224c:	4b25      	ldr	r3, [pc, #148]	@ (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d20c      	bcs.n	8002274 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800225a:	4b22      	ldr	r3, [pc, #136]	@ (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	b2d2      	uxtb	r2, r2
 8002260:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002262:	4b20      	ldr	r3, [pc, #128]	@ (80022e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	429a      	cmp	r2, r3
 800226e:	d001      	beq.n	8002274 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e032      	b.n	80022da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d008      	beq.n	8002292 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002280:	4b19      	ldr	r3, [pc, #100]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	4916      	ldr	r1, [pc, #88]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 800228e:	4313      	orrs	r3, r2
 8002290:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800229e:	4b12      	ldr	r3, [pc, #72]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	490e      	ldr	r1, [pc, #56]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022b2:	f000 f821 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 80022b6:	4602      	mov	r2, r0
 80022b8:	4b0b      	ldr	r3, [pc, #44]	@ (80022e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	f003 030f 	and.w	r3, r3, #15
 80022c2:	490a      	ldr	r1, [pc, #40]	@ (80022ec <HAL_RCC_ClockConfig+0x1c0>)
 80022c4:	5ccb      	ldrb	r3, [r1, r3]
 80022c6:	fa22 f303 	lsr.w	r3, r2, r3
 80022ca:	4a09      	ldr	r2, [pc, #36]	@ (80022f0 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80022ce:	4b09      	ldr	r3, [pc, #36]	@ (80022f4 <HAL_RCC_ClockConfig+0x1c8>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe fc9c 	bl	8000c10 <HAL_InitTick>

  return HAL_OK;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40023c00 	.word	0x40023c00
 80022e8:	40023800 	.word	0x40023800
 80022ec:	08003f1c 	.word	0x08003f1c
 80022f0:	20000000 	.word	0x20000000
 80022f4:	20000004 	.word	0x20000004

080022f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022fc:	b094      	sub	sp, #80	@ 0x50
 80022fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002308:	2300      	movs	r3, #0
 800230a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002310:	4b79      	ldr	r3, [pc, #484]	@ (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 030c 	and.w	r3, r3, #12
 8002318:	2b08      	cmp	r3, #8
 800231a:	d00d      	beq.n	8002338 <HAL_RCC_GetSysClockFreq+0x40>
 800231c:	2b08      	cmp	r3, #8
 800231e:	f200 80e1 	bhi.w	80024e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002322:	2b00      	cmp	r3, #0
 8002324:	d002      	beq.n	800232c <HAL_RCC_GetSysClockFreq+0x34>
 8002326:	2b04      	cmp	r3, #4
 8002328:	d003      	beq.n	8002332 <HAL_RCC_GetSysClockFreq+0x3a>
 800232a:	e0db      	b.n	80024e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800232c:	4b73      	ldr	r3, [pc, #460]	@ (80024fc <HAL_RCC_GetSysClockFreq+0x204>)
 800232e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002330:	e0db      	b.n	80024ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002332:	4b73      	ldr	r3, [pc, #460]	@ (8002500 <HAL_RCC_GetSysClockFreq+0x208>)
 8002334:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002336:	e0d8      	b.n	80024ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002338:	4b6f      	ldr	r3, [pc, #444]	@ (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002340:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002342:	4b6d      	ldr	r3, [pc, #436]	@ (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d063      	beq.n	8002416 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800234e:	4b6a      	ldr	r3, [pc, #424]	@ (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	099b      	lsrs	r3, r3, #6
 8002354:	2200      	movs	r2, #0
 8002356:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002358:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800235a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800235c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002360:	633b      	str	r3, [r7, #48]	@ 0x30
 8002362:	2300      	movs	r3, #0
 8002364:	637b      	str	r3, [r7, #52]	@ 0x34
 8002366:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800236a:	4622      	mov	r2, r4
 800236c:	462b      	mov	r3, r5
 800236e:	f04f 0000 	mov.w	r0, #0
 8002372:	f04f 0100 	mov.w	r1, #0
 8002376:	0159      	lsls	r1, r3, #5
 8002378:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800237c:	0150      	lsls	r0, r2, #5
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	4621      	mov	r1, r4
 8002384:	1a51      	subs	r1, r2, r1
 8002386:	6139      	str	r1, [r7, #16]
 8002388:	4629      	mov	r1, r5
 800238a:	eb63 0301 	sbc.w	r3, r3, r1
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	f04f 0200 	mov.w	r2, #0
 8002394:	f04f 0300 	mov.w	r3, #0
 8002398:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800239c:	4659      	mov	r1, fp
 800239e:	018b      	lsls	r3, r1, #6
 80023a0:	4651      	mov	r1, sl
 80023a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023a6:	4651      	mov	r1, sl
 80023a8:	018a      	lsls	r2, r1, #6
 80023aa:	4651      	mov	r1, sl
 80023ac:	ebb2 0801 	subs.w	r8, r2, r1
 80023b0:	4659      	mov	r1, fp
 80023b2:	eb63 0901 	sbc.w	r9, r3, r1
 80023b6:	f04f 0200 	mov.w	r2, #0
 80023ba:	f04f 0300 	mov.w	r3, #0
 80023be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023ca:	4690      	mov	r8, r2
 80023cc:	4699      	mov	r9, r3
 80023ce:	4623      	mov	r3, r4
 80023d0:	eb18 0303 	adds.w	r3, r8, r3
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	462b      	mov	r3, r5
 80023d8:	eb49 0303 	adc.w	r3, r9, r3
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	f04f 0200 	mov.w	r2, #0
 80023e2:	f04f 0300 	mov.w	r3, #0
 80023e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023ea:	4629      	mov	r1, r5
 80023ec:	024b      	lsls	r3, r1, #9
 80023ee:	4621      	mov	r1, r4
 80023f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023f4:	4621      	mov	r1, r4
 80023f6:	024a      	lsls	r2, r1, #9
 80023f8:	4610      	mov	r0, r2
 80023fa:	4619      	mov	r1, r3
 80023fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023fe:	2200      	movs	r2, #0
 8002400:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002402:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002404:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002408:	f7fd ff3a 	bl	8000280 <__aeabi_uldivmod>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	4613      	mov	r3, r2
 8002412:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002414:	e058      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002416:	4b38      	ldr	r3, [pc, #224]	@ (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	099b      	lsrs	r3, r3, #6
 800241c:	2200      	movs	r2, #0
 800241e:	4618      	mov	r0, r3
 8002420:	4611      	mov	r1, r2
 8002422:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002426:	623b      	str	r3, [r7, #32]
 8002428:	2300      	movs	r3, #0
 800242a:	627b      	str	r3, [r7, #36]	@ 0x24
 800242c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002430:	4642      	mov	r2, r8
 8002432:	464b      	mov	r3, r9
 8002434:	f04f 0000 	mov.w	r0, #0
 8002438:	f04f 0100 	mov.w	r1, #0
 800243c:	0159      	lsls	r1, r3, #5
 800243e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002442:	0150      	lsls	r0, r2, #5
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4641      	mov	r1, r8
 800244a:	ebb2 0a01 	subs.w	sl, r2, r1
 800244e:	4649      	mov	r1, r9
 8002450:	eb63 0b01 	sbc.w	fp, r3, r1
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	f04f 0300 	mov.w	r3, #0
 800245c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002460:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002464:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002468:	ebb2 040a 	subs.w	r4, r2, sl
 800246c:	eb63 050b 	sbc.w	r5, r3, fp
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	f04f 0300 	mov.w	r3, #0
 8002478:	00eb      	lsls	r3, r5, #3
 800247a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800247e:	00e2      	lsls	r2, r4, #3
 8002480:	4614      	mov	r4, r2
 8002482:	461d      	mov	r5, r3
 8002484:	4643      	mov	r3, r8
 8002486:	18e3      	adds	r3, r4, r3
 8002488:	603b      	str	r3, [r7, #0]
 800248a:	464b      	mov	r3, r9
 800248c:	eb45 0303 	adc.w	r3, r5, r3
 8002490:	607b      	str	r3, [r7, #4]
 8002492:	f04f 0200 	mov.w	r2, #0
 8002496:	f04f 0300 	mov.w	r3, #0
 800249a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800249e:	4629      	mov	r1, r5
 80024a0:	028b      	lsls	r3, r1, #10
 80024a2:	4621      	mov	r1, r4
 80024a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024a8:	4621      	mov	r1, r4
 80024aa:	028a      	lsls	r2, r1, #10
 80024ac:	4610      	mov	r0, r2
 80024ae:	4619      	mov	r1, r3
 80024b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024b2:	2200      	movs	r2, #0
 80024b4:	61bb      	str	r3, [r7, #24]
 80024b6:	61fa      	str	r2, [r7, #28]
 80024b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024bc:	f7fd fee0 	bl	8000280 <__aeabi_uldivmod>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4613      	mov	r3, r2
 80024c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80024c8:	4b0b      	ldr	r3, [pc, #44]	@ (80024f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	0c1b      	lsrs	r3, r3, #16
 80024ce:	f003 0303 	and.w	r3, r3, #3
 80024d2:	3301      	adds	r3, #1
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80024d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024e2:	e002      	b.n	80024ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024e4:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <HAL_RCC_GetSysClockFreq+0x204>)
 80024e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3750      	adds	r7, #80	@ 0x50
 80024f0:	46bd      	mov	sp, r7
 80024f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024f6:	bf00      	nop
 80024f8:	40023800 	.word	0x40023800
 80024fc:	00f42400 	.word	0x00f42400
 8002500:	007a1200 	.word	0x007a1200

08002504 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002508:	4b03      	ldr	r3, [pc, #12]	@ (8002518 <HAL_RCC_GetHCLKFreq+0x14>)
 800250a:	681b      	ldr	r3, [r3, #0]
}
 800250c:	4618      	mov	r0, r3
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	20000000 	.word	0x20000000

0800251c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002520:	f7ff fff0 	bl	8002504 <HAL_RCC_GetHCLKFreq>
 8002524:	4602      	mov	r2, r0
 8002526:	4b05      	ldr	r3, [pc, #20]	@ (800253c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	0a9b      	lsrs	r3, r3, #10
 800252c:	f003 0307 	and.w	r3, r3, #7
 8002530:	4903      	ldr	r1, [pc, #12]	@ (8002540 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002532:	5ccb      	ldrb	r3, [r1, r3]
 8002534:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002538:	4618      	mov	r0, r3
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40023800 	.word	0x40023800
 8002540:	08003f2c 	.word	0x08003f2c

08002544 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002548:	f7ff ffdc 	bl	8002504 <HAL_RCC_GetHCLKFreq>
 800254c:	4602      	mov	r2, r0
 800254e:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	0b5b      	lsrs	r3, r3, #13
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	4903      	ldr	r1, [pc, #12]	@ (8002568 <HAL_RCC_GetPCLK2Freq+0x24>)
 800255a:	5ccb      	ldrb	r3, [r1, r3]
 800255c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002560:	4618      	mov	r0, r3
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40023800 	.word	0x40023800
 8002568:	08003f2c 	.word	0x08003f2c

0800256c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e042      	b.n	8002604 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b00      	cmp	r3, #0
 8002588:	d106      	bne.n	8002598 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7fe fa30 	bl	80009f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2224      	movs	r2, #36	@ 0x24
 800259c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80025ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f000 fd7f 	bl	80030b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	695a      	ldr	r2, [r3, #20]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68da      	ldr	r2, [r3, #12]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2220      	movs	r2, #32
 80025f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2220      	movs	r2, #32
 80025f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b08a      	sub	sp, #40	@ 0x28
 8002610:	af02      	add	r7, sp, #8
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	603b      	str	r3, [r7, #0]
 8002618:	4613      	mov	r3, r2
 800261a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002626:	b2db      	uxtb	r3, r3
 8002628:	2b20      	cmp	r3, #32
 800262a:	d175      	bne.n	8002718 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <HAL_UART_Transmit+0x2c>
 8002632:	88fb      	ldrh	r3, [r7, #6]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e06e      	b.n	800271a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2221      	movs	r2, #33	@ 0x21
 8002646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800264a:	f7fe fb25 	bl	8000c98 <HAL_GetTick>
 800264e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	88fa      	ldrh	r2, [r7, #6]
 8002654:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	88fa      	ldrh	r2, [r7, #6]
 800265a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002664:	d108      	bne.n	8002678 <HAL_UART_Transmit+0x6c>
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d104      	bne.n	8002678 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800266e:	2300      	movs	r3, #0
 8002670:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	61bb      	str	r3, [r7, #24]
 8002676:	e003      	b.n	8002680 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800267c:	2300      	movs	r3, #0
 800267e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002680:	e02e      	b.n	80026e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2200      	movs	r2, #0
 800268a:	2180      	movs	r1, #128	@ 0x80
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 fb1d 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2220      	movs	r2, #32
 800269c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e03a      	b.n	800271a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10b      	bne.n	80026c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	881b      	ldrh	r3, [r3, #0]
 80026ae:	461a      	mov	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	3302      	adds	r3, #2
 80026be:	61bb      	str	r3, [r7, #24]
 80026c0:	e007      	b.n	80026d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	781a      	ldrb	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	3301      	adds	r3, #1
 80026d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	3b01      	subs	r3, #1
 80026da:	b29a      	uxth	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1cb      	bne.n	8002682 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	9300      	str	r3, [sp, #0]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2200      	movs	r2, #0
 80026f2:	2140      	movs	r1, #64	@ 0x40
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f000 fae9 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d005      	beq.n	800270c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e006      	b.n	800271a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2220      	movs	r2, #32
 8002710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002714:	2300      	movs	r3, #0
 8002716:	e000      	b.n	800271a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002718:	2302      	movs	r3, #2
  }
}
 800271a:	4618      	mov	r0, r3
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b0ba      	sub	sp, #232	@ 0xe8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800274a:	2300      	movs	r3, #0
 800274c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002750:	2300      	movs	r3, #0
 8002752:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002762:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10f      	bne.n	800278a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800276a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800276e:	f003 0320 	and.w	r3, r3, #32
 8002772:	2b00      	cmp	r3, #0
 8002774:	d009      	beq.n	800278a <HAL_UART_IRQHandler+0x66>
 8002776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800277a:	f003 0320 	and.w	r3, r3, #32
 800277e:	2b00      	cmp	r3, #0
 8002780:	d003      	beq.n	800278a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 fbd7 	bl	8002f36 <UART_Receive_IT>
      return;
 8002788:	e273      	b.n	8002c72 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800278a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800278e:	2b00      	cmp	r3, #0
 8002790:	f000 80de 	beq.w	8002950 <HAL_UART_IRQHandler+0x22c>
 8002794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002798:	f003 0301 	and.w	r3, r3, #1
 800279c:	2b00      	cmp	r3, #0
 800279e:	d106      	bne.n	80027ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027a4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 80d1 	beq.w	8002950 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00b      	beq.n	80027d2 <HAL_UART_IRQHandler+0xae>
 80027ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d005      	beq.n	80027d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ca:	f043 0201 	orr.w	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027d6:	f003 0304 	and.w	r3, r3, #4
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00b      	beq.n	80027f6 <HAL_UART_IRQHandler+0xd2>
 80027de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d005      	beq.n	80027f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ee:	f043 0202 	orr.w	r2, r3, #2
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00b      	beq.n	800281a <HAL_UART_IRQHandler+0xf6>
 8002802:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	d005      	beq.n	800281a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	f043 0204 	orr.w	r2, r3, #4
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800281a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800281e:	f003 0308 	and.w	r3, r3, #8
 8002822:	2b00      	cmp	r3, #0
 8002824:	d011      	beq.n	800284a <HAL_UART_IRQHandler+0x126>
 8002826:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800282a:	f003 0320 	and.w	r3, r3, #32
 800282e:	2b00      	cmp	r3, #0
 8002830:	d105      	bne.n	800283e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002832:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b00      	cmp	r3, #0
 800283c:	d005      	beq.n	800284a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002842:	f043 0208 	orr.w	r2, r3, #8
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	2b00      	cmp	r3, #0
 8002850:	f000 820a 	beq.w	8002c68 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002858:	f003 0320 	and.w	r3, r3, #32
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <HAL_UART_IRQHandler+0x14e>
 8002860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002864:	f003 0320 	and.w	r3, r3, #32
 8002868:	2b00      	cmp	r3, #0
 800286a:	d002      	beq.n	8002872 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 fb62 	bl	8002f36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800287c:	2b40      	cmp	r3, #64	@ 0x40
 800287e:	bf0c      	ite	eq
 8002880:	2301      	moveq	r3, #1
 8002882:	2300      	movne	r3, #0
 8002884:	b2db      	uxtb	r3, r3
 8002886:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	2b00      	cmp	r3, #0
 8002894:	d103      	bne.n	800289e <HAL_UART_IRQHandler+0x17a>
 8002896:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800289a:	2b00      	cmp	r3, #0
 800289c:	d04f      	beq.n	800293e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f000 fa6d 	bl	8002d7e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ae:	2b40      	cmp	r3, #64	@ 0x40
 80028b0:	d141      	bne.n	8002936 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	3314      	adds	r3, #20
 80028b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028c0:	e853 3f00 	ldrex	r3, [r3]
 80028c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80028c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	3314      	adds	r3, #20
 80028da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80028de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80028e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80028ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80028ee:	e841 2300 	strex	r3, r2, [r1]
 80028f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80028f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1d9      	bne.n	80028b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002902:	2b00      	cmp	r3, #0
 8002904:	d013      	beq.n	800292e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800290a:	4a8a      	ldr	r2, [pc, #552]	@ (8002b34 <HAL_UART_IRQHandler+0x410>)
 800290c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002912:	4618      	mov	r0, r3
 8002914:	f7fe ffd3 	bl	80018be <HAL_DMA_Abort_IT>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d016      	beq.n	800294c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002928:	4610      	mov	r0, r2
 800292a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800292c:	e00e      	b.n	800294c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f9b6 	bl	8002ca0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002934:	e00a      	b.n	800294c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f9b2 	bl	8002ca0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800293c:	e006      	b.n	800294c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f9ae 	bl	8002ca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800294a:	e18d      	b.n	8002c68 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800294c:	bf00      	nop
    return;
 800294e:	e18b      	b.n	8002c68 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002954:	2b01      	cmp	r3, #1
 8002956:	f040 8167 	bne.w	8002c28 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800295a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800295e:	f003 0310 	and.w	r3, r3, #16
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 8160 	beq.w	8002c28 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800296c:	f003 0310 	and.w	r3, r3, #16
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 8159 	beq.w	8002c28 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002976:	2300      	movs	r3, #0
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	60bb      	str	r3, [r7, #8]
 800298a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002996:	2b40      	cmp	r3, #64	@ 0x40
 8002998:	f040 80ce 	bne.w	8002b38 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80029a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 80a9 	beq.w	8002b04 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80029b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029ba:	429a      	cmp	r2, r3
 80029bc:	f080 80a2 	bcs.w	8002b04 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029d2:	f000 8088 	beq.w	8002ae6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	330c      	adds	r3, #12
 80029dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029e4:	e853 3f00 	ldrex	r3, [r3]
 80029e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80029ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	330c      	adds	r3, #12
 80029fe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002a02:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002a0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002a12:	e841 2300 	strex	r3, r2, [r1]
 8002a16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002a1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1d9      	bne.n	80029d6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	3314      	adds	r3, #20
 8002a28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a2c:	e853 3f00 	ldrex	r3, [r3]
 8002a30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002a32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a34:	f023 0301 	bic.w	r3, r3, #1
 8002a38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3314      	adds	r3, #20
 8002a42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002a4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002a52:	e841 2300 	strex	r3, r2, [r1]
 8002a56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002a58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1e1      	bne.n	8002a22 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	3314      	adds	r3, #20
 8002a64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a68:	e853 3f00 	ldrex	r3, [r3]
 8002a6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002a6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	3314      	adds	r3, #20
 8002a7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002a82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002a88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a8a:	e841 2300 	strex	r3, r2, [r1]
 8002a8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002a90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1e3      	bne.n	8002a5e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	330c      	adds	r3, #12
 8002aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002aae:	e853 3f00 	ldrex	r3, [r3]
 8002ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002ab4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ab6:	f023 0310 	bic.w	r3, r3, #16
 8002aba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	330c      	adds	r3, #12
 8002ac4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002ac8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002aca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002acc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002ace:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002ad0:	e841 2300 	strex	r3, r2, [r1]
 8002ad4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002ad6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1e3      	bne.n	8002aa4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7fe fe7c 	bl	80017de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2202      	movs	r2, #2
 8002aea:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	4619      	mov	r1, r3
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f8d9 	bl	8002cb4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002b02:	e0b3      	b.n	8002c6c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	f040 80ad 	bne.w	8002c6c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b1c:	f040 80a6 	bne.w	8002c6c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 f8c1 	bl	8002cb4 <HAL_UARTEx_RxEventCallback>
      return;
 8002b32:	e09b      	b.n	8002c6c <HAL_UART_IRQHandler+0x548>
 8002b34:	08002e45 	.word	0x08002e45
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f000 808e 	beq.w	8002c70 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002b54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 8089 	beq.w	8002c70 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	330c      	adds	r3, #12
 8002b64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b68:	e853 3f00 	ldrex	r3, [r3]
 8002b6c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	330c      	adds	r3, #12
 8002b7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002b82:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b8a:	e841 2300 	strex	r3, r2, [r1]
 8002b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1e3      	bne.n	8002b5e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3314      	adds	r3, #20
 8002b9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	e853 3f00 	ldrex	r3, [r3]
 8002ba4:	623b      	str	r3, [r7, #32]
   return(result);
 8002ba6:	6a3b      	ldr	r3, [r7, #32]
 8002ba8:	f023 0301 	bic.w	r3, r3, #1
 8002bac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	3314      	adds	r3, #20
 8002bb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002bba:	633a      	str	r2, [r7, #48]	@ 0x30
 8002bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002bc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bc2:	e841 2300 	strex	r3, r2, [r1]
 8002bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1e3      	bne.n	8002b96 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	330c      	adds	r3, #12
 8002be2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	e853 3f00 	ldrex	r3, [r3]
 8002bea:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f023 0310 	bic.w	r3, r3, #16
 8002bf2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	330c      	adds	r3, #12
 8002bfc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002c00:	61fa      	str	r2, [r7, #28]
 8002c02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c04:	69b9      	ldr	r1, [r7, #24]
 8002c06:	69fa      	ldr	r2, [r7, #28]
 8002c08:	e841 2300 	strex	r3, r2, [r1]
 8002c0c:	617b      	str	r3, [r7, #20]
   return(result);
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1e3      	bne.n	8002bdc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2202      	movs	r2, #2
 8002c18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c1e:	4619      	mov	r1, r3
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f847 	bl	8002cb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c26:	e023      	b.n	8002c70 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d009      	beq.n	8002c48 <HAL_UART_IRQHandler+0x524>
 8002c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d003      	beq.n	8002c48 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 f910 	bl	8002e66 <UART_Transmit_IT>
    return;
 8002c46:	e014      	b.n	8002c72 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00e      	beq.n	8002c72 <HAL_UART_IRQHandler+0x54e>
 8002c54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f000 f950 	bl	8002f06 <UART_EndTransmit_IT>
    return;
 8002c66:	e004      	b.n	8002c72 <HAL_UART_IRQHandler+0x54e>
    return;
 8002c68:	bf00      	nop
 8002c6a:	e002      	b.n	8002c72 <HAL_UART_IRQHandler+0x54e>
      return;
 8002c6c:	bf00      	nop
 8002c6e:	e000      	b.n	8002c72 <HAL_UART_IRQHandler+0x54e>
      return;
 8002c70:	bf00      	nop
  }
}
 8002c72:	37e8      	adds	r7, #232	@ 0xe8
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	603b      	str	r3, [r7, #0]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cdc:	e03b      	b.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce4:	d037      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce6:	f7fd ffd7 	bl	8000c98 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	6a3a      	ldr	r2, [r7, #32]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d302      	bcc.n	8002cfc <UART_WaitOnFlagUntilTimeout+0x30>
 8002cf6:	6a3b      	ldr	r3, [r7, #32]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e03a      	b.n	8002d76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d023      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b80      	cmp	r3, #128	@ 0x80
 8002d12:	d020      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2b40      	cmp	r3, #64	@ 0x40
 8002d18:	d01d      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0308 	and.w	r3, r3, #8
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d116      	bne.n	8002d56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 f81d 	bl	8002d7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2208      	movs	r2, #8
 8002d48:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e00f      	b.n	8002d76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	68ba      	ldr	r2, [r7, #8]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	bf0c      	ite	eq
 8002d66:	2301      	moveq	r3, #1
 8002d68:	2300      	movne	r3, #0
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d0b4      	beq.n	8002cde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3718      	adds	r7, #24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b095      	sub	sp, #84	@ 0x54
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	330c      	adds	r3, #12
 8002d8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d90:	e853 3f00 	ldrex	r3, [r3]
 8002d94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	330c      	adds	r3, #12
 8002da4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002da6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002daa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002dac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002dae:	e841 2300 	strex	r3, r2, [r1]
 8002db2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1e5      	bne.n	8002d86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	3314      	adds	r3, #20
 8002dc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc2:	6a3b      	ldr	r3, [r7, #32]
 8002dc4:	e853 3f00 	ldrex	r3, [r3]
 8002dc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	f023 0301 	bic.w	r3, r3, #1
 8002dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	3314      	adds	r3, #20
 8002dd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002dda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002de0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002de2:	e841 2300 	strex	r3, r2, [r1]
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1e5      	bne.n	8002dba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d119      	bne.n	8002e2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	330c      	adds	r3, #12
 8002dfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	e853 3f00 	ldrex	r3, [r3]
 8002e04:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	f023 0310 	bic.w	r3, r3, #16
 8002e0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	330c      	adds	r3, #12
 8002e14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e16:	61ba      	str	r2, [r7, #24]
 8002e18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1a:	6979      	ldr	r1, [r7, #20]
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	e841 2300 	strex	r3, r2, [r1]
 8002e22:	613b      	str	r3, [r7, #16]
   return(result);
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1e5      	bne.n	8002df6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e38:	bf00      	nop
 8002e3a:	3754      	adds	r7, #84	@ 0x54
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f7ff ff21 	bl	8002ca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e5e:	bf00      	nop
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b085      	sub	sp, #20
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b21      	cmp	r3, #33	@ 0x21
 8002e78:	d13e      	bne.n	8002ef8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e82:	d114      	bne.n	8002eae <UART_Transmit_IT+0x48>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d110      	bne.n	8002eae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	881b      	ldrh	r3, [r3, #0]
 8002e96:	461a      	mov	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ea0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a1b      	ldr	r3, [r3, #32]
 8002ea6:	1c9a      	adds	r2, r3, #2
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	621a      	str	r2, [r3, #32]
 8002eac:	e008      	b.n	8002ec0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	1c59      	adds	r1, r3, #1
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	6211      	str	r1, [r2, #32]
 8002eb8:	781a      	ldrb	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10f      	bne.n	8002ef4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ee2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ef2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	e000      	b.n	8002efa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002ef8:	2302      	movs	r3, #2
  }
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3714      	adds	r7, #20
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b082      	sub	sp, #8
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f7ff fea6 	bl	8002c78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b08c      	sub	sp, #48	@ 0x30
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002f42:	2300      	movs	r3, #0
 8002f44:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b22      	cmp	r3, #34	@ 0x22
 8002f50:	f040 80aa 	bne.w	80030a8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f5c:	d115      	bne.n	8002f8a <UART_Receive_IT+0x54>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d111      	bne.n	8002f8a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f82:	1c9a      	adds	r2, r3, #2
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f88:	e024      	b.n	8002fd4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f98:	d007      	beq.n	8002faa <UART_Receive_IT+0x74>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10a      	bne.n	8002fb8 <UART_Receive_IT+0x82>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d106      	bne.n	8002fb8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	b2da      	uxtb	r2, r3
 8002fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fb4:	701a      	strb	r2, [r3, #0]
 8002fb6:	e008      	b.n	8002fca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fc8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d15d      	bne.n	80030a4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68da      	ldr	r2, [r3, #12]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f022 0220 	bic.w	r2, r2, #32
 8002ff6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003006:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	695a      	ldr	r2, [r3, #20]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0201 	bic.w	r2, r2, #1
 8003016:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2220      	movs	r2, #32
 800301c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	2b01      	cmp	r3, #1
 800302c:	d135      	bne.n	800309a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	330c      	adds	r3, #12
 800303a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	e853 3f00 	ldrex	r3, [r3]
 8003042:	613b      	str	r3, [r7, #16]
   return(result);
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	f023 0310 	bic.w	r3, r3, #16
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	330c      	adds	r3, #12
 8003052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003054:	623a      	str	r2, [r7, #32]
 8003056:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003058:	69f9      	ldr	r1, [r7, #28]
 800305a:	6a3a      	ldr	r2, [r7, #32]
 800305c:	e841 2300 	strex	r3, r2, [r1]
 8003060:	61bb      	str	r3, [r7, #24]
   return(result);
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1e5      	bne.n	8003034 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0310 	and.w	r3, r3, #16
 8003072:	2b10      	cmp	r3, #16
 8003074:	d10a      	bne.n	800308c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003090:	4619      	mov	r1, r3
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7ff fe0e 	bl	8002cb4 <HAL_UARTEx_RxEventCallback>
 8003098:	e002      	b.n	80030a0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f7ff fdf6 	bl	8002c8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	e002      	b.n	80030aa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80030a4:	2300      	movs	r3, #0
 80030a6:	e000      	b.n	80030aa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80030a8:	2302      	movs	r3, #2
  }
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3730      	adds	r7, #48	@ 0x30
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
	...

080030b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030b8:	b0c0      	sub	sp, #256	@ 0x100
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80030cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d0:	68d9      	ldr	r1, [r3, #12]
 80030d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	ea40 0301 	orr.w	r3, r0, r1
 80030dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	431a      	orrs	r2, r3
 80030ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	431a      	orrs	r2, r3
 80030f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800310c:	f021 010c 	bic.w	r1, r1, #12
 8003110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800311a:	430b      	orrs	r3, r1
 800311c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800311e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800312a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800312e:	6999      	ldr	r1, [r3, #24]
 8003130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	ea40 0301 	orr.w	r3, r0, r1
 800313a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800313c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	4b8f      	ldr	r3, [pc, #572]	@ (8003380 <UART_SetConfig+0x2cc>)
 8003144:	429a      	cmp	r2, r3
 8003146:	d005      	beq.n	8003154 <UART_SetConfig+0xa0>
 8003148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	4b8d      	ldr	r3, [pc, #564]	@ (8003384 <UART_SetConfig+0x2d0>)
 8003150:	429a      	cmp	r2, r3
 8003152:	d104      	bne.n	800315e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003154:	f7ff f9f6 	bl	8002544 <HAL_RCC_GetPCLK2Freq>
 8003158:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800315c:	e003      	b.n	8003166 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800315e:	f7ff f9dd 	bl	800251c <HAL_RCC_GetPCLK1Freq>
 8003162:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003170:	f040 810c 	bne.w	800338c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003174:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003178:	2200      	movs	r2, #0
 800317a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800317e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003182:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003186:	4622      	mov	r2, r4
 8003188:	462b      	mov	r3, r5
 800318a:	1891      	adds	r1, r2, r2
 800318c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800318e:	415b      	adcs	r3, r3
 8003190:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003192:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003196:	4621      	mov	r1, r4
 8003198:	eb12 0801 	adds.w	r8, r2, r1
 800319c:	4629      	mov	r1, r5
 800319e:	eb43 0901 	adc.w	r9, r3, r1
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031b6:	4690      	mov	r8, r2
 80031b8:	4699      	mov	r9, r3
 80031ba:	4623      	mov	r3, r4
 80031bc:	eb18 0303 	adds.w	r3, r8, r3
 80031c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80031c4:	462b      	mov	r3, r5
 80031c6:	eb49 0303 	adc.w	r3, r9, r3
 80031ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80031ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80031da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80031de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80031e2:	460b      	mov	r3, r1
 80031e4:	18db      	adds	r3, r3, r3
 80031e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80031e8:	4613      	mov	r3, r2
 80031ea:	eb42 0303 	adc.w	r3, r2, r3
 80031ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80031f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80031f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80031f8:	f7fd f842 	bl	8000280 <__aeabi_uldivmod>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	4b61      	ldr	r3, [pc, #388]	@ (8003388 <UART_SetConfig+0x2d4>)
 8003202:	fba3 2302 	umull	r2, r3, r3, r2
 8003206:	095b      	lsrs	r3, r3, #5
 8003208:	011c      	lsls	r4, r3, #4
 800320a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800320e:	2200      	movs	r2, #0
 8003210:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003214:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003218:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800321c:	4642      	mov	r2, r8
 800321e:	464b      	mov	r3, r9
 8003220:	1891      	adds	r1, r2, r2
 8003222:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003224:	415b      	adcs	r3, r3
 8003226:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003228:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800322c:	4641      	mov	r1, r8
 800322e:	eb12 0a01 	adds.w	sl, r2, r1
 8003232:	4649      	mov	r1, r9
 8003234:	eb43 0b01 	adc.w	fp, r3, r1
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	f04f 0300 	mov.w	r3, #0
 8003240:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003244:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003248:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800324c:	4692      	mov	sl, r2
 800324e:	469b      	mov	fp, r3
 8003250:	4643      	mov	r3, r8
 8003252:	eb1a 0303 	adds.w	r3, sl, r3
 8003256:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800325a:	464b      	mov	r3, r9
 800325c:	eb4b 0303 	adc.w	r3, fp, r3
 8003260:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003270:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003274:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003278:	460b      	mov	r3, r1
 800327a:	18db      	adds	r3, r3, r3
 800327c:	643b      	str	r3, [r7, #64]	@ 0x40
 800327e:	4613      	mov	r3, r2
 8003280:	eb42 0303 	adc.w	r3, r2, r3
 8003284:	647b      	str	r3, [r7, #68]	@ 0x44
 8003286:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800328a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800328e:	f7fc fff7 	bl	8000280 <__aeabi_uldivmod>
 8003292:	4602      	mov	r2, r0
 8003294:	460b      	mov	r3, r1
 8003296:	4611      	mov	r1, r2
 8003298:	4b3b      	ldr	r3, [pc, #236]	@ (8003388 <UART_SetConfig+0x2d4>)
 800329a:	fba3 2301 	umull	r2, r3, r3, r1
 800329e:	095b      	lsrs	r3, r3, #5
 80032a0:	2264      	movs	r2, #100	@ 0x64
 80032a2:	fb02 f303 	mul.w	r3, r2, r3
 80032a6:	1acb      	subs	r3, r1, r3
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80032ae:	4b36      	ldr	r3, [pc, #216]	@ (8003388 <UART_SetConfig+0x2d4>)
 80032b0:	fba3 2302 	umull	r2, r3, r3, r2
 80032b4:	095b      	lsrs	r3, r3, #5
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80032bc:	441c      	add	r4, r3
 80032be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032c2:	2200      	movs	r2, #0
 80032c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80032cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80032d0:	4642      	mov	r2, r8
 80032d2:	464b      	mov	r3, r9
 80032d4:	1891      	adds	r1, r2, r2
 80032d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80032d8:	415b      	adcs	r3, r3
 80032da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80032e0:	4641      	mov	r1, r8
 80032e2:	1851      	adds	r1, r2, r1
 80032e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80032e6:	4649      	mov	r1, r9
 80032e8:	414b      	adcs	r3, r1
 80032ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80032f8:	4659      	mov	r1, fp
 80032fa:	00cb      	lsls	r3, r1, #3
 80032fc:	4651      	mov	r1, sl
 80032fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003302:	4651      	mov	r1, sl
 8003304:	00ca      	lsls	r2, r1, #3
 8003306:	4610      	mov	r0, r2
 8003308:	4619      	mov	r1, r3
 800330a:	4603      	mov	r3, r0
 800330c:	4642      	mov	r2, r8
 800330e:	189b      	adds	r3, r3, r2
 8003310:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003314:	464b      	mov	r3, r9
 8003316:	460a      	mov	r2, r1
 8003318:	eb42 0303 	adc.w	r3, r2, r3
 800331c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800332c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003330:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003334:	460b      	mov	r3, r1
 8003336:	18db      	adds	r3, r3, r3
 8003338:	62bb      	str	r3, [r7, #40]	@ 0x28
 800333a:	4613      	mov	r3, r2
 800333c:	eb42 0303 	adc.w	r3, r2, r3
 8003340:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003342:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003346:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800334a:	f7fc ff99 	bl	8000280 <__aeabi_uldivmod>
 800334e:	4602      	mov	r2, r0
 8003350:	460b      	mov	r3, r1
 8003352:	4b0d      	ldr	r3, [pc, #52]	@ (8003388 <UART_SetConfig+0x2d4>)
 8003354:	fba3 1302 	umull	r1, r3, r3, r2
 8003358:	095b      	lsrs	r3, r3, #5
 800335a:	2164      	movs	r1, #100	@ 0x64
 800335c:	fb01 f303 	mul.w	r3, r1, r3
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	3332      	adds	r3, #50	@ 0x32
 8003366:	4a08      	ldr	r2, [pc, #32]	@ (8003388 <UART_SetConfig+0x2d4>)
 8003368:	fba2 2303 	umull	r2, r3, r2, r3
 800336c:	095b      	lsrs	r3, r3, #5
 800336e:	f003 0207 	and.w	r2, r3, #7
 8003372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4422      	add	r2, r4
 800337a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800337c:	e106      	b.n	800358c <UART_SetConfig+0x4d8>
 800337e:	bf00      	nop
 8003380:	40011000 	.word	0x40011000
 8003384:	40011400 	.word	0x40011400
 8003388:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800338c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003390:	2200      	movs	r2, #0
 8003392:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003396:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800339a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800339e:	4642      	mov	r2, r8
 80033a0:	464b      	mov	r3, r9
 80033a2:	1891      	adds	r1, r2, r2
 80033a4:	6239      	str	r1, [r7, #32]
 80033a6:	415b      	adcs	r3, r3
 80033a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033ae:	4641      	mov	r1, r8
 80033b0:	1854      	adds	r4, r2, r1
 80033b2:	4649      	mov	r1, r9
 80033b4:	eb43 0501 	adc.w	r5, r3, r1
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	f04f 0300 	mov.w	r3, #0
 80033c0:	00eb      	lsls	r3, r5, #3
 80033c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033c6:	00e2      	lsls	r2, r4, #3
 80033c8:	4614      	mov	r4, r2
 80033ca:	461d      	mov	r5, r3
 80033cc:	4643      	mov	r3, r8
 80033ce:	18e3      	adds	r3, r4, r3
 80033d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80033d4:	464b      	mov	r3, r9
 80033d6:	eb45 0303 	adc.w	r3, r5, r3
 80033da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80033de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80033ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80033fa:	4629      	mov	r1, r5
 80033fc:	008b      	lsls	r3, r1, #2
 80033fe:	4621      	mov	r1, r4
 8003400:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003404:	4621      	mov	r1, r4
 8003406:	008a      	lsls	r2, r1, #2
 8003408:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800340c:	f7fc ff38 	bl	8000280 <__aeabi_uldivmod>
 8003410:	4602      	mov	r2, r0
 8003412:	460b      	mov	r3, r1
 8003414:	4b60      	ldr	r3, [pc, #384]	@ (8003598 <UART_SetConfig+0x4e4>)
 8003416:	fba3 2302 	umull	r2, r3, r3, r2
 800341a:	095b      	lsrs	r3, r3, #5
 800341c:	011c      	lsls	r4, r3, #4
 800341e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003422:	2200      	movs	r2, #0
 8003424:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003428:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800342c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003430:	4642      	mov	r2, r8
 8003432:	464b      	mov	r3, r9
 8003434:	1891      	adds	r1, r2, r2
 8003436:	61b9      	str	r1, [r7, #24]
 8003438:	415b      	adcs	r3, r3
 800343a:	61fb      	str	r3, [r7, #28]
 800343c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003440:	4641      	mov	r1, r8
 8003442:	1851      	adds	r1, r2, r1
 8003444:	6139      	str	r1, [r7, #16]
 8003446:	4649      	mov	r1, r9
 8003448:	414b      	adcs	r3, r1
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	f04f 0200 	mov.w	r2, #0
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003458:	4659      	mov	r1, fp
 800345a:	00cb      	lsls	r3, r1, #3
 800345c:	4651      	mov	r1, sl
 800345e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003462:	4651      	mov	r1, sl
 8003464:	00ca      	lsls	r2, r1, #3
 8003466:	4610      	mov	r0, r2
 8003468:	4619      	mov	r1, r3
 800346a:	4603      	mov	r3, r0
 800346c:	4642      	mov	r2, r8
 800346e:	189b      	adds	r3, r3, r2
 8003470:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003474:	464b      	mov	r3, r9
 8003476:	460a      	mov	r2, r1
 8003478:	eb42 0303 	adc.w	r3, r2, r3
 800347c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	67bb      	str	r3, [r7, #120]	@ 0x78
 800348a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	f04f 0300 	mov.w	r3, #0
 8003494:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003498:	4649      	mov	r1, r9
 800349a:	008b      	lsls	r3, r1, #2
 800349c:	4641      	mov	r1, r8
 800349e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034a2:	4641      	mov	r1, r8
 80034a4:	008a      	lsls	r2, r1, #2
 80034a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80034aa:	f7fc fee9 	bl	8000280 <__aeabi_uldivmod>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	4611      	mov	r1, r2
 80034b4:	4b38      	ldr	r3, [pc, #224]	@ (8003598 <UART_SetConfig+0x4e4>)
 80034b6:	fba3 2301 	umull	r2, r3, r3, r1
 80034ba:	095b      	lsrs	r3, r3, #5
 80034bc:	2264      	movs	r2, #100	@ 0x64
 80034be:	fb02 f303 	mul.w	r3, r2, r3
 80034c2:	1acb      	subs	r3, r1, r3
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	3332      	adds	r3, #50	@ 0x32
 80034c8:	4a33      	ldr	r2, [pc, #204]	@ (8003598 <UART_SetConfig+0x4e4>)
 80034ca:	fba2 2303 	umull	r2, r3, r2, r3
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034d4:	441c      	add	r4, r3
 80034d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034da:	2200      	movs	r2, #0
 80034dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80034de:	677a      	str	r2, [r7, #116]	@ 0x74
 80034e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80034e4:	4642      	mov	r2, r8
 80034e6:	464b      	mov	r3, r9
 80034e8:	1891      	adds	r1, r2, r2
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	415b      	adcs	r3, r3
 80034ee:	60fb      	str	r3, [r7, #12]
 80034f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034f4:	4641      	mov	r1, r8
 80034f6:	1851      	adds	r1, r2, r1
 80034f8:	6039      	str	r1, [r7, #0]
 80034fa:	4649      	mov	r1, r9
 80034fc:	414b      	adcs	r3, r1
 80034fe:	607b      	str	r3, [r7, #4]
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800350c:	4659      	mov	r1, fp
 800350e:	00cb      	lsls	r3, r1, #3
 8003510:	4651      	mov	r1, sl
 8003512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003516:	4651      	mov	r1, sl
 8003518:	00ca      	lsls	r2, r1, #3
 800351a:	4610      	mov	r0, r2
 800351c:	4619      	mov	r1, r3
 800351e:	4603      	mov	r3, r0
 8003520:	4642      	mov	r2, r8
 8003522:	189b      	adds	r3, r3, r2
 8003524:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003526:	464b      	mov	r3, r9
 8003528:	460a      	mov	r2, r1
 800352a:	eb42 0303 	adc.w	r3, r2, r3
 800352e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	663b      	str	r3, [r7, #96]	@ 0x60
 800353a:	667a      	str	r2, [r7, #100]	@ 0x64
 800353c:	f04f 0200 	mov.w	r2, #0
 8003540:	f04f 0300 	mov.w	r3, #0
 8003544:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003548:	4649      	mov	r1, r9
 800354a:	008b      	lsls	r3, r1, #2
 800354c:	4641      	mov	r1, r8
 800354e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003552:	4641      	mov	r1, r8
 8003554:	008a      	lsls	r2, r1, #2
 8003556:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800355a:	f7fc fe91 	bl	8000280 <__aeabi_uldivmod>
 800355e:	4602      	mov	r2, r0
 8003560:	460b      	mov	r3, r1
 8003562:	4b0d      	ldr	r3, [pc, #52]	@ (8003598 <UART_SetConfig+0x4e4>)
 8003564:	fba3 1302 	umull	r1, r3, r3, r2
 8003568:	095b      	lsrs	r3, r3, #5
 800356a:	2164      	movs	r1, #100	@ 0x64
 800356c:	fb01 f303 	mul.w	r3, r1, r3
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	3332      	adds	r3, #50	@ 0x32
 8003576:	4a08      	ldr	r2, [pc, #32]	@ (8003598 <UART_SetConfig+0x4e4>)
 8003578:	fba2 2303 	umull	r2, r3, r2, r3
 800357c:	095b      	lsrs	r3, r3, #5
 800357e:	f003 020f 	and.w	r2, r3, #15
 8003582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4422      	add	r2, r4
 800358a:	609a      	str	r2, [r3, #8]
}
 800358c:	bf00      	nop
 800358e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003592:	46bd      	mov	sp, r7
 8003594:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003598:	51eb851f 	.word	0x51eb851f

0800359c <siprintf>:
 800359c:	b40e      	push	{r1, r2, r3}
 800359e:	b510      	push	{r4, lr}
 80035a0:	b09d      	sub	sp, #116	@ 0x74
 80035a2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80035a4:	9002      	str	r0, [sp, #8]
 80035a6:	9006      	str	r0, [sp, #24]
 80035a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80035ac:	480a      	ldr	r0, [pc, #40]	@ (80035d8 <siprintf+0x3c>)
 80035ae:	9107      	str	r1, [sp, #28]
 80035b0:	9104      	str	r1, [sp, #16]
 80035b2:	490a      	ldr	r1, [pc, #40]	@ (80035dc <siprintf+0x40>)
 80035b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80035b8:	9105      	str	r1, [sp, #20]
 80035ba:	2400      	movs	r4, #0
 80035bc:	a902      	add	r1, sp, #8
 80035be:	6800      	ldr	r0, [r0, #0]
 80035c0:	9301      	str	r3, [sp, #4]
 80035c2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80035c4:	f000 f98c 	bl	80038e0 <_svfiprintf_r>
 80035c8:	9b02      	ldr	r3, [sp, #8]
 80035ca:	701c      	strb	r4, [r3, #0]
 80035cc:	b01d      	add	sp, #116	@ 0x74
 80035ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035d2:	b003      	add	sp, #12
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	2000000c 	.word	0x2000000c
 80035dc:	ffff0208 	.word	0xffff0208

080035e0 <__errno>:
 80035e0:	4b01      	ldr	r3, [pc, #4]	@ (80035e8 <__errno+0x8>)
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	2000000c 	.word	0x2000000c

080035ec <__libc_init_array>:
 80035ec:	b570      	push	{r4, r5, r6, lr}
 80035ee:	4d0d      	ldr	r5, [pc, #52]	@ (8003624 <__libc_init_array+0x38>)
 80035f0:	4c0d      	ldr	r4, [pc, #52]	@ (8003628 <__libc_init_array+0x3c>)
 80035f2:	1b64      	subs	r4, r4, r5
 80035f4:	10a4      	asrs	r4, r4, #2
 80035f6:	2600      	movs	r6, #0
 80035f8:	42a6      	cmp	r6, r4
 80035fa:	d109      	bne.n	8003610 <__libc_init_array+0x24>
 80035fc:	4d0b      	ldr	r5, [pc, #44]	@ (800362c <__libc_init_array+0x40>)
 80035fe:	4c0c      	ldr	r4, [pc, #48]	@ (8003630 <__libc_init_array+0x44>)
 8003600:	f000 fc64 	bl	8003ecc <_init>
 8003604:	1b64      	subs	r4, r4, r5
 8003606:	10a4      	asrs	r4, r4, #2
 8003608:	2600      	movs	r6, #0
 800360a:	42a6      	cmp	r6, r4
 800360c:	d105      	bne.n	800361a <__libc_init_array+0x2e>
 800360e:	bd70      	pop	{r4, r5, r6, pc}
 8003610:	f855 3b04 	ldr.w	r3, [r5], #4
 8003614:	4798      	blx	r3
 8003616:	3601      	adds	r6, #1
 8003618:	e7ee      	b.n	80035f8 <__libc_init_array+0xc>
 800361a:	f855 3b04 	ldr.w	r3, [r5], #4
 800361e:	4798      	blx	r3
 8003620:	3601      	adds	r6, #1
 8003622:	e7f2      	b.n	800360a <__libc_init_array+0x1e>
 8003624:	08003f70 	.word	0x08003f70
 8003628:	08003f70 	.word	0x08003f70
 800362c:	08003f70 	.word	0x08003f70
 8003630:	08003f74 	.word	0x08003f74

08003634 <__retarget_lock_acquire_recursive>:
 8003634:	4770      	bx	lr

08003636 <__retarget_lock_release_recursive>:
 8003636:	4770      	bx	lr

08003638 <_free_r>:
 8003638:	b538      	push	{r3, r4, r5, lr}
 800363a:	4605      	mov	r5, r0
 800363c:	2900      	cmp	r1, #0
 800363e:	d041      	beq.n	80036c4 <_free_r+0x8c>
 8003640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003644:	1f0c      	subs	r4, r1, #4
 8003646:	2b00      	cmp	r3, #0
 8003648:	bfb8      	it	lt
 800364a:	18e4      	addlt	r4, r4, r3
 800364c:	f000 f8e0 	bl	8003810 <__malloc_lock>
 8003650:	4a1d      	ldr	r2, [pc, #116]	@ (80036c8 <_free_r+0x90>)
 8003652:	6813      	ldr	r3, [r2, #0]
 8003654:	b933      	cbnz	r3, 8003664 <_free_r+0x2c>
 8003656:	6063      	str	r3, [r4, #4]
 8003658:	6014      	str	r4, [r2, #0]
 800365a:	4628      	mov	r0, r5
 800365c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003660:	f000 b8dc 	b.w	800381c <__malloc_unlock>
 8003664:	42a3      	cmp	r3, r4
 8003666:	d908      	bls.n	800367a <_free_r+0x42>
 8003668:	6820      	ldr	r0, [r4, #0]
 800366a:	1821      	adds	r1, r4, r0
 800366c:	428b      	cmp	r3, r1
 800366e:	bf01      	itttt	eq
 8003670:	6819      	ldreq	r1, [r3, #0]
 8003672:	685b      	ldreq	r3, [r3, #4]
 8003674:	1809      	addeq	r1, r1, r0
 8003676:	6021      	streq	r1, [r4, #0]
 8003678:	e7ed      	b.n	8003656 <_free_r+0x1e>
 800367a:	461a      	mov	r2, r3
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	b10b      	cbz	r3, 8003684 <_free_r+0x4c>
 8003680:	42a3      	cmp	r3, r4
 8003682:	d9fa      	bls.n	800367a <_free_r+0x42>
 8003684:	6811      	ldr	r1, [r2, #0]
 8003686:	1850      	adds	r0, r2, r1
 8003688:	42a0      	cmp	r0, r4
 800368a:	d10b      	bne.n	80036a4 <_free_r+0x6c>
 800368c:	6820      	ldr	r0, [r4, #0]
 800368e:	4401      	add	r1, r0
 8003690:	1850      	adds	r0, r2, r1
 8003692:	4283      	cmp	r3, r0
 8003694:	6011      	str	r1, [r2, #0]
 8003696:	d1e0      	bne.n	800365a <_free_r+0x22>
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	6053      	str	r3, [r2, #4]
 800369e:	4408      	add	r0, r1
 80036a0:	6010      	str	r0, [r2, #0]
 80036a2:	e7da      	b.n	800365a <_free_r+0x22>
 80036a4:	d902      	bls.n	80036ac <_free_r+0x74>
 80036a6:	230c      	movs	r3, #12
 80036a8:	602b      	str	r3, [r5, #0]
 80036aa:	e7d6      	b.n	800365a <_free_r+0x22>
 80036ac:	6820      	ldr	r0, [r4, #0]
 80036ae:	1821      	adds	r1, r4, r0
 80036b0:	428b      	cmp	r3, r1
 80036b2:	bf04      	itt	eq
 80036b4:	6819      	ldreq	r1, [r3, #0]
 80036b6:	685b      	ldreq	r3, [r3, #4]
 80036b8:	6063      	str	r3, [r4, #4]
 80036ba:	bf04      	itt	eq
 80036bc:	1809      	addeq	r1, r1, r0
 80036be:	6021      	streq	r1, [r4, #0]
 80036c0:	6054      	str	r4, [r2, #4]
 80036c2:	e7ca      	b.n	800365a <_free_r+0x22>
 80036c4:	bd38      	pop	{r3, r4, r5, pc}
 80036c6:	bf00      	nop
 80036c8:	20000234 	.word	0x20000234

080036cc <sbrk_aligned>:
 80036cc:	b570      	push	{r4, r5, r6, lr}
 80036ce:	4e0f      	ldr	r6, [pc, #60]	@ (800370c <sbrk_aligned+0x40>)
 80036d0:	460c      	mov	r4, r1
 80036d2:	6831      	ldr	r1, [r6, #0]
 80036d4:	4605      	mov	r5, r0
 80036d6:	b911      	cbnz	r1, 80036de <sbrk_aligned+0x12>
 80036d8:	f000 fba4 	bl	8003e24 <_sbrk_r>
 80036dc:	6030      	str	r0, [r6, #0]
 80036de:	4621      	mov	r1, r4
 80036e0:	4628      	mov	r0, r5
 80036e2:	f000 fb9f 	bl	8003e24 <_sbrk_r>
 80036e6:	1c43      	adds	r3, r0, #1
 80036e8:	d103      	bne.n	80036f2 <sbrk_aligned+0x26>
 80036ea:	f04f 34ff 	mov.w	r4, #4294967295
 80036ee:	4620      	mov	r0, r4
 80036f0:	bd70      	pop	{r4, r5, r6, pc}
 80036f2:	1cc4      	adds	r4, r0, #3
 80036f4:	f024 0403 	bic.w	r4, r4, #3
 80036f8:	42a0      	cmp	r0, r4
 80036fa:	d0f8      	beq.n	80036ee <sbrk_aligned+0x22>
 80036fc:	1a21      	subs	r1, r4, r0
 80036fe:	4628      	mov	r0, r5
 8003700:	f000 fb90 	bl	8003e24 <_sbrk_r>
 8003704:	3001      	adds	r0, #1
 8003706:	d1f2      	bne.n	80036ee <sbrk_aligned+0x22>
 8003708:	e7ef      	b.n	80036ea <sbrk_aligned+0x1e>
 800370a:	bf00      	nop
 800370c:	20000230 	.word	0x20000230

08003710 <_malloc_r>:
 8003710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003714:	1ccd      	adds	r5, r1, #3
 8003716:	f025 0503 	bic.w	r5, r5, #3
 800371a:	3508      	adds	r5, #8
 800371c:	2d0c      	cmp	r5, #12
 800371e:	bf38      	it	cc
 8003720:	250c      	movcc	r5, #12
 8003722:	2d00      	cmp	r5, #0
 8003724:	4606      	mov	r6, r0
 8003726:	db01      	blt.n	800372c <_malloc_r+0x1c>
 8003728:	42a9      	cmp	r1, r5
 800372a:	d904      	bls.n	8003736 <_malloc_r+0x26>
 800372c:	230c      	movs	r3, #12
 800372e:	6033      	str	r3, [r6, #0]
 8003730:	2000      	movs	r0, #0
 8003732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003736:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800380c <_malloc_r+0xfc>
 800373a:	f000 f869 	bl	8003810 <__malloc_lock>
 800373e:	f8d8 3000 	ldr.w	r3, [r8]
 8003742:	461c      	mov	r4, r3
 8003744:	bb44      	cbnz	r4, 8003798 <_malloc_r+0x88>
 8003746:	4629      	mov	r1, r5
 8003748:	4630      	mov	r0, r6
 800374a:	f7ff ffbf 	bl	80036cc <sbrk_aligned>
 800374e:	1c43      	adds	r3, r0, #1
 8003750:	4604      	mov	r4, r0
 8003752:	d158      	bne.n	8003806 <_malloc_r+0xf6>
 8003754:	f8d8 4000 	ldr.w	r4, [r8]
 8003758:	4627      	mov	r7, r4
 800375a:	2f00      	cmp	r7, #0
 800375c:	d143      	bne.n	80037e6 <_malloc_r+0xd6>
 800375e:	2c00      	cmp	r4, #0
 8003760:	d04b      	beq.n	80037fa <_malloc_r+0xea>
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	4639      	mov	r1, r7
 8003766:	4630      	mov	r0, r6
 8003768:	eb04 0903 	add.w	r9, r4, r3
 800376c:	f000 fb5a 	bl	8003e24 <_sbrk_r>
 8003770:	4581      	cmp	r9, r0
 8003772:	d142      	bne.n	80037fa <_malloc_r+0xea>
 8003774:	6821      	ldr	r1, [r4, #0]
 8003776:	1a6d      	subs	r5, r5, r1
 8003778:	4629      	mov	r1, r5
 800377a:	4630      	mov	r0, r6
 800377c:	f7ff ffa6 	bl	80036cc <sbrk_aligned>
 8003780:	3001      	adds	r0, #1
 8003782:	d03a      	beq.n	80037fa <_malloc_r+0xea>
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	442b      	add	r3, r5
 8003788:	6023      	str	r3, [r4, #0]
 800378a:	f8d8 3000 	ldr.w	r3, [r8]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	bb62      	cbnz	r2, 80037ec <_malloc_r+0xdc>
 8003792:	f8c8 7000 	str.w	r7, [r8]
 8003796:	e00f      	b.n	80037b8 <_malloc_r+0xa8>
 8003798:	6822      	ldr	r2, [r4, #0]
 800379a:	1b52      	subs	r2, r2, r5
 800379c:	d420      	bmi.n	80037e0 <_malloc_r+0xd0>
 800379e:	2a0b      	cmp	r2, #11
 80037a0:	d917      	bls.n	80037d2 <_malloc_r+0xc2>
 80037a2:	1961      	adds	r1, r4, r5
 80037a4:	42a3      	cmp	r3, r4
 80037a6:	6025      	str	r5, [r4, #0]
 80037a8:	bf18      	it	ne
 80037aa:	6059      	strne	r1, [r3, #4]
 80037ac:	6863      	ldr	r3, [r4, #4]
 80037ae:	bf08      	it	eq
 80037b0:	f8c8 1000 	streq.w	r1, [r8]
 80037b4:	5162      	str	r2, [r4, r5]
 80037b6:	604b      	str	r3, [r1, #4]
 80037b8:	4630      	mov	r0, r6
 80037ba:	f000 f82f 	bl	800381c <__malloc_unlock>
 80037be:	f104 000b 	add.w	r0, r4, #11
 80037c2:	1d23      	adds	r3, r4, #4
 80037c4:	f020 0007 	bic.w	r0, r0, #7
 80037c8:	1ac2      	subs	r2, r0, r3
 80037ca:	bf1c      	itt	ne
 80037cc:	1a1b      	subne	r3, r3, r0
 80037ce:	50a3      	strne	r3, [r4, r2]
 80037d0:	e7af      	b.n	8003732 <_malloc_r+0x22>
 80037d2:	6862      	ldr	r2, [r4, #4]
 80037d4:	42a3      	cmp	r3, r4
 80037d6:	bf0c      	ite	eq
 80037d8:	f8c8 2000 	streq.w	r2, [r8]
 80037dc:	605a      	strne	r2, [r3, #4]
 80037de:	e7eb      	b.n	80037b8 <_malloc_r+0xa8>
 80037e0:	4623      	mov	r3, r4
 80037e2:	6864      	ldr	r4, [r4, #4]
 80037e4:	e7ae      	b.n	8003744 <_malloc_r+0x34>
 80037e6:	463c      	mov	r4, r7
 80037e8:	687f      	ldr	r7, [r7, #4]
 80037ea:	e7b6      	b.n	800375a <_malloc_r+0x4a>
 80037ec:	461a      	mov	r2, r3
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	42a3      	cmp	r3, r4
 80037f2:	d1fb      	bne.n	80037ec <_malloc_r+0xdc>
 80037f4:	2300      	movs	r3, #0
 80037f6:	6053      	str	r3, [r2, #4]
 80037f8:	e7de      	b.n	80037b8 <_malloc_r+0xa8>
 80037fa:	230c      	movs	r3, #12
 80037fc:	6033      	str	r3, [r6, #0]
 80037fe:	4630      	mov	r0, r6
 8003800:	f000 f80c 	bl	800381c <__malloc_unlock>
 8003804:	e794      	b.n	8003730 <_malloc_r+0x20>
 8003806:	6005      	str	r5, [r0, #0]
 8003808:	e7d6      	b.n	80037b8 <_malloc_r+0xa8>
 800380a:	bf00      	nop
 800380c:	20000234 	.word	0x20000234

08003810 <__malloc_lock>:
 8003810:	4801      	ldr	r0, [pc, #4]	@ (8003818 <__malloc_lock+0x8>)
 8003812:	f7ff bf0f 	b.w	8003634 <__retarget_lock_acquire_recursive>
 8003816:	bf00      	nop
 8003818:	2000022c 	.word	0x2000022c

0800381c <__malloc_unlock>:
 800381c:	4801      	ldr	r0, [pc, #4]	@ (8003824 <__malloc_unlock+0x8>)
 800381e:	f7ff bf0a 	b.w	8003636 <__retarget_lock_release_recursive>
 8003822:	bf00      	nop
 8003824:	2000022c 	.word	0x2000022c

08003828 <__ssputs_r>:
 8003828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800382c:	688e      	ldr	r6, [r1, #8]
 800382e:	461f      	mov	r7, r3
 8003830:	42be      	cmp	r6, r7
 8003832:	680b      	ldr	r3, [r1, #0]
 8003834:	4682      	mov	sl, r0
 8003836:	460c      	mov	r4, r1
 8003838:	4690      	mov	r8, r2
 800383a:	d82d      	bhi.n	8003898 <__ssputs_r+0x70>
 800383c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003840:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003844:	d026      	beq.n	8003894 <__ssputs_r+0x6c>
 8003846:	6965      	ldr	r5, [r4, #20]
 8003848:	6909      	ldr	r1, [r1, #16]
 800384a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800384e:	eba3 0901 	sub.w	r9, r3, r1
 8003852:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003856:	1c7b      	adds	r3, r7, #1
 8003858:	444b      	add	r3, r9
 800385a:	106d      	asrs	r5, r5, #1
 800385c:	429d      	cmp	r5, r3
 800385e:	bf38      	it	cc
 8003860:	461d      	movcc	r5, r3
 8003862:	0553      	lsls	r3, r2, #21
 8003864:	d527      	bpl.n	80038b6 <__ssputs_r+0x8e>
 8003866:	4629      	mov	r1, r5
 8003868:	f7ff ff52 	bl	8003710 <_malloc_r>
 800386c:	4606      	mov	r6, r0
 800386e:	b360      	cbz	r0, 80038ca <__ssputs_r+0xa2>
 8003870:	6921      	ldr	r1, [r4, #16]
 8003872:	464a      	mov	r2, r9
 8003874:	f000 fae6 	bl	8003e44 <memcpy>
 8003878:	89a3      	ldrh	r3, [r4, #12]
 800387a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800387e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003882:	81a3      	strh	r3, [r4, #12]
 8003884:	6126      	str	r6, [r4, #16]
 8003886:	6165      	str	r5, [r4, #20]
 8003888:	444e      	add	r6, r9
 800388a:	eba5 0509 	sub.w	r5, r5, r9
 800388e:	6026      	str	r6, [r4, #0]
 8003890:	60a5      	str	r5, [r4, #8]
 8003892:	463e      	mov	r6, r7
 8003894:	42be      	cmp	r6, r7
 8003896:	d900      	bls.n	800389a <__ssputs_r+0x72>
 8003898:	463e      	mov	r6, r7
 800389a:	6820      	ldr	r0, [r4, #0]
 800389c:	4632      	mov	r2, r6
 800389e:	4641      	mov	r1, r8
 80038a0:	f000 faa6 	bl	8003df0 <memmove>
 80038a4:	68a3      	ldr	r3, [r4, #8]
 80038a6:	1b9b      	subs	r3, r3, r6
 80038a8:	60a3      	str	r3, [r4, #8]
 80038aa:	6823      	ldr	r3, [r4, #0]
 80038ac:	4433      	add	r3, r6
 80038ae:	6023      	str	r3, [r4, #0]
 80038b0:	2000      	movs	r0, #0
 80038b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b6:	462a      	mov	r2, r5
 80038b8:	f000 fad2 	bl	8003e60 <_realloc_r>
 80038bc:	4606      	mov	r6, r0
 80038be:	2800      	cmp	r0, #0
 80038c0:	d1e0      	bne.n	8003884 <__ssputs_r+0x5c>
 80038c2:	6921      	ldr	r1, [r4, #16]
 80038c4:	4650      	mov	r0, sl
 80038c6:	f7ff feb7 	bl	8003638 <_free_r>
 80038ca:	230c      	movs	r3, #12
 80038cc:	f8ca 3000 	str.w	r3, [sl]
 80038d0:	89a3      	ldrh	r3, [r4, #12]
 80038d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038d6:	81a3      	strh	r3, [r4, #12]
 80038d8:	f04f 30ff 	mov.w	r0, #4294967295
 80038dc:	e7e9      	b.n	80038b2 <__ssputs_r+0x8a>
	...

080038e0 <_svfiprintf_r>:
 80038e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e4:	4698      	mov	r8, r3
 80038e6:	898b      	ldrh	r3, [r1, #12]
 80038e8:	061b      	lsls	r3, r3, #24
 80038ea:	b09d      	sub	sp, #116	@ 0x74
 80038ec:	4607      	mov	r7, r0
 80038ee:	460d      	mov	r5, r1
 80038f0:	4614      	mov	r4, r2
 80038f2:	d510      	bpl.n	8003916 <_svfiprintf_r+0x36>
 80038f4:	690b      	ldr	r3, [r1, #16]
 80038f6:	b973      	cbnz	r3, 8003916 <_svfiprintf_r+0x36>
 80038f8:	2140      	movs	r1, #64	@ 0x40
 80038fa:	f7ff ff09 	bl	8003710 <_malloc_r>
 80038fe:	6028      	str	r0, [r5, #0]
 8003900:	6128      	str	r0, [r5, #16]
 8003902:	b930      	cbnz	r0, 8003912 <_svfiprintf_r+0x32>
 8003904:	230c      	movs	r3, #12
 8003906:	603b      	str	r3, [r7, #0]
 8003908:	f04f 30ff 	mov.w	r0, #4294967295
 800390c:	b01d      	add	sp, #116	@ 0x74
 800390e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003912:	2340      	movs	r3, #64	@ 0x40
 8003914:	616b      	str	r3, [r5, #20]
 8003916:	2300      	movs	r3, #0
 8003918:	9309      	str	r3, [sp, #36]	@ 0x24
 800391a:	2320      	movs	r3, #32
 800391c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003920:	f8cd 800c 	str.w	r8, [sp, #12]
 8003924:	2330      	movs	r3, #48	@ 0x30
 8003926:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003ac4 <_svfiprintf_r+0x1e4>
 800392a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800392e:	f04f 0901 	mov.w	r9, #1
 8003932:	4623      	mov	r3, r4
 8003934:	469a      	mov	sl, r3
 8003936:	f813 2b01 	ldrb.w	r2, [r3], #1
 800393a:	b10a      	cbz	r2, 8003940 <_svfiprintf_r+0x60>
 800393c:	2a25      	cmp	r2, #37	@ 0x25
 800393e:	d1f9      	bne.n	8003934 <_svfiprintf_r+0x54>
 8003940:	ebba 0b04 	subs.w	fp, sl, r4
 8003944:	d00b      	beq.n	800395e <_svfiprintf_r+0x7e>
 8003946:	465b      	mov	r3, fp
 8003948:	4622      	mov	r2, r4
 800394a:	4629      	mov	r1, r5
 800394c:	4638      	mov	r0, r7
 800394e:	f7ff ff6b 	bl	8003828 <__ssputs_r>
 8003952:	3001      	adds	r0, #1
 8003954:	f000 80a7 	beq.w	8003aa6 <_svfiprintf_r+0x1c6>
 8003958:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800395a:	445a      	add	r2, fp
 800395c:	9209      	str	r2, [sp, #36]	@ 0x24
 800395e:	f89a 3000 	ldrb.w	r3, [sl]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 809f 	beq.w	8003aa6 <_svfiprintf_r+0x1c6>
 8003968:	2300      	movs	r3, #0
 800396a:	f04f 32ff 	mov.w	r2, #4294967295
 800396e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003972:	f10a 0a01 	add.w	sl, sl, #1
 8003976:	9304      	str	r3, [sp, #16]
 8003978:	9307      	str	r3, [sp, #28]
 800397a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800397e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003980:	4654      	mov	r4, sl
 8003982:	2205      	movs	r2, #5
 8003984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003988:	484e      	ldr	r0, [pc, #312]	@ (8003ac4 <_svfiprintf_r+0x1e4>)
 800398a:	f7fc fc29 	bl	80001e0 <memchr>
 800398e:	9a04      	ldr	r2, [sp, #16]
 8003990:	b9d8      	cbnz	r0, 80039ca <_svfiprintf_r+0xea>
 8003992:	06d0      	lsls	r0, r2, #27
 8003994:	bf44      	itt	mi
 8003996:	2320      	movmi	r3, #32
 8003998:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800399c:	0711      	lsls	r1, r2, #28
 800399e:	bf44      	itt	mi
 80039a0:	232b      	movmi	r3, #43	@ 0x2b
 80039a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80039a6:	f89a 3000 	ldrb.w	r3, [sl]
 80039aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80039ac:	d015      	beq.n	80039da <_svfiprintf_r+0xfa>
 80039ae:	9a07      	ldr	r2, [sp, #28]
 80039b0:	4654      	mov	r4, sl
 80039b2:	2000      	movs	r0, #0
 80039b4:	f04f 0c0a 	mov.w	ip, #10
 80039b8:	4621      	mov	r1, r4
 80039ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039be:	3b30      	subs	r3, #48	@ 0x30
 80039c0:	2b09      	cmp	r3, #9
 80039c2:	d94b      	bls.n	8003a5c <_svfiprintf_r+0x17c>
 80039c4:	b1b0      	cbz	r0, 80039f4 <_svfiprintf_r+0x114>
 80039c6:	9207      	str	r2, [sp, #28]
 80039c8:	e014      	b.n	80039f4 <_svfiprintf_r+0x114>
 80039ca:	eba0 0308 	sub.w	r3, r0, r8
 80039ce:	fa09 f303 	lsl.w	r3, r9, r3
 80039d2:	4313      	orrs	r3, r2
 80039d4:	9304      	str	r3, [sp, #16]
 80039d6:	46a2      	mov	sl, r4
 80039d8:	e7d2      	b.n	8003980 <_svfiprintf_r+0xa0>
 80039da:	9b03      	ldr	r3, [sp, #12]
 80039dc:	1d19      	adds	r1, r3, #4
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	9103      	str	r1, [sp, #12]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	bfbb      	ittet	lt
 80039e6:	425b      	neglt	r3, r3
 80039e8:	f042 0202 	orrlt.w	r2, r2, #2
 80039ec:	9307      	strge	r3, [sp, #28]
 80039ee:	9307      	strlt	r3, [sp, #28]
 80039f0:	bfb8      	it	lt
 80039f2:	9204      	strlt	r2, [sp, #16]
 80039f4:	7823      	ldrb	r3, [r4, #0]
 80039f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80039f8:	d10a      	bne.n	8003a10 <_svfiprintf_r+0x130>
 80039fa:	7863      	ldrb	r3, [r4, #1]
 80039fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80039fe:	d132      	bne.n	8003a66 <_svfiprintf_r+0x186>
 8003a00:	9b03      	ldr	r3, [sp, #12]
 8003a02:	1d1a      	adds	r2, r3, #4
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	9203      	str	r2, [sp, #12]
 8003a08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a0c:	3402      	adds	r4, #2
 8003a0e:	9305      	str	r3, [sp, #20]
 8003a10:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003ad4 <_svfiprintf_r+0x1f4>
 8003a14:	7821      	ldrb	r1, [r4, #0]
 8003a16:	2203      	movs	r2, #3
 8003a18:	4650      	mov	r0, sl
 8003a1a:	f7fc fbe1 	bl	80001e0 <memchr>
 8003a1e:	b138      	cbz	r0, 8003a30 <_svfiprintf_r+0x150>
 8003a20:	9b04      	ldr	r3, [sp, #16]
 8003a22:	eba0 000a 	sub.w	r0, r0, sl
 8003a26:	2240      	movs	r2, #64	@ 0x40
 8003a28:	4082      	lsls	r2, r0
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	3401      	adds	r4, #1
 8003a2e:	9304      	str	r3, [sp, #16]
 8003a30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a34:	4824      	ldr	r0, [pc, #144]	@ (8003ac8 <_svfiprintf_r+0x1e8>)
 8003a36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003a3a:	2206      	movs	r2, #6
 8003a3c:	f7fc fbd0 	bl	80001e0 <memchr>
 8003a40:	2800      	cmp	r0, #0
 8003a42:	d036      	beq.n	8003ab2 <_svfiprintf_r+0x1d2>
 8003a44:	4b21      	ldr	r3, [pc, #132]	@ (8003acc <_svfiprintf_r+0x1ec>)
 8003a46:	bb1b      	cbnz	r3, 8003a90 <_svfiprintf_r+0x1b0>
 8003a48:	9b03      	ldr	r3, [sp, #12]
 8003a4a:	3307      	adds	r3, #7
 8003a4c:	f023 0307 	bic.w	r3, r3, #7
 8003a50:	3308      	adds	r3, #8
 8003a52:	9303      	str	r3, [sp, #12]
 8003a54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a56:	4433      	add	r3, r6
 8003a58:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a5a:	e76a      	b.n	8003932 <_svfiprintf_r+0x52>
 8003a5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a60:	460c      	mov	r4, r1
 8003a62:	2001      	movs	r0, #1
 8003a64:	e7a8      	b.n	80039b8 <_svfiprintf_r+0xd8>
 8003a66:	2300      	movs	r3, #0
 8003a68:	3401      	adds	r4, #1
 8003a6a:	9305      	str	r3, [sp, #20]
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	f04f 0c0a 	mov.w	ip, #10
 8003a72:	4620      	mov	r0, r4
 8003a74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a78:	3a30      	subs	r2, #48	@ 0x30
 8003a7a:	2a09      	cmp	r2, #9
 8003a7c:	d903      	bls.n	8003a86 <_svfiprintf_r+0x1a6>
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0c6      	beq.n	8003a10 <_svfiprintf_r+0x130>
 8003a82:	9105      	str	r1, [sp, #20]
 8003a84:	e7c4      	b.n	8003a10 <_svfiprintf_r+0x130>
 8003a86:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a8a:	4604      	mov	r4, r0
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e7f0      	b.n	8003a72 <_svfiprintf_r+0x192>
 8003a90:	ab03      	add	r3, sp, #12
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	462a      	mov	r2, r5
 8003a96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad0 <_svfiprintf_r+0x1f0>)
 8003a98:	a904      	add	r1, sp, #16
 8003a9a:	4638      	mov	r0, r7
 8003a9c:	f3af 8000 	nop.w
 8003aa0:	1c42      	adds	r2, r0, #1
 8003aa2:	4606      	mov	r6, r0
 8003aa4:	d1d6      	bne.n	8003a54 <_svfiprintf_r+0x174>
 8003aa6:	89ab      	ldrh	r3, [r5, #12]
 8003aa8:	065b      	lsls	r3, r3, #25
 8003aaa:	f53f af2d 	bmi.w	8003908 <_svfiprintf_r+0x28>
 8003aae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ab0:	e72c      	b.n	800390c <_svfiprintf_r+0x2c>
 8003ab2:	ab03      	add	r3, sp, #12
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	462a      	mov	r2, r5
 8003ab8:	4b05      	ldr	r3, [pc, #20]	@ (8003ad0 <_svfiprintf_r+0x1f0>)
 8003aba:	a904      	add	r1, sp, #16
 8003abc:	4638      	mov	r0, r7
 8003abe:	f000 f879 	bl	8003bb4 <_printf_i>
 8003ac2:	e7ed      	b.n	8003aa0 <_svfiprintf_r+0x1c0>
 8003ac4:	08003f34 	.word	0x08003f34
 8003ac8:	08003f3e 	.word	0x08003f3e
 8003acc:	00000000 	.word	0x00000000
 8003ad0:	08003829 	.word	0x08003829
 8003ad4:	08003f3a 	.word	0x08003f3a

08003ad8 <_printf_common>:
 8003ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003adc:	4616      	mov	r6, r2
 8003ade:	4698      	mov	r8, r3
 8003ae0:	688a      	ldr	r2, [r1, #8]
 8003ae2:	690b      	ldr	r3, [r1, #16]
 8003ae4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	bfb8      	it	lt
 8003aec:	4613      	movlt	r3, r2
 8003aee:	6033      	str	r3, [r6, #0]
 8003af0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003af4:	4607      	mov	r7, r0
 8003af6:	460c      	mov	r4, r1
 8003af8:	b10a      	cbz	r2, 8003afe <_printf_common+0x26>
 8003afa:	3301      	adds	r3, #1
 8003afc:	6033      	str	r3, [r6, #0]
 8003afe:	6823      	ldr	r3, [r4, #0]
 8003b00:	0699      	lsls	r1, r3, #26
 8003b02:	bf42      	ittt	mi
 8003b04:	6833      	ldrmi	r3, [r6, #0]
 8003b06:	3302      	addmi	r3, #2
 8003b08:	6033      	strmi	r3, [r6, #0]
 8003b0a:	6825      	ldr	r5, [r4, #0]
 8003b0c:	f015 0506 	ands.w	r5, r5, #6
 8003b10:	d106      	bne.n	8003b20 <_printf_common+0x48>
 8003b12:	f104 0a19 	add.w	sl, r4, #25
 8003b16:	68e3      	ldr	r3, [r4, #12]
 8003b18:	6832      	ldr	r2, [r6, #0]
 8003b1a:	1a9b      	subs	r3, r3, r2
 8003b1c:	42ab      	cmp	r3, r5
 8003b1e:	dc26      	bgt.n	8003b6e <_printf_common+0x96>
 8003b20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b24:	6822      	ldr	r2, [r4, #0]
 8003b26:	3b00      	subs	r3, #0
 8003b28:	bf18      	it	ne
 8003b2a:	2301      	movne	r3, #1
 8003b2c:	0692      	lsls	r2, r2, #26
 8003b2e:	d42b      	bmi.n	8003b88 <_printf_common+0xb0>
 8003b30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b34:	4641      	mov	r1, r8
 8003b36:	4638      	mov	r0, r7
 8003b38:	47c8      	blx	r9
 8003b3a:	3001      	adds	r0, #1
 8003b3c:	d01e      	beq.n	8003b7c <_printf_common+0xa4>
 8003b3e:	6823      	ldr	r3, [r4, #0]
 8003b40:	6922      	ldr	r2, [r4, #16]
 8003b42:	f003 0306 	and.w	r3, r3, #6
 8003b46:	2b04      	cmp	r3, #4
 8003b48:	bf02      	ittt	eq
 8003b4a:	68e5      	ldreq	r5, [r4, #12]
 8003b4c:	6833      	ldreq	r3, [r6, #0]
 8003b4e:	1aed      	subeq	r5, r5, r3
 8003b50:	68a3      	ldr	r3, [r4, #8]
 8003b52:	bf0c      	ite	eq
 8003b54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b58:	2500      	movne	r5, #0
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	bfc4      	itt	gt
 8003b5e:	1a9b      	subgt	r3, r3, r2
 8003b60:	18ed      	addgt	r5, r5, r3
 8003b62:	2600      	movs	r6, #0
 8003b64:	341a      	adds	r4, #26
 8003b66:	42b5      	cmp	r5, r6
 8003b68:	d11a      	bne.n	8003ba0 <_printf_common+0xc8>
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	e008      	b.n	8003b80 <_printf_common+0xa8>
 8003b6e:	2301      	movs	r3, #1
 8003b70:	4652      	mov	r2, sl
 8003b72:	4641      	mov	r1, r8
 8003b74:	4638      	mov	r0, r7
 8003b76:	47c8      	blx	r9
 8003b78:	3001      	adds	r0, #1
 8003b7a:	d103      	bne.n	8003b84 <_printf_common+0xac>
 8003b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b84:	3501      	adds	r5, #1
 8003b86:	e7c6      	b.n	8003b16 <_printf_common+0x3e>
 8003b88:	18e1      	adds	r1, r4, r3
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	2030      	movs	r0, #48	@ 0x30
 8003b8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003b92:	4422      	add	r2, r4
 8003b94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b9c:	3302      	adds	r3, #2
 8003b9e:	e7c7      	b.n	8003b30 <_printf_common+0x58>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	4622      	mov	r2, r4
 8003ba4:	4641      	mov	r1, r8
 8003ba6:	4638      	mov	r0, r7
 8003ba8:	47c8      	blx	r9
 8003baa:	3001      	adds	r0, #1
 8003bac:	d0e6      	beq.n	8003b7c <_printf_common+0xa4>
 8003bae:	3601      	adds	r6, #1
 8003bb0:	e7d9      	b.n	8003b66 <_printf_common+0x8e>
	...

08003bb4 <_printf_i>:
 8003bb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb8:	7e0f      	ldrb	r7, [r1, #24]
 8003bba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003bbc:	2f78      	cmp	r7, #120	@ 0x78
 8003bbe:	4691      	mov	r9, r2
 8003bc0:	4680      	mov	r8, r0
 8003bc2:	460c      	mov	r4, r1
 8003bc4:	469a      	mov	sl, r3
 8003bc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003bca:	d807      	bhi.n	8003bdc <_printf_i+0x28>
 8003bcc:	2f62      	cmp	r7, #98	@ 0x62
 8003bce:	d80a      	bhi.n	8003be6 <_printf_i+0x32>
 8003bd0:	2f00      	cmp	r7, #0
 8003bd2:	f000 80d1 	beq.w	8003d78 <_printf_i+0x1c4>
 8003bd6:	2f58      	cmp	r7, #88	@ 0x58
 8003bd8:	f000 80b8 	beq.w	8003d4c <_printf_i+0x198>
 8003bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003be0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003be4:	e03a      	b.n	8003c5c <_printf_i+0xa8>
 8003be6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003bea:	2b15      	cmp	r3, #21
 8003bec:	d8f6      	bhi.n	8003bdc <_printf_i+0x28>
 8003bee:	a101      	add	r1, pc, #4	@ (adr r1, 8003bf4 <_printf_i+0x40>)
 8003bf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bf4:	08003c4d 	.word	0x08003c4d
 8003bf8:	08003c61 	.word	0x08003c61
 8003bfc:	08003bdd 	.word	0x08003bdd
 8003c00:	08003bdd 	.word	0x08003bdd
 8003c04:	08003bdd 	.word	0x08003bdd
 8003c08:	08003bdd 	.word	0x08003bdd
 8003c0c:	08003c61 	.word	0x08003c61
 8003c10:	08003bdd 	.word	0x08003bdd
 8003c14:	08003bdd 	.word	0x08003bdd
 8003c18:	08003bdd 	.word	0x08003bdd
 8003c1c:	08003bdd 	.word	0x08003bdd
 8003c20:	08003d5f 	.word	0x08003d5f
 8003c24:	08003c8b 	.word	0x08003c8b
 8003c28:	08003d19 	.word	0x08003d19
 8003c2c:	08003bdd 	.word	0x08003bdd
 8003c30:	08003bdd 	.word	0x08003bdd
 8003c34:	08003d81 	.word	0x08003d81
 8003c38:	08003bdd 	.word	0x08003bdd
 8003c3c:	08003c8b 	.word	0x08003c8b
 8003c40:	08003bdd 	.word	0x08003bdd
 8003c44:	08003bdd 	.word	0x08003bdd
 8003c48:	08003d21 	.word	0x08003d21
 8003c4c:	6833      	ldr	r3, [r6, #0]
 8003c4e:	1d1a      	adds	r2, r3, #4
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6032      	str	r2, [r6, #0]
 8003c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e09c      	b.n	8003d9a <_printf_i+0x1e6>
 8003c60:	6833      	ldr	r3, [r6, #0]
 8003c62:	6820      	ldr	r0, [r4, #0]
 8003c64:	1d19      	adds	r1, r3, #4
 8003c66:	6031      	str	r1, [r6, #0]
 8003c68:	0606      	lsls	r6, r0, #24
 8003c6a:	d501      	bpl.n	8003c70 <_printf_i+0xbc>
 8003c6c:	681d      	ldr	r5, [r3, #0]
 8003c6e:	e003      	b.n	8003c78 <_printf_i+0xc4>
 8003c70:	0645      	lsls	r5, r0, #25
 8003c72:	d5fb      	bpl.n	8003c6c <_printf_i+0xb8>
 8003c74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c78:	2d00      	cmp	r5, #0
 8003c7a:	da03      	bge.n	8003c84 <_printf_i+0xd0>
 8003c7c:	232d      	movs	r3, #45	@ 0x2d
 8003c7e:	426d      	negs	r5, r5
 8003c80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c84:	4858      	ldr	r0, [pc, #352]	@ (8003de8 <_printf_i+0x234>)
 8003c86:	230a      	movs	r3, #10
 8003c88:	e011      	b.n	8003cae <_printf_i+0xfa>
 8003c8a:	6821      	ldr	r1, [r4, #0]
 8003c8c:	6833      	ldr	r3, [r6, #0]
 8003c8e:	0608      	lsls	r0, r1, #24
 8003c90:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c94:	d402      	bmi.n	8003c9c <_printf_i+0xe8>
 8003c96:	0649      	lsls	r1, r1, #25
 8003c98:	bf48      	it	mi
 8003c9a:	b2ad      	uxthmi	r5, r5
 8003c9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c9e:	4852      	ldr	r0, [pc, #328]	@ (8003de8 <_printf_i+0x234>)
 8003ca0:	6033      	str	r3, [r6, #0]
 8003ca2:	bf14      	ite	ne
 8003ca4:	230a      	movne	r3, #10
 8003ca6:	2308      	moveq	r3, #8
 8003ca8:	2100      	movs	r1, #0
 8003caa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003cae:	6866      	ldr	r6, [r4, #4]
 8003cb0:	60a6      	str	r6, [r4, #8]
 8003cb2:	2e00      	cmp	r6, #0
 8003cb4:	db05      	blt.n	8003cc2 <_printf_i+0x10e>
 8003cb6:	6821      	ldr	r1, [r4, #0]
 8003cb8:	432e      	orrs	r6, r5
 8003cba:	f021 0104 	bic.w	r1, r1, #4
 8003cbe:	6021      	str	r1, [r4, #0]
 8003cc0:	d04b      	beq.n	8003d5a <_printf_i+0x1a6>
 8003cc2:	4616      	mov	r6, r2
 8003cc4:	fbb5 f1f3 	udiv	r1, r5, r3
 8003cc8:	fb03 5711 	mls	r7, r3, r1, r5
 8003ccc:	5dc7      	ldrb	r7, [r0, r7]
 8003cce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003cd2:	462f      	mov	r7, r5
 8003cd4:	42bb      	cmp	r3, r7
 8003cd6:	460d      	mov	r5, r1
 8003cd8:	d9f4      	bls.n	8003cc4 <_printf_i+0x110>
 8003cda:	2b08      	cmp	r3, #8
 8003cdc:	d10b      	bne.n	8003cf6 <_printf_i+0x142>
 8003cde:	6823      	ldr	r3, [r4, #0]
 8003ce0:	07df      	lsls	r7, r3, #31
 8003ce2:	d508      	bpl.n	8003cf6 <_printf_i+0x142>
 8003ce4:	6923      	ldr	r3, [r4, #16]
 8003ce6:	6861      	ldr	r1, [r4, #4]
 8003ce8:	4299      	cmp	r1, r3
 8003cea:	bfde      	ittt	le
 8003cec:	2330      	movle	r3, #48	@ 0x30
 8003cee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003cf2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003cf6:	1b92      	subs	r2, r2, r6
 8003cf8:	6122      	str	r2, [r4, #16]
 8003cfa:	f8cd a000 	str.w	sl, [sp]
 8003cfe:	464b      	mov	r3, r9
 8003d00:	aa03      	add	r2, sp, #12
 8003d02:	4621      	mov	r1, r4
 8003d04:	4640      	mov	r0, r8
 8003d06:	f7ff fee7 	bl	8003ad8 <_printf_common>
 8003d0a:	3001      	adds	r0, #1
 8003d0c:	d14a      	bne.n	8003da4 <_printf_i+0x1f0>
 8003d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d12:	b004      	add	sp, #16
 8003d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	f043 0320 	orr.w	r3, r3, #32
 8003d1e:	6023      	str	r3, [r4, #0]
 8003d20:	4832      	ldr	r0, [pc, #200]	@ (8003dec <_printf_i+0x238>)
 8003d22:	2778      	movs	r7, #120	@ 0x78
 8003d24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d28:	6823      	ldr	r3, [r4, #0]
 8003d2a:	6831      	ldr	r1, [r6, #0]
 8003d2c:	061f      	lsls	r7, r3, #24
 8003d2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d32:	d402      	bmi.n	8003d3a <_printf_i+0x186>
 8003d34:	065f      	lsls	r7, r3, #25
 8003d36:	bf48      	it	mi
 8003d38:	b2ad      	uxthmi	r5, r5
 8003d3a:	6031      	str	r1, [r6, #0]
 8003d3c:	07d9      	lsls	r1, r3, #31
 8003d3e:	bf44      	itt	mi
 8003d40:	f043 0320 	orrmi.w	r3, r3, #32
 8003d44:	6023      	strmi	r3, [r4, #0]
 8003d46:	b11d      	cbz	r5, 8003d50 <_printf_i+0x19c>
 8003d48:	2310      	movs	r3, #16
 8003d4a:	e7ad      	b.n	8003ca8 <_printf_i+0xf4>
 8003d4c:	4826      	ldr	r0, [pc, #152]	@ (8003de8 <_printf_i+0x234>)
 8003d4e:	e7e9      	b.n	8003d24 <_printf_i+0x170>
 8003d50:	6823      	ldr	r3, [r4, #0]
 8003d52:	f023 0320 	bic.w	r3, r3, #32
 8003d56:	6023      	str	r3, [r4, #0]
 8003d58:	e7f6      	b.n	8003d48 <_printf_i+0x194>
 8003d5a:	4616      	mov	r6, r2
 8003d5c:	e7bd      	b.n	8003cda <_printf_i+0x126>
 8003d5e:	6833      	ldr	r3, [r6, #0]
 8003d60:	6825      	ldr	r5, [r4, #0]
 8003d62:	6961      	ldr	r1, [r4, #20]
 8003d64:	1d18      	adds	r0, r3, #4
 8003d66:	6030      	str	r0, [r6, #0]
 8003d68:	062e      	lsls	r6, r5, #24
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	d501      	bpl.n	8003d72 <_printf_i+0x1be>
 8003d6e:	6019      	str	r1, [r3, #0]
 8003d70:	e002      	b.n	8003d78 <_printf_i+0x1c4>
 8003d72:	0668      	lsls	r0, r5, #25
 8003d74:	d5fb      	bpl.n	8003d6e <_printf_i+0x1ba>
 8003d76:	8019      	strh	r1, [r3, #0]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	6123      	str	r3, [r4, #16]
 8003d7c:	4616      	mov	r6, r2
 8003d7e:	e7bc      	b.n	8003cfa <_printf_i+0x146>
 8003d80:	6833      	ldr	r3, [r6, #0]
 8003d82:	1d1a      	adds	r2, r3, #4
 8003d84:	6032      	str	r2, [r6, #0]
 8003d86:	681e      	ldr	r6, [r3, #0]
 8003d88:	6862      	ldr	r2, [r4, #4]
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	4630      	mov	r0, r6
 8003d8e:	f7fc fa27 	bl	80001e0 <memchr>
 8003d92:	b108      	cbz	r0, 8003d98 <_printf_i+0x1e4>
 8003d94:	1b80      	subs	r0, r0, r6
 8003d96:	6060      	str	r0, [r4, #4]
 8003d98:	6863      	ldr	r3, [r4, #4]
 8003d9a:	6123      	str	r3, [r4, #16]
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003da2:	e7aa      	b.n	8003cfa <_printf_i+0x146>
 8003da4:	6923      	ldr	r3, [r4, #16]
 8003da6:	4632      	mov	r2, r6
 8003da8:	4649      	mov	r1, r9
 8003daa:	4640      	mov	r0, r8
 8003dac:	47d0      	blx	sl
 8003dae:	3001      	adds	r0, #1
 8003db0:	d0ad      	beq.n	8003d0e <_printf_i+0x15a>
 8003db2:	6823      	ldr	r3, [r4, #0]
 8003db4:	079b      	lsls	r3, r3, #30
 8003db6:	d413      	bmi.n	8003de0 <_printf_i+0x22c>
 8003db8:	68e0      	ldr	r0, [r4, #12]
 8003dba:	9b03      	ldr	r3, [sp, #12]
 8003dbc:	4298      	cmp	r0, r3
 8003dbe:	bfb8      	it	lt
 8003dc0:	4618      	movlt	r0, r3
 8003dc2:	e7a6      	b.n	8003d12 <_printf_i+0x15e>
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	4632      	mov	r2, r6
 8003dc8:	4649      	mov	r1, r9
 8003dca:	4640      	mov	r0, r8
 8003dcc:	47d0      	blx	sl
 8003dce:	3001      	adds	r0, #1
 8003dd0:	d09d      	beq.n	8003d0e <_printf_i+0x15a>
 8003dd2:	3501      	adds	r5, #1
 8003dd4:	68e3      	ldr	r3, [r4, #12]
 8003dd6:	9903      	ldr	r1, [sp, #12]
 8003dd8:	1a5b      	subs	r3, r3, r1
 8003dda:	42ab      	cmp	r3, r5
 8003ddc:	dcf2      	bgt.n	8003dc4 <_printf_i+0x210>
 8003dde:	e7eb      	b.n	8003db8 <_printf_i+0x204>
 8003de0:	2500      	movs	r5, #0
 8003de2:	f104 0619 	add.w	r6, r4, #25
 8003de6:	e7f5      	b.n	8003dd4 <_printf_i+0x220>
 8003de8:	08003f45 	.word	0x08003f45
 8003dec:	08003f56 	.word	0x08003f56

08003df0 <memmove>:
 8003df0:	4288      	cmp	r0, r1
 8003df2:	b510      	push	{r4, lr}
 8003df4:	eb01 0402 	add.w	r4, r1, r2
 8003df8:	d902      	bls.n	8003e00 <memmove+0x10>
 8003dfa:	4284      	cmp	r4, r0
 8003dfc:	4623      	mov	r3, r4
 8003dfe:	d807      	bhi.n	8003e10 <memmove+0x20>
 8003e00:	1e43      	subs	r3, r0, #1
 8003e02:	42a1      	cmp	r1, r4
 8003e04:	d008      	beq.n	8003e18 <memmove+0x28>
 8003e06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e0e:	e7f8      	b.n	8003e02 <memmove+0x12>
 8003e10:	4402      	add	r2, r0
 8003e12:	4601      	mov	r1, r0
 8003e14:	428a      	cmp	r2, r1
 8003e16:	d100      	bne.n	8003e1a <memmove+0x2a>
 8003e18:	bd10      	pop	{r4, pc}
 8003e1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e22:	e7f7      	b.n	8003e14 <memmove+0x24>

08003e24 <_sbrk_r>:
 8003e24:	b538      	push	{r3, r4, r5, lr}
 8003e26:	4d06      	ldr	r5, [pc, #24]	@ (8003e40 <_sbrk_r+0x1c>)
 8003e28:	2300      	movs	r3, #0
 8003e2a:	4604      	mov	r4, r0
 8003e2c:	4608      	mov	r0, r1
 8003e2e:	602b      	str	r3, [r5, #0]
 8003e30:	f7fc fe5a 	bl	8000ae8 <_sbrk>
 8003e34:	1c43      	adds	r3, r0, #1
 8003e36:	d102      	bne.n	8003e3e <_sbrk_r+0x1a>
 8003e38:	682b      	ldr	r3, [r5, #0]
 8003e3a:	b103      	cbz	r3, 8003e3e <_sbrk_r+0x1a>
 8003e3c:	6023      	str	r3, [r4, #0]
 8003e3e:	bd38      	pop	{r3, r4, r5, pc}
 8003e40:	20000228 	.word	0x20000228

08003e44 <memcpy>:
 8003e44:	440a      	add	r2, r1
 8003e46:	4291      	cmp	r1, r2
 8003e48:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e4c:	d100      	bne.n	8003e50 <memcpy+0xc>
 8003e4e:	4770      	bx	lr
 8003e50:	b510      	push	{r4, lr}
 8003e52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e5a:	4291      	cmp	r1, r2
 8003e5c:	d1f9      	bne.n	8003e52 <memcpy+0xe>
 8003e5e:	bd10      	pop	{r4, pc}

08003e60 <_realloc_r>:
 8003e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e64:	4607      	mov	r7, r0
 8003e66:	4614      	mov	r4, r2
 8003e68:	460d      	mov	r5, r1
 8003e6a:	b921      	cbnz	r1, 8003e76 <_realloc_r+0x16>
 8003e6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e70:	4611      	mov	r1, r2
 8003e72:	f7ff bc4d 	b.w	8003710 <_malloc_r>
 8003e76:	b92a      	cbnz	r2, 8003e84 <_realloc_r+0x24>
 8003e78:	f7ff fbde 	bl	8003638 <_free_r>
 8003e7c:	4625      	mov	r5, r4
 8003e7e:	4628      	mov	r0, r5
 8003e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e84:	f000 f81a 	bl	8003ebc <_malloc_usable_size_r>
 8003e88:	4284      	cmp	r4, r0
 8003e8a:	4606      	mov	r6, r0
 8003e8c:	d802      	bhi.n	8003e94 <_realloc_r+0x34>
 8003e8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003e92:	d8f4      	bhi.n	8003e7e <_realloc_r+0x1e>
 8003e94:	4621      	mov	r1, r4
 8003e96:	4638      	mov	r0, r7
 8003e98:	f7ff fc3a 	bl	8003710 <_malloc_r>
 8003e9c:	4680      	mov	r8, r0
 8003e9e:	b908      	cbnz	r0, 8003ea4 <_realloc_r+0x44>
 8003ea0:	4645      	mov	r5, r8
 8003ea2:	e7ec      	b.n	8003e7e <_realloc_r+0x1e>
 8003ea4:	42b4      	cmp	r4, r6
 8003ea6:	4622      	mov	r2, r4
 8003ea8:	4629      	mov	r1, r5
 8003eaa:	bf28      	it	cs
 8003eac:	4632      	movcs	r2, r6
 8003eae:	f7ff ffc9 	bl	8003e44 <memcpy>
 8003eb2:	4629      	mov	r1, r5
 8003eb4:	4638      	mov	r0, r7
 8003eb6:	f7ff fbbf 	bl	8003638 <_free_r>
 8003eba:	e7f1      	b.n	8003ea0 <_realloc_r+0x40>

08003ebc <_malloc_usable_size_r>:
 8003ebc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ec0:	1f18      	subs	r0, r3, #4
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	bfbc      	itt	lt
 8003ec6:	580b      	ldrlt	r3, [r1, r0]
 8003ec8:	18c0      	addlt	r0, r0, r3
 8003eca:	4770      	bx	lr

08003ecc <_init>:
 8003ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ece:	bf00      	nop
 8003ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ed2:	bc08      	pop	{r3}
 8003ed4:	469e      	mov	lr, r3
 8003ed6:	4770      	bx	lr

08003ed8 <_fini>:
 8003ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eda:	bf00      	nop
 8003edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ede:	bc08      	pop	{r3}
 8003ee0:	469e      	mov	lr, r3
 8003ee2:	4770      	bx	lr
