Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Jun 26 08:39:15 2015

drc -z LCD_Control_Test.ncd LCD_Control_Test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   game_ctrl/state[3]_GND_44_o_Mux_291_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   game_ctrl/state[3]_PWR_13_o_Mux_173_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   game_ctrl/state[3]_GND_42_o_Mux_287_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
