

================================================================
== Vivado HLS Report for 'get_centroid_sh_Loop'
================================================================
* Date:           Wed Mar 18 11:34:34 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.250 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1537|     1537| 76.850 us | 76.850 us |  1537|  1537|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |     1536|     1536|        48|          -|          -|    32|    no    |
        | + get_centroid_sh_label7  |       46|       46|         2|          -|          -|    23|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_sum_3 = alloca i32"   --->   Operation 5 'alloca' 'p_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%h_sum_3 = alloca i32"   --->   Operation 6 'alloca' 'h_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_sum_3 = alloca i32"   --->   Operation 7 'alloca' 'v_sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_read_1 = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %c_read)" [./wd_stage_2.h:122]   --->   Operation 9 'read' 'c_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%possible_c_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %possible_c_y)" [./wd_stage_2.h:122]   --->   Operation 10 'read' 'possible_c_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%possible_c_x_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %possible_c_x)" [./wd_stage_2.h:122]   --->   Operation 11 'read' 'possible_c_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_offset_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_offset_read)" [./wd_stage_2.h:122]   --->   Operation 12 'read' 'v_offset_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%h_offset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_offset)" [./wd_stage_2.h:122]   --->   Operation 13 'read' 'h_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h_limit_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_limit)" [./wd_stage_2.h:122]   --->   Operation 14 'read' 'h_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_limit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_limit)" [./wd_stage_2.h:122]   --->   Operation 15 'read' 'v_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %h_offset_out, i16 %h_offset_read)" [./wd_stage_2.h:122]   --->   Operation 16 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_offset_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %v_offset_read_out, i8 %v_offset_read_1)" [./wd_stage_2.h:122]   --->   Operation 18 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %possible_c_x_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %possible_c_x_out, i8 %possible_c_x_read)" [./wd_stage_2.h:122]   --->   Operation 20 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %possible_c_y_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %possible_c_y_out, i32 %possible_c_y_read)" [./wd_stage_2.h:122]   --->   Operation 22 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %c_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i48P(i48* %c_read_out, i48 %c_read_1)" [./wd_stage_2.h:122]   --->   Operation 24 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "store i32 0, i32* %v_sum_3"   --->   Operation 25 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "store i32 0, i32* %h_sum_3"   --->   Operation 26 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "store i32 0, i32* %p_sum_3"   --->   Operation 27 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%h_0_i_i_i_i = phi i6 [ 0, %entry ], [ %h, %.loopexit.loopexit ]"   --->   Operation 29 'phi' 'h_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.42ns)   --->   "%icmp_ln124 = icmp eq i6 %h_0_i_i_i_i, -32" [./wd_stage_2.h:124->./wd_stage_2.h:122]   --->   Operation 30 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%h = add i6 %h_0_i_i_i_i, 1" [./wd_stage_2.h:124->./wd_stage_2.h:122]   --->   Operation 32 'add' 'h' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.exit, label %.preheader.preheader.i.i.i.i" [./wd_stage_2.h:124->./wd_stage_2.h:122]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i6 %h_0_i_i_i_i to i32" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 34 'zext' 'zext_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i6 %h_0_i_i_i_i to i10" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 35 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i6 %h_0_i_i_i_i to i16" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 36 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.42ns)   --->   "%icmp_ln126 = icmp ult i16 %zext_ln126_2, %h_limit_read" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 37 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln124)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader.i.i.i.i" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 38 'br' <Predicate = (!icmp_ln124)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_sum_3_load = load i32* %p_sum_3" [./wd_stage_2.h:122]   --->   Operation 39 'load' 'p_sum_3_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%h_sum_3_load = load i32* %h_sum_3" [./wd_stage_2.h:122]   --->   Operation 40 'load' 'h_sum_3_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%v_sum_3_load = load i32* %v_sum_3" [./wd_stage_2.h:122]   --->   Operation 41 'load' 'v_sum_3_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32 } undef, i32 %v_sum_3_load, 0" [./wd_stage_2.h:122]   --->   Operation 42 'insertvalue' 'mrv' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32 } %mrv, i32 %h_sum_3_load, 1" [./wd_stage_2.h:122]   --->   Operation 43 'insertvalue' 'mrv_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32 } %mrv_1, i32 %p_sum_3_load, 2" [./wd_stage_2.h:122]   --->   Operation 44 'insertvalue' 'mrv_2' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret { i32, i32, i32 } %mrv_2" [./wd_stage_2.h:122]   --->   Operation 45 'ret' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%v_0_i_i_i_i = phi i5 [ %v, %hls_label_10 ], [ 0, %.preheader.preheader.i.i.i.i ]"   --->   Operation 46 'phi' 'v_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i5 %v_0_i_i_i_i to i8" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 47 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.36ns)   --->   "%icmp_ln125 = icmp eq i5 %v_0_i_i_i_i, -9" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 48 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)"   --->   Operation 49 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.78ns)   --->   "%v = add i5 %v_0_i_i_i_i, 1" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 50 'add' 'v' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.loopexit.loopexit, label %hls_label_10" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.55ns)   --->   "%icmp_ln126_1 = icmp ult i8 %zext_ln125, %v_limit_read" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 52 'icmp' 'icmp_ln126_1' <Predicate = (!icmp_ln125)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln126 = and i1 %icmp_ln126, %icmp_ln126_1" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 53 'and' 'and_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v_0_i_i_i_i, i5 0)" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln127 = add i10 %zext_ln126_1, %shl_ln" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 55 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i10 %add_ln127 to i64" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 56 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%micro_roi_data_V_add = getelementptr [736 x i8]* %micro_roi_data_V, i64 0, i64 %zext_ln127_1" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 57 'getelementptr' 'micro_roi_data_V_add' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%micro_roi_data_V_loa = load i8* %micro_roi_data_V_add, align 1" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 58 'load' 'micro_roi_data_V_loa' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 736> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 59 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.25>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_sum_3_load_1 = load i32* %p_sum_3" [./wd_stage_2.h:130->./wd_stage_2.h:122]   --->   Operation 60 'load' 'p_sum_3_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%h_sum_3_load_1 = load i32* %h_sum_3" [./wd_stage_2.h:129->./wd_stage_2.h:122]   --->   Operation 61 'load' 'h_sum_3_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%v_sum_3_load_1 = load i32* %v_sum_3" [./wd_stage_2.h:128->./wd_stage_2.h:122]   --->   Operation 62 'load' 'v_sum_3_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 63 'specregionbegin' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str18) nounwind" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %v_0_i_i_i_i to i32" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 65 'zext' 'zext_ln127' <Predicate = (and_ln126)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%micro_roi_data_V_loa = load i8* %micro_roi_data_V_add, align 1" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 66 'load' 'micro_roi_data_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 736> <RAM>
ST_4 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln895 = icmp eq i8 %micro_roi_data_V_loa, 0" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 67 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.55ns)   --->   "%v_sum = add i32 %zext_ln127, %v_sum_3_load_1" [./wd_stage_2.h:128->./wd_stage_2.h:122]   --->   Operation 68 'add' 'v_sum' <Predicate = (and_ln126)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.55ns)   --->   "%h_sum = add i32 %zext_ln126, %h_sum_3_load_1" [./wd_stage_2.h:129->./wd_stage_2.h:122]   --->   Operation 69 'add' 'h_sum' <Predicate = (and_ln126)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.55ns)   --->   "%p_sum = add i32 %p_sum_3_load_1, 1" [./wd_stage_2.h:130->./wd_stage_2.h:122]   --->   Operation 70 'add' 'p_sum' <Predicate = (and_ln126)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node v_sum_5)   --->   "%v_sum_4 = select i1 %and_ln126, i32 %v_sum, i32 %v_sum_3_load_1" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 71 'select' 'v_sum_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln895 = and i1 %and_ln126, %icmp_ln895" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 72 'and' 'and_ln895' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.69ns) (out node of the LUT)   --->   "%v_sum_5 = select i1 %and_ln895, i32 %v_sum_3_load_1, i32 %v_sum_4" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 73 'select' 'v_sum_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node h_sum_5)   --->   "%h_sum_4 = select i1 %and_ln126, i32 %h_sum, i32 %h_sum_3_load_1" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 74 'select' 'h_sum_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.69ns) (out node of the LUT)   --->   "%h_sum_5 = select i1 %and_ln895, i32 %h_sum_3_load_1, i32 %h_sum_4" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 75 'select' 'h_sum_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_sum_5)   --->   "%p_sum_4 = select i1 %and_ln126, i32 %p_sum, i32 %p_sum_3_load_1" [./wd_stage_2.h:126->./wd_stage_2.h:122]   --->   Operation 76 'select' 'p_sum_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_sum_5 = select i1 %and_ln895, i32 %p_sum_3_load_1, i32 %p_sum_4" [./wd_stage_2.h:127->./wd_stage_2.h:122]   --->   Operation 77 'select' 'p_sum_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_i_i)" [./wd_stage_2.h:132->./wd_stage_2.h:122]   --->   Operation 78 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "store i32 %v_sum_5, i32* %v_sum_3" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 79 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 80 [1/1] (1.76ns)   --->   "store i32 %h_sum_5, i32* %h_sum_3" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 81 [1/1] (1.76ns)   --->   "store i32 %p_sum_5, i32* %p_sum_3" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 81 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i.i" [./wd_stage_2.h:125->./wd_stage_2.h:122]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read on port 'c_read' (./wd_stage_2.h:122) [18]  (0 ns)
	fifo write on port 'c_read_out' (./wd_stage_2.h:122) [33]  (3.63 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', ./wd_stage_2.h:124->./wd_stage_2.h:122) [39]  (0 ns)
	'icmp' operation ('icmp_ln126', ./wd_stage_2.h:126->./wd_stage_2.h:122) [48]  (2.43 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'phi' operation ('v') with incoming values : ('v', ./wd_stage_2.h:125->./wd_stage_2.h:122) [51]  (0 ns)
	'add' operation ('add_ln127', ./wd_stage_2.h:127->./wd_stage_2.h:122) [67]  (1.73 ns)
	'getelementptr' operation ('micro_roi_data_V_add', ./wd_stage_2.h:127->./wd_stage_2.h:122) [69]  (0 ns)
	'load' operation ('micro_roi_data_V_loa', ./wd_stage_2.h:127->./wd_stage_2.h:122) on array 'micro_roi_data_V' [70]  (3.25 ns)

 <State 4>: 8.25ns
The critical path consists of the following:
	'load' operation ('micro_roi_data_V_loa', ./wd_stage_2.h:127->./wd_stage_2.h:122) on array 'micro_roi_data_V' [70]  (3.25 ns)
	'icmp' operation ('icmp_ln895', ./wd_stage_2.h:127->./wd_stage_2.h:122) [71]  (1.55 ns)
	'and' operation ('and_ln895', ./wd_stage_2.h:127->./wd_stage_2.h:122) [76]  (0.978 ns)
	'select' operation ('v_sum', ./wd_stage_2.h:127->./wd_stage_2.h:122) [77]  (0.698 ns)
	'store' operation ('store_ln125', ./wd_stage_2.h:125->./wd_stage_2.h:122) of variable 'v_sum', ./wd_stage_2.h:127->./wd_stage_2.h:122 on local variable 'v_sum' [83]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
