# do FSM.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:31 on Jun 17,2023
# vlog -work work FSM.vo 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 11:38:31 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:31 on Jun 17,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module FSM_vlg_vec_tst
# 
# Top level modules:
# 	FSM_vlg_vec_tst
# End time: 11:38:31 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.FSM_vlg_vec_tst 
# Start time: 11:38:31 on Jun 17,2023
# Loading work.FSM_vlg_vec_tst
# Loading work.FSM
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#23
# ** Note: $finish    : Waveform.vwf.vt(52)
#    Time: 1 us  Iteration: 0  Instance: /FSM_vlg_vec_tst
# End time: 11:38:32 on Jun 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
