# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/edac/cadence,edac#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Cadence DDR2/3 Controller

maintainers:
  - Phil Edworthy <phil.edworthy@renesas.com>
  - Gareth Williams <gareth.williams.jx@renesas.com>

description: |
  EDAC node is defined to describe DDR error detection and correction for the
  Cadence DDR Controller.

properties:

  compatible:
    const: cadence,ddr-ctrl

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    items:
      - description: Bus clk
      - description: Peripheral clk

required:
  - compatible
  - reg
  - interrupts
  - clocks

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/clock/r9a06g032-sysctrl.h>

    ddrctrl: memory-controller@4000d000 {
      compatible = "cadence,ddr-ctrl";
      reg = <0x4000d000 0x1000>;
      interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
      clocks = <&sysctrl R9A06G032_CLK_DDRC>, <&sysctrl R9A06G032_HCLK_DDRC>;
    };
