D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe  -osyn  D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\synwork\top_level_comp.srs  -top  top_level  -prodtype  synplify_pro  -nostructver -I d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\  -I D:\ispLEVER_Classic2_1\synpbase\lib  -v2001  -encrypt  -pro  -dmgen  D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\dm  -compiler_compatible -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\isp_lab3.h -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\counter_n.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\width_trans.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\bit5_full_adder.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\ledscan_n.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\random_gen.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\clk_gen.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\controller.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\debouncer.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\top_level.v -loga  D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\top_level.srr 
rc:1 success:1
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\synwork\top_level_comp.srs|o|1682641559|16886
D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v|i|1336476608|12168
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\isp_lab3.h|i|1682177191|0
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\counter_n.v|i|1682188048|1511
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\width_trans.v|i|1682068099|339
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\bit5_full_adder.v|i|1682184336|744
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\ledscan_n.v|i|1682186942|8802
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\random_gen.v|i|1682183243|439
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\clk_gen.v|i|1682641146|729
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\controller.v|i|1682063037|678
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\debouncer.v|i|1682038022|413
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\top_level.v|i|1682641202|2184
D:\myducuments\_junior_1\electricsystemdesign\isp_lab3\top_level.srr|o|1682641559|4868
D:\ispLEVER_Classic2_1\synpbase\bin\c_ver.exe|i|1401198650|2292224
D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe|i|1401198850|5829632
