// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/29/2020 22:02:13"

// 
// Device: Altera EP4CGX150DF31I7AD Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memoryfile (
	clk,
	address,
	dataIn,
	dataOut,
	we);
input 	clk;
input 	[15:0] address;
input 	[31:0] dataIn;
output 	[31:0] dataOut;
input 	we;

// Design Ports Information
// dataOut[0]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[7]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[8]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[9]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[10]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[11]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[13]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[14]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[16]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[17]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[18]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[19]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[20]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[21]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[22]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[23]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[24]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[25]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[26]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[27]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[28]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[29]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[30]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOut[31]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_T29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[0]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[1]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[9]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[10]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[11]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[12]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[13]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[14]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[15]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[16]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[17]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[18]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[19]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[20]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[21]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[22]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[23]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[24]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[25]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[26]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[27]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[28]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[29]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[30]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[31]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("memoryfile_7_1200mv_-40c_v_slow.sdo");
// synopsys translate_on

wire \dataOut[0]~output_o ;
wire \dataOut[1]~output_o ;
wire \dataOut[2]~output_o ;
wire \dataOut[3]~output_o ;
wire \dataOut[4]~output_o ;
wire \dataOut[5]~output_o ;
wire \dataOut[6]~output_o ;
wire \dataOut[7]~output_o ;
wire \dataOut[8]~output_o ;
wire \dataOut[9]~output_o ;
wire \dataOut[10]~output_o ;
wire \dataOut[11]~output_o ;
wire \dataOut[12]~output_o ;
wire \dataOut[13]~output_o ;
wire \dataOut[14]~output_o ;
wire \dataOut[15]~output_o ;
wire \dataOut[16]~output_o ;
wire \dataOut[17]~output_o ;
wire \dataOut[18]~output_o ;
wire \dataOut[19]~output_o ;
wire \dataOut[20]~output_o ;
wire \dataOut[21]~output_o ;
wire \dataOut[22]~output_o ;
wire \dataOut[23]~output_o ;
wire \dataOut[24]~output_o ;
wire \dataOut[25]~output_o ;
wire \dataOut[26]~output_o ;
wire \dataOut[27]~output_o ;
wire \dataOut[28]~output_o ;
wire \dataOut[29]~output_o ;
wire \dataOut[30]~output_o ;
wire \dataOut[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \address[13]~input_o ;
wire \mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \we~input_o ;
wire \address[14]~input_o ;
wire \address[15]~input_o ;
wire \mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ;
wire \dataIn[0]~input_o ;
wire \address[0]~input_o ;
wire \address[1]~input_o ;
wire \address[2]~input_o ;
wire \address[3]~input_o ;
wire \address[4]~input_o ;
wire \address[5]~input_o ;
wire \address[6]~input_o ;
wire \address[7]~input_o ;
wire \address[8]~input_o ;
wire \address[9]~input_o ;
wire \address[10]~input_o ;
wire \address[11]~input_o ;
wire \address[12]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a224~portbdataout ;
wire \mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a160~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout ;
wire \mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout ;
wire \mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout ;
wire \mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout ;
wire \dataIn[1]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a225~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a161~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a193~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout ;
wire \dataIn[2]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a162~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a226~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a130~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a194~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout ;
wire \dataIn[3]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a163~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a227~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a131~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a195~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout ;
wire \dataIn[4]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a196~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a132~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a228~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a164~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout ;
wire \dataIn[5]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a165~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a229~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a197~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a133~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout ;
wire \dataIn[6]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a166~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a230~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a134~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a198~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout ;
wire \dataIn[7]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a231~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a167~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a135~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a199~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout ;
wire \dataIn[8]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a136~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a200~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[8]~52_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a232~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[8]~51_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[8]~49_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[8]~48_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[8]~50_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[8]~53_combout ;
wire \dataIn[9]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a201~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a137~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[9]~58_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a233~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a169~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[9]~57_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[9]~55_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[9]~54_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[9]~56_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[9]~59_combout ;
wire \dataIn[10]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a234~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a170~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[10]~63_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a138~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a202~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[10]~64_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[10]~60_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[10]~61_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[10]~62_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[10]~65_combout ;
wire \dataIn[11]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a203~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a139~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[11]~70_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a235~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a171~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[11]~69_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[11]~66_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[11]~67_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[11]~68_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[11]~71_combout ;
wire \dataIn[12]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a204~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a140~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[12]~76_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[12]~73_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[12]~72_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[12]~74_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a172~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a236~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[12]~75_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[12]~77_combout ;
wire \dataIn[13]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a205~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a141~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[13]~82_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a237~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a173~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[13]~81_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[13]~78_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[13]~79_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[13]~80_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[13]~83_combout ;
wire \dataIn[14]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a142~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a206~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[14]~88_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a238~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a174~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[14]~87_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[14]~85_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[14]~84_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[14]~86_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[14]~89_combout ;
wire \dataIn[15]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a143~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a207~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[15]~94_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[15]~91_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[15]~90_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[15]~92_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a175~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a239~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[15]~93_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[15]~95_combout ;
wire \dataIn[16]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a176~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a240~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[16]~99_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a208~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[16]~100_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[16]~96_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[16]~97_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[16]~98_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[16]~101_combout ;
wire \dataIn[17]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[17]~103_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[17]~102_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[17]~104_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a241~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a177~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[17]~105_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a209~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[17]~106_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[17]~107_combout ;
wire \dataIn[18]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a210~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a146~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[18]~112_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a178~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a242~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[18]~111_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[18]~109_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[18]~108_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[18]~110_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[18]~113_combout ;
wire \dataIn[19]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a147~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a211~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[19]~118_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a243~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a179~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[19]~117_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[19]~115_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[19]~114_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[19]~116_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[19]~119_combout ;
wire \dataIn[20]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a244~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a180~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[20]~123_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a212~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a148~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[20]~124_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[20]~121_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[20]~120_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[20]~122_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[20]~125_combout ;
wire \dataIn[21]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a245~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a181~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[21]~129_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a213~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a149~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[21]~130_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[21]~127_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[21]~126_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[21]~128_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[21]~131_combout ;
wire \dataIn[22]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[22]~133_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[22]~132_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[22]~134_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a182~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a246~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[22]~135_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a214~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a150~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[22]~136_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[22]~137_combout ;
wire \dataIn[23]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a183~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a247~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[23]~141_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a151~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a215~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[23]~142_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[23]~139_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[23]~138_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[23]~140_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[23]~143_combout ;
wire \dataIn[24]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[24]~145_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[24]~144_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[24]~146_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a216~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a152~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[24]~148_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a248~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a184~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[24]~147_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[24]~149_combout ;
wire \dataIn[25]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a153~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a217~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[25]~154_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[25]~150_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[25]~151_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[25]~152_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a249~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a185~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[25]~153_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[25]~155_combout ;
wire \dataIn[26]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a250~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a186~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[26]~159_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[26]~157_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[26]~156_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[26]~158_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a154~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a218~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[26]~160_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[26]~161_combout ;
wire \dataIn[27]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[27]~163_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[27]~162_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[27]~164_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a219~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a155~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[27]~166_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a251~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a187~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[27]~165_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[27]~167_combout ;
wire \dataIn[28]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[28]~168_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[28]~169_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[28]~170_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a188~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a252~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[28]~171_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a220~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a156~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[28]~172_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[28]~173_combout ;
wire \dataIn[29]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[29]~175_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[29]~174_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[29]~176_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a253~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a189~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[29]~177_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a157~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a221~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[29]~178_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[29]~179_combout ;
wire \dataIn[30]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[30]~181_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[30]~180_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[30]~182_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a158~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a222~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[30]~184_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a190~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a254~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[30]~183_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[30]~185_combout ;
wire \dataIn[31]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a159~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a223~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[31]~190_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a255~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a191~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[31]~189_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[31]~186_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \mem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[31]~187_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[31]~188_combout ;
wire \mem_rtl_0|auto_generated|mux3|result_node[31]~191_combout ;
wire [2:0] \mem_rtl_0|auto_generated|address_reg_b ;

wire [0:0] \mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;

assign \mem_rtl_0|auto_generated|ram_block1a96~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a64~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a224~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a160~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a192~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a128~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a97~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a65~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a225~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a161~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a193~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a129~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a98~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a66~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a226~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a162~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a194~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a130~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a99~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a67~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a227~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a163~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a195~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a131~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a100~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a68~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a228~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a164~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a196~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a132~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a101~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a69~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a229~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a165~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a197~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a133~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a102~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a70~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a230~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a166~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a198~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a134~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a103~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a71~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a231~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a167~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a199~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a135~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a104~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a232~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a168~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a200~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a136~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a105~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a73~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a233~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a169~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a201~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a137~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a106~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a74~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a234~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a170~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a202~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a138~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a107~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a75~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a235~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a171~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a203~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a139~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a108~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a76~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a236~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a172~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a204~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a140~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a109~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a77~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a237~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a173~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a205~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a141~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a110~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a78~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a238~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a174~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a206~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a142~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a111~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a79~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a239~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a175~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a207~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a143~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a112~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a80~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a240~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a176~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a208~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a144~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a113~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a81~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a241~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a177~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a209~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a145~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a114~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a82~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a242~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a178~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a210~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a146~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a115~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a83~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a243~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a179~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a211~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a147~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a116~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a84~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a244~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a180~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a212~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a148~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a117~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a85~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a245~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a181~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a213~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a149~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a118~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a86~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a246~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a182~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a214~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a150~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a119~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a87~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a247~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a183~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a215~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a151~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a120~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a88~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a248~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a184~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a216~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a152~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a121~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a89~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a249~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a185~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a217~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a153~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a122~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a90~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a250~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a186~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a218~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a154~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a123~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a91~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a251~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a187~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a219~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a155~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a124~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a92~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a252~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a188~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a220~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a156~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a125~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a93~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a253~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a189~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a221~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a157~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a126~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a94~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a254~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a190~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a222~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a158~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a127~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a95~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a255~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a191~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a223~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a159~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \dataOut[0]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[0]~output .bus_hold = "false";
defparam \dataOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N2
cycloneiv_io_obuf \dataOut[1]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[1]~output .bus_hold = "false";
defparam \dataOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N2
cycloneiv_io_obuf \dataOut[2]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[2]~output .bus_hold = "false";
defparam \dataOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N16
cycloneiv_io_obuf \dataOut[3]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[3]~output .bus_hold = "false";
defparam \dataOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N23
cycloneiv_io_obuf \dataOut[4]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[4]~output .bus_hold = "false";
defparam \dataOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N9
cycloneiv_io_obuf \dataOut[5]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[5]~output .bus_hold = "false";
defparam \dataOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N9
cycloneiv_io_obuf \dataOut[6]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[6]~output .bus_hold = "false";
defparam \dataOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N16
cycloneiv_io_obuf \dataOut[7]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[7]~output .bus_hold = "false";
defparam \dataOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N2
cycloneiv_io_obuf \dataOut[8]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[8]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[8]~output .bus_hold = "false";
defparam \dataOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N9
cycloneiv_io_obuf \dataOut[9]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[9]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[9]~output .bus_hold = "false";
defparam \dataOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N9
cycloneiv_io_obuf \dataOut[10]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[10]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[10]~output .bus_hold = "false";
defparam \dataOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N2
cycloneiv_io_obuf \dataOut[11]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[11]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[11]~output .bus_hold = "false";
defparam \dataOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N23
cycloneiv_io_obuf \dataOut[12]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[12]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[12]~output .bus_hold = "false";
defparam \dataOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N9
cycloneiv_io_obuf \dataOut[13]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[13]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[13]~output .bus_hold = "false";
defparam \dataOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N2
cycloneiv_io_obuf \dataOut[14]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[14]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[14]~output .bus_hold = "false";
defparam \dataOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneiv_io_obuf \dataOut[15]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[15]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[15]~output .bus_hold = "false";
defparam \dataOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneiv_io_obuf \dataOut[16]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[16]~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[16]~output .bus_hold = "false";
defparam \dataOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneiv_io_obuf \dataOut[17]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[17]~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[17]~output .bus_hold = "false";
defparam \dataOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y39_N2
cycloneiv_io_obuf \dataOut[18]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[18]~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[18]~output .bus_hold = "false";
defparam \dataOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y39_N9
cycloneiv_io_obuf \dataOut[19]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[19]~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[19]~output .bus_hold = "false";
defparam \dataOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N2
cycloneiv_io_obuf \dataOut[20]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[20]~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[20]~output .bus_hold = "false";
defparam \dataOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N9
cycloneiv_io_obuf \dataOut[21]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[21]~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[21]~output .bus_hold = "false";
defparam \dataOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N2
cycloneiv_io_obuf \dataOut[22]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[22]~137_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[22]~output .bus_hold = "false";
defparam \dataOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N9
cycloneiv_io_obuf \dataOut[23]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[23]~143_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[23]~output .bus_hold = "false";
defparam \dataOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N9
cycloneiv_io_obuf \dataOut[24]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[24]~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[24]~output .bus_hold = "false";
defparam \dataOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N23
cycloneiv_io_obuf \dataOut[25]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[25]~155_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[25]~output .bus_hold = "false";
defparam \dataOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneiv_io_obuf \dataOut[26]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[26]~161_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[26]~output .bus_hold = "false";
defparam \dataOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N2
cycloneiv_io_obuf \dataOut[27]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[27]~167_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[27]~output .bus_hold = "false";
defparam \dataOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N16
cycloneiv_io_obuf \dataOut[28]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[28]~173_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[28]~output .bus_hold = "false";
defparam \dataOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N2
cycloneiv_io_obuf \dataOut[29]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[29]~179_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[29]~output .bus_hold = "false";
defparam \dataOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N2
cycloneiv_io_obuf \dataOut[30]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[30]~185_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[30]~output .bus_hold = "false";
defparam \dataOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N2
cycloneiv_io_obuf \dataOut[31]~output (
	.i(\mem_rtl_0|auto_generated|mux3|result_node[31]~191_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataOut[31]~output .bus_hold = "false";
defparam \dataOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N8
cycloneiv_io_ibuf \address[13]~input (
	.i(address[13]),
	.ibar(gnd),
	.o(\address[13]~input_o ));
// synopsys translate_off
defparam \address[13]~input .bus_hold = "false";
defparam \address[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = \address[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[13]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_rtl_0|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N1
cycloneiv_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X109_Y52_N17
dffeas \mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N1
cycloneiv_io_ibuf \address[14]~input (
	.i(address[14]),
	.ibar(gnd),
	.o(\address[14]~input_o ));
// synopsys translate_off
defparam \address[14]~input .bus_hold = "false";
defparam \address[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N8
cycloneiv_io_ibuf \address[15]~input (
	.i(address[15]),
	.ibar(gnd),
	.o(\address[15]~input_o ));
// synopsys translate_off
defparam \address[15]~input .bus_hold = "false";
defparam \address[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout  = (\address[14]~input_o  & (\address[13]~input_o  & (\we~input_o  & \address[15]~input_o )))

	.dataa(\address[14]~input_o ),
	.datab(\address[13]~input_o ),
	.datac(\we~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0 .lut_mask = 16'h8000;
defparam \mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N1
cycloneiv_io_ibuf \dataIn[0]~input (
	.i(dataIn[0]),
	.ibar(gnd),
	.o(\dataIn[0]~input_o ));
// synopsys translate_off
defparam \dataIn[0]~input .bus_hold = "false";
defparam \dataIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y80_N1
cycloneiv_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N1
cycloneiv_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N8
cycloneiv_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N1
cycloneiv_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N8
cycloneiv_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N8
cycloneiv_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y78_N1
cycloneiv_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N8
cycloneiv_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N8
cycloneiv_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N1
cycloneiv_io_ibuf \address[10]~input (
	.i(address[10]),
	.ibar(gnd),
	.o(\address[10]~input_o ));
// synopsys translate_off
defparam \address[10]~input .bus_hold = "false";
defparam \address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N1
cycloneiv_io_ibuf \address[11]~input (
	.i(address[11]),
	.ibar(gnd),
	.o(\address[11]~input_o ));
// synopsys translate_off
defparam \address[11]~input .bus_hold = "false";
defparam \address[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N1
cycloneiv_io_ibuf \address[12]~input (
	.i(address[12]),
	.ibar(gnd),
	.o(\address[12]~input_o ));
// synopsys translate_off
defparam \address[12]~input .bus_hold = "false";
defparam \address[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y71_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a224 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = \address[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[14]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \mem_rtl_0|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y52_N27
dffeas \mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\we~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout  = (!\address[14]~input_o  & (\address[13]~input_o  & (\we~input_o  & \address[15]~input_o )))

	.dataa(\address[14]~input_o ),
	.datab(\address[13]~input_o ),
	.datac(\we~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0 .lut_mask = 16'h4000;
defparam \mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y76_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[0]~3 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a224~portbdataout )) # (!\mem_rtl_0|auto_generated|address_reg_b 
// [1] & ((\mem_rtl_0|auto_generated|ram_block1a160~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a224~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a160~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~3 .lut_mask = 16'h8A80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout  = (!\address[14]~input_o  & (\address[13]~input_o  & (\we~input_o  & !\address[15]~input_o )))

	.dataa(\address[14]~input_o ),
	.datab(\address[13]~input_o ),
	.datac(\we~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0 .lut_mask = 16'h0040;
defparam \mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y81_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout  = (\address[14]~input_o  & (\address[13]~input_o  & (\we~input_o  & !\address[15]~input_o )))

	.dataa(\address[14]~input_o ),
	.datab(\address[13]~input_o ),
	.datac(\we~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0 .lut_mask = 16'h0080;
defparam \mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y73_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a96~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a32~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'hA820;
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y52_N21
dffeas \mem_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\we~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \mem_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout  = (\address[14]~input_o  & (!\address[13]~input_o  & (\we~input_o  & !\address[15]~input_o )))

	.dataa(\address[14]~input_o ),
	.datab(\address[13]~input_o ),
	.datac(\we~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0 .lut_mask = 16'h0020;
defparam \mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y75_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout  = (!\address[14]~input_o  & (!\address[13]~input_o  & (\we~input_o  & !\address[15]~input_o )))

	.dataa(\address[14]~input_o ),
	.datab(\address[13]~input_o ),
	.datac(\we~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0 .lut_mask = 16'h0010;
defparam \mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y74_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a64~portbdataout )) # (!\mem_rtl_0|auto_generated|address_reg_b 
// [1] & ((\mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'h5140;
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~2 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout  = (\address[14]~input_o  & (!\address[13]~input_o  & (\we~input_o  & \address[15]~input_o )))

	.dataa(\address[14]~input_o ),
	.datab(\address[13]~input_o ),
	.datac(\we~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0 .lut_mask = 16'h2000;
defparam \mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y79_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout  = (!\address[14]~input_o  & (!\address[13]~input_o  & (\we~input_o  & \address[15]~input_o )))

	.dataa(\address[14]~input_o ),
	.datab(\address[13]~input_o ),
	.datac(\we~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0 .lut_mask = 16'h1000;
defparam \mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y71_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a192~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a128~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h5140;
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[0]~3_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[0]~2_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFCEC;
defparam \mem_rtl_0|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N8
cycloneiv_io_ibuf \dataIn[1]~input (
	.i(dataIn[1]),
	.ibar(gnd),
	.o(\dataIn[1]~input_o ));
// synopsys translate_off
defparam \dataIn[1]~input .bus_hold = "false";
defparam \dataIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X94_Y40_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a225 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a225 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y42_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[1]~9 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a225~portbdataout )) # (!\mem_rtl_0|auto_generated|address_reg_b 
// [1] & ((\mem_rtl_0|auto_generated|ram_block1a161~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a225~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a161~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~9 .lut_mask = 16'h8A80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y39_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a193 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y38_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[1]~10 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a193~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a129~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a193~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~10 .lut_mask = 16'h4540;
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y41_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y42_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[1]~6 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a97~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a33~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~6 .lut_mask = 16'hA808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y43_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y43_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[1]~7 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a65~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~7 .lut_mask = 16'h5404;
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[1]~8 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout )))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.datac(gnd),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[1]~7_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~8 .lut_mask = 16'h5544;
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[1]~11 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[1]~9_combout ),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[1]~10_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~11 .lut_mask = 16'hFFA8;
defparam \mem_rtl_0|auto_generated|mux3|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y91_N8
cycloneiv_io_ibuf \dataIn[2]~input (
	.i(dataIn[2]),
	.ibar(gnd),
	.o(\dataIn[2]~input_o ));
// synopsys translate_off
defparam \dataIn[2]~input .bus_hold = "false";
defparam \dataIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X52_Y69_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y70_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a226 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[2]~15 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a226~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a162~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a162~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a226~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~15 .lut_mask = 16'hC808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y67_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y73_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[2]~12 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a98~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a34~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~12 .lut_mask = 16'hC808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y74_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y68_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[2]~13 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a66~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~13 .lut_mask = 16'h3120;
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[2]~14 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[2]~12_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~14 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y65_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y78_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a194 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[2]~16 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a194~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a130~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a130~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a194~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~16 .lut_mask = 16'h5410;
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[2]~17 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~17 .lut_mask = 16'hFCEC;
defparam \mem_rtl_0|auto_generated|mux3|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N15
cycloneiv_io_ibuf \dataIn[3]~input (
	.i(dataIn[3]),
	.ibar(gnd),
	.o(\dataIn[3]~input_o ));
// synopsys translate_off
defparam \dataIn[3]~input .bus_hold = "false";
defparam \dataIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X36_Y74_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y72_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[3]~19 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a67~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~19 .lut_mask = 16'h3120;
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y72_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y73_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[3]~18 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a99~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a35~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~18 .lut_mask = 16'hC808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[3]~20 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[3]~19_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[3]~18_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~20 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y75_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y71_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a227 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a227 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[3]~21 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a227~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a163~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a163~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a227~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~21 .lut_mask = 16'hC808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y71_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y74_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a195 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[3]~22 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a195~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a131~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a131~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a195~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~22 .lut_mask = 16'h3202;
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[3]~23 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[3]~20_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[3]~21_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[3]~22_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~23 .lut_mask = 16'hFAEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N22
cycloneiv_io_ibuf \dataIn[4]~input (
	.i(dataIn[4]),
	.ibar(gnd),
	.o(\dataIn[4]~input_o ));
// synopsys translate_off
defparam \dataIn[4]~input .bus_hold = "false";
defparam \dataIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X65_Y76_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y77_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[4]~24 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a100~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a36~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~24 .lut_mask = 16'hC840;
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y73_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y66_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[4]~25 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a68~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~25 .lut_mask = 16'h2320;
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[4]~26 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[4]~24_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[4]~25_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~26 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y56_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y58_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[4]~28 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a196~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a132~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a196~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a132~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~28 .lut_mask = 16'h00D8;
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y63_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a228 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a228 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y76_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[4]~27 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a228~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a164~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a228~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a164~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~27 .lut_mask = 16'h8C80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y71_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[4]~29 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[4]~26_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[4]~28_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[4]~27_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~29 .lut_mask = 16'hFAEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N15
cycloneiv_io_ibuf \dataIn[5]~input (
	.i(dataIn[5]),
	.ibar(gnd),
	.o(\dataIn[5]~input_o ));
// synopsys translate_off
defparam \dataIn[5]~input .bus_hold = "false";
defparam \dataIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X52_Y47_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y51_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[5]~30 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a101~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a37~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~30 .lut_mask = 16'hC480;
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y52_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y48_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[5]~31 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a69~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~31 .lut_mask = 16'h3120;
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[5]~32 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[5]~31_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~32 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y55_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y54_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a229 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a229 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[5]~33 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a229~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a165~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a165~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a229~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~33 .lut_mask = 16'hC840;
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y49_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a197 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y53_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[5]~34 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a197~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a133~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a197~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a133~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~34 .lut_mask = 16'h3120;
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[5]~35 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[5]~32_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[5]~33_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[5]~34_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~35 .lut_mask = 16'hFAEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N8
cycloneiv_io_ibuf \dataIn[6]~input (
	.i(dataIn[6]),
	.ibar(gnd),
	.o(\dataIn[6]~input_o ));
// synopsys translate_off
defparam \dataIn[6]~input .bus_hold = "false";
defparam \dataIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X36_Y49_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y54_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[6]~36 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a102~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a38~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~36 .lut_mask = 16'hD800;
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y50_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y52_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[6]~37 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a70~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~37 .lut_mask = 16'h3210;
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[6]~38 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[6]~36_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~38 .lut_mask = 16'h0E0E;
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y58_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y65_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a230 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a230 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[6]~39 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a230~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a166~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a166~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a230~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~39 .lut_mask = 16'hA808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y64_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y56_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a198 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[6]~40 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a198~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a134~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a134~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a198~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~40 .lut_mask = 16'h5410;
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[6]~41 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~41 .lut_mask = 16'hEEEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N22
cycloneiv_io_ibuf \dataIn[7]~input (
	.i(dataIn[7]),
	.ibar(gnd),
	.o(\dataIn[7]~input_o ));
// synopsys translate_off
defparam \dataIn[7]~input .bus_hold = "false";
defparam \dataIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X65_Y61_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a231 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a231 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y63_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[7]~45 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a231~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a167~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a231~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a167~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~45 .lut_mask = 16'h8A80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y59_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y64_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a199 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[7]~46 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a199~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a135~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a135~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a199~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~46 .lut_mask = 16'h5404;
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y60_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y62_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[7]~43 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a71~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~43 .lut_mask = 16'h5410;
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y66_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y60_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[7]~42 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a103~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a39~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~42 .lut_mask = 16'hA808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[7]~44 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[7]~43_combout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[7]~42_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~44 .lut_mask = 16'h3322;
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[7]~47 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[7]~45_combout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[7]~46_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[7]~44_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~47 .lut_mask = 16'hFFC8;
defparam \mem_rtl_0|auto_generated|mux3|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneiv_io_ibuf \dataIn[8]~input (
	.i(dataIn[8]),
	.ibar(gnd),
	.o(\dataIn[8]~input_o ));
// synopsys translate_off
defparam \dataIn[8]~input .bus_hold = "false";
defparam \dataIn[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X36_Y38_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y45_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a200 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[8]~52 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[8]~52_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a200~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a136~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a136~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a200~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~52 .lut_mask = 16'h3210;
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y46_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a232 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a232 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y44_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[8]~51 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[8]~51_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a232~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a168~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a232~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~51 .lut_mask = 16'hC480;
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y32_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y42_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[8]~49 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[8]~49_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a72~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~49 .lut_mask = 16'h3120;
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y46_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y47_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[8]~48 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[8]~48_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a104~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a40~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~48 .lut_mask = 16'hD800;
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[8]~50 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[8]~50_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[8]~49_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[8]~48_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[8]~49_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[8]~48_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~50 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[8]~53 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[8]~53_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[8]~50_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[8]~52_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[8]~51_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[8]~52_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[8]~51_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[8]~50_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~53 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N8
cycloneiv_io_ibuf \dataIn[9]~input (
	.i(dataIn[9]),
	.ibar(gnd),
	.o(\dataIn[9]~input_o ));
// synopsys translate_off
defparam \dataIn[9]~input .bus_hold = "false";
defparam \dataIn[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X110_Y46_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a201 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y45_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[9]~58 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[9]~58_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a201~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a137~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a201~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a137~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~58 .lut_mask = 16'h4540;
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y46_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a233 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a233 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y46_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[9]~57 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[9]~57_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a233~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a169~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a233~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a169~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~57 .lut_mask = 16'hAC00;
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y50_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y48_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[9]~55 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[9]~55_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a73~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~55 .lut_mask = 16'h5410;
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y46_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y51_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[9]~54 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[9]~54_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a105~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a41~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~54 .lut_mask = 16'hA808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[9]~56 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[9]~56_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[9]~55_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[9]~54_combout )))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[9]~55_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[9]~54_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~56 .lut_mask = 16'h5550;
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[9]~59 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[9]~59_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[9]~56_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[9]~58_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[9]~57_combout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[9]~58_combout ),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[9]~57_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[9]~56_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~59 .lut_mask = 16'hFFA8;
defparam \mem_rtl_0|auto_generated|mux3|result_node[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N8
cycloneiv_io_ibuf \dataIn[10]~input (
	.i(dataIn[10]),
	.ibar(gnd),
	.o(\dataIn[10]~input_o ));
// synopsys translate_off
defparam \dataIn[10]~input .bus_hold = "false";
defparam \dataIn[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X110_Y44_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a234 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a234 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y33_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[10]~63 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[10]~63_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a234~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a170~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a234~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a170~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~63 .lut_mask = 16'hA280;
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y37_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y44_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a202 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y46_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[10]~64 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[10]~64_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a202~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a138~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a138~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a202~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~64 .lut_mask = 16'h5404;
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y52_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y49_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[10]~60 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[10]~60_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a106~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a42~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~60 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y50_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y51_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[10]~61 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[10]~61_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a74~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~61 .lut_mask = 16'h0E02;
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[10]~62 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[10]~62_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[10]~60_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[10]~61_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[10]~60_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[10]~61_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~62 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[10]~65 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[10]~65_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[10]~62_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[10]~63_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[10]~64_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[10]~63_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[10]~64_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[10]~62_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~65 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \dataIn[11]~input (
	.i(dataIn[11]),
	.ibar(gnd),
	.o(\dataIn[11]~input_o ));
// synopsys translate_off
defparam \dataIn[11]~input .bus_hold = "false";
defparam \dataIn[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y58_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a203 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y54_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[11]~70 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[11]~70_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a203~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a139~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a203~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a139~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~70 .lut_mask = 16'h0B08;
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y47_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a235 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a235 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y49_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[11]~69 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[11]~69_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a235~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a171~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a235~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a171~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~69 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y52_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y50_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[11]~66 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[11]~66_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a107~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a43~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~66 .lut_mask = 16'hE020;
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y47_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y48_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[11]~67 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[11]~67_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~67 .lut_mask = 16'h0C0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[11]~68 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[11]~68_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[11]~66_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[11]~67_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[11]~66_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[11]~67_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~68 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[11]~71 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[11]~71_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[11]~68_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[11]~70_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[11]~69_combout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[11]~70_combout ),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[11]~69_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[11]~68_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~71 .lut_mask = 16'hFFA8;
defparam \mem_rtl_0|auto_generated|mux3|result_node[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N8
cycloneiv_io_ibuf \dataIn[12]~input (
	.i(dataIn[12]),
	.ibar(gnd),
	.o(\dataIn[12]~input_o ));
// synopsys translate_off
defparam \dataIn[12]~input .bus_hold = "false";
defparam \dataIn[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X65_Y70_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a204 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y69_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[12]~76 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[12]~76_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a204~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a140~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a204~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a140~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~76 .lut_mask = 16'h5140;
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y77_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y73_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[12]~73 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[12]~73_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a76~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~73 .lut_mask = 16'h5140;
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y79_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y78_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[12]~72 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[12]~72_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a108~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a44~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~72 .lut_mask = 16'hA280;
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[12]~74 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[12]~74_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[12]~73_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[12]~72_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[12]~73_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[12]~72_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~74 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y76_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y69_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a236 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a236 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[12]~75 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[12]~75_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a236~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a172~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a172~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a236~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~75 .lut_mask = 16'hA820;
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[12]~77 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[12]~77_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[12]~74_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[12]~76_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[12]~75_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[12]~76_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[12]~74_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[12]~75_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~77 .lut_mask = 16'hFCEC;
defparam \mem_rtl_0|auto_generated|mux3|result_node[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y62_N1
cycloneiv_io_ibuf \dataIn[13]~input (
	.i(dataIn[13]),
	.ibar(gnd),
	.o(\dataIn[13]~input_o ));
// synopsys translate_off
defparam \dataIn[13]~input .bus_hold = "false";
defparam \dataIn[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X94_Y61_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a205 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y59_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[13]~82 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[13]~82_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a205~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a141~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a205~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a141~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~82 .lut_mask = 16'h2320;
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y63_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a237 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a237 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y63_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[13]~81 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[13]~81_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a237~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a173~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a237~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a173~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~81 .lut_mask = 16'h8C80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y61_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y62_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[13]~78 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[13]~78_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a109~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a45~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~78 .lut_mask = 16'h8A80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y60_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y60_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[13]~79 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[13]~79_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a77~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~79 .lut_mask = 16'h5404;
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[13]~80 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[13]~80_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[13]~78_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[13]~79_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[13]~78_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[13]~79_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~80 .lut_mask = 16'h3330;
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[13]~83 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[13]~83_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[13]~80_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[13]~82_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[13]~81_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[13]~82_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[13]~81_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[13]~80_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~83 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N8
cycloneiv_io_ibuf \dataIn[14]~input (
	.i(dataIn[14]),
	.ibar(gnd),
	.o(\dataIn[14]~input_o ));
// synopsys translate_off
defparam \dataIn[14]~input .bus_hold = "false";
defparam \dataIn[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X110_Y64_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y79_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a206 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[14]~88 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[14]~88_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a206~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a142~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a142~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a206~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~88 .lut_mask = 16'h3202;
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y67_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a238 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a238 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y68_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[14]~87 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[14]~87_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a238~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a174~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a238~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a174~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~87 .lut_mask = 16'h8C80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y65_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y69_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[14]~85 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[14]~85_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a78~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~85 .lut_mask = 16'h2320;
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y66_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y80_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[14]~84 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[14]~84_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a110~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a46~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~84 .lut_mask = 16'hC808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[14]~86 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[14]~86_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[14]~85_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[14]~84_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[14]~85_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[14]~84_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~86 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[14]~89 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[14]~89_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[14]~86_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[14]~88_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[14]~87_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[14]~88_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[14]~87_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[14]~86_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~89 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N15
cycloneiv_io_ibuf \dataIn[15]~input (
	.i(dataIn[15]),
	.ibar(gnd),
	.o(\dataIn[15]~input_o ));
// synopsys translate_off
defparam \dataIn[15]~input .bus_hold = "false";
defparam \dataIn[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X52_Y34_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y38_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a207 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[15]~94 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[15]~94_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a207~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a143~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a143~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a207~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~94 .lut_mask = 16'h0E04;
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y33_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y28_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[15]~91 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[15]~91_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a79~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~91 .lut_mask = 16'h0E04;
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y24_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y30_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[15]~90 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[15]~90_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a111~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a47~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~90 .lut_mask = 16'hE040;
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[15]~92 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[15]~92_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[15]~91_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[15]~90_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[15]~91_combout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[15]~90_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~92 .lut_mask = 16'h0F0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y27_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y33_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a239 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a239 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[15]~93 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[15]~93_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a239~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a175~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a175~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a239~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~93 .lut_mask = 16'hE040;
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[15]~95 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[15]~95_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[15]~92_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[15]~94_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[15]~93_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[15]~94_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[15]~92_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[15]~93_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~95 .lut_mask = 16'hFCEC;
defparam \mem_rtl_0|auto_generated|mux3|result_node[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneiv_io_ibuf \dataIn[16]~input (
	.i(dataIn[16]),
	.ibar(gnd),
	.o(\dataIn[16]~input_o ));
// synopsys translate_off
defparam \dataIn[16]~input .bus_hold = "false";
defparam \dataIn[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X65_Y42_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y37_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a240 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a240 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[16]~99 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[16]~99_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a240~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a176~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a176~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a240~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[16]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~99 .lut_mask = 16'hA088;
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y43_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a208 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y44_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[16]~100 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[16]~100_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a208~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a144~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a208~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[16]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~100 .lut_mask = 16'h4450;
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y36_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y35_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[16]~96 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[16]~96_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a112~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a48~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[16]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~96 .lut_mask = 16'hD800;
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y41_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y40_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[16]~97 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[16]~97_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a80~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[16]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~97 .lut_mask = 16'h00E4;
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[16]~98 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[16]~98_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[16]~96_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[16]~97_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[16]~96_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[16]~97_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[16]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~98 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[16]~101 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[16]~101_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[16]~98_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[16]~99_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[16]~100_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[16]~99_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[16]~100_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[16]~98_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[16]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~101 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[16]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N15
cycloneiv_io_ibuf \dataIn[17]~input (
	.i(dataIn[17]),
	.ibar(gnd),
	.o(\dataIn[17]~input_o ));
// synopsys translate_off
defparam \dataIn[17]~input .bus_hold = "false";
defparam \dataIn[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X65_Y37_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y53_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[17]~103 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[17]~103_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a81~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[17]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~103 .lut_mask = 16'h4450;
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y31_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y49_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[17]~102 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[17]~102_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a113~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a49~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[17]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~102 .lut_mask = 16'h8A80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[17]~104 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[17]~104_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[17]~103_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[17]~102_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[17]~103_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[17]~102_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[17]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~104 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y51_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a241 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a241 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y45_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[17]~105 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[17]~105_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a241~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a177~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a241~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a177~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[17]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~105 .lut_mask = 16'h88A0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y47_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a209 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y48_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[17]~106 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[17]~106_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a209~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a145~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a209~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[17]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~106 .lut_mask = 16'h00D8;
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[17]~107 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[17]~107_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[17]~104_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[17]~105_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[17]~106_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[17]~104_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[17]~105_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[17]~106_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[17]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~107 .lut_mask = 16'hFAEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[17]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N8
cycloneiv_io_ibuf \dataIn[18]~input (
	.i(dataIn[18]),
	.ibar(gnd),
	.o(\dataIn[18]~input_o ));
// synopsys translate_off
defparam \dataIn[18]~input .bus_hold = "false";
defparam \dataIn[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y41_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a210 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y35_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[18]~112 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[18]~112_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a210~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a146~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a210~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a146~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[18]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~112 .lut_mask = 16'h5140;
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y39_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y32_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a242 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a242 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[18]~111 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[18]~111_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a242~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a178~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a178~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a242~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[18]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~111 .lut_mask = 16'hA820;
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y33_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y41_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[18]~109 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[18]~109_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a82~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a18~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[18]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~109 .lut_mask = 16'h0E04;
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y32_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y30_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[18]~108 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[18]~108_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a114~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a50~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[18]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~108 .lut_mask = 16'hD080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[18]~110 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[18]~110_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[18]~109_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[18]~108_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[18]~109_combout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[18]~108_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[18]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~110 .lut_mask = 16'h0F0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[18]~113 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[18]~113_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[18]~110_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[18]~112_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[18]~111_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[18]~112_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[18]~111_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[18]~110_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[18]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~113 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[18]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N1
cycloneiv_io_ibuf \dataIn[19]~input (
	.i(dataIn[19]),
	.ibar(gnd),
	.o(\dataIn[19]~input_o ));
// synopsys translate_off
defparam \dataIn[19]~input .bus_hold = "false";
defparam \dataIn[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X65_Y39_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y38_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a211 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[19]~118 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[19]~118_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a211~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a147~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a147~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a211~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[19]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~118 .lut_mask = 16'h0E02;
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y39_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a243 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a243 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y40_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[19]~117 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[19]~117_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a243~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a179~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a243~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a179~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[19]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~117 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y36_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y36_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[19]~115 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[19]~115_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a83~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a19~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[19]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~115 .lut_mask = 16'h0B08;
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y40_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y34_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[19]~114 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[19]~114_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a51~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[19]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~114 .lut_mask = 16'hA820;
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[19]~116 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[19]~116_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[19]~115_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[19]~114_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[19]~115_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[19]~114_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[19]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~116 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[19]~119 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[19]~119_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[19]~116_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[19]~118_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[19]~117_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[19]~118_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[19]~117_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[19]~116_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[19]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~119 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[19]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N1
cycloneiv_io_ibuf \dataIn[20]~input (
	.i(dataIn[20]),
	.ibar(gnd),
	.o(\dataIn[20]~input_o ));
// synopsys translate_off
defparam \dataIn[20]~input .bus_hold = "false";
defparam \dataIn[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X94_Y71_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a244 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a244 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y75_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[20]~123 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[20]~123_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a244~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a180~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a244~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a180~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[20]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~123 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y76_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a212 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y71_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[20]~124 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[20]~124_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a212~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a148~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a212~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a148~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[20]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~124 .lut_mask = 16'h0B08;
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y74_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y74_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[20]~121 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[20]~121_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a84~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a20~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[20]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~121 .lut_mask = 16'h0B08;
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y77_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y78_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[20]~120 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[20]~120_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a116~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a52~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[20]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~120 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[20]~122 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[20]~122_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[20]~121_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[20]~120_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[20]~121_combout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[20]~120_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[20]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~122 .lut_mask = 16'h0F0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[20]~125 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[20]~125_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[20]~122_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[20]~123_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[20]~124_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[20]~123_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[20]~124_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[20]~122_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[20]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~125 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[20]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N8
cycloneiv_io_ibuf \dataIn[21]~input (
	.i(dataIn[21]),
	.ibar(gnd),
	.o(\dataIn[21]~input_o ));
// synopsys translate_off
defparam \dataIn[21]~input .bus_hold = "false";
defparam \dataIn[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y70_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a245 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a245 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y70_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[21]~129 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[21]~129_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a245~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a181~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a245~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a181~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[21]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~129 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y72_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a213 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y70_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[21]~130 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[21]~130_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a213~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a149~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a213~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a149~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[21]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~130 .lut_mask = 16'h0B08;
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y66_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y72_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[21]~127 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[21]~127_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a85~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a21~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[21]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~127 .lut_mask = 16'h0E02;
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y75_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y73_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[21]~126 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[21]~126_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a117~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a53~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[21]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~126 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[21]~128 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[21]~128_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[21]~127_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[21]~126_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[21]~127_combout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[21]~126_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[21]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~128 .lut_mask = 16'h0F0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y71_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[21]~131 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[21]~131_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[21]~128_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[21]~129_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[21]~130_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[21]~129_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[21]~130_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[21]~128_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[21]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~131 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[21]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y91_N1
cycloneiv_io_ibuf \dataIn[22]~input (
	.i(dataIn[22]),
	.ibar(gnd),
	.o(\dataIn[22]~input_o ));
// synopsys translate_off
defparam \dataIn[22]~input .bus_hold = "false";
defparam \dataIn[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y68_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y68_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[22]~133 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[22]~133_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a86~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a22~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[22]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~133 .lut_mask = 16'h00CA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y67_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y62_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[22]~132 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[22]~132_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a118~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a54~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[22]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~132 .lut_mask = 16'hA820;
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[22]~134 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[22]~134_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[22]~133_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[22]~132_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[22]~133_combout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[22]~132_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[22]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~134 .lut_mask = 16'h3322;
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y72_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y64_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a246 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a246 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[22]~135 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[22]~135_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a246~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a182~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a182~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a246~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[22]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~135 .lut_mask = 16'hA808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y66_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a214 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y63_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[22]~136 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[22]~136_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a214~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a150~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a214~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a150~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[22]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~136 .lut_mask = 16'h4540;
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[22]~137 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[22]~137_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[22]~134_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[22]~135_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[22]~136_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[22]~134_combout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[22]~135_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[22]~136_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[22]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~137 .lut_mask = 16'hEEEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[22]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N15
cycloneiv_io_ibuf \dataIn[23]~input (
	.i(dataIn[23]),
	.ibar(gnd),
	.o(\dataIn[23]~input_o ));
// synopsys translate_off
defparam \dataIn[23]~input .bus_hold = "false";
defparam \dataIn[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X94_Y69_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y66_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a247 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a247 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[23]~141 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[23]~141_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a247~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a183~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a183~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a247~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[23]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~141 .lut_mask = 16'hA820;
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y65_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y67_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a215 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[23]~142 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[23]~142_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a215~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a151~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a151~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a215~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[23]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~142 .lut_mask = 16'h5404;
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y64_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y65_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[23]~139 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[23]~139_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a23~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[23]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~139 .lut_mask = 16'h5404;
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y67_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y77_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[23]~138 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[23]~138_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a119~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a55~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[23]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~138 .lut_mask = 16'hA808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[23]~140 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[23]~140_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[23]~139_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[23]~138_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[23]~139_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[23]~138_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[23]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~140 .lut_mask = 16'h3330;
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[23]~143 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[23]~143_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[23]~140_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[23]~141_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[23]~142_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[23]~141_combout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[23]~142_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[23]~140_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[23]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~143 .lut_mask = 16'hFFC8;
defparam \mem_rtl_0|auto_generated|mux3|result_node[23]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N1
cycloneiv_io_ibuf \dataIn[24]~input (
	.i(dataIn[24]),
	.ibar(gnd),
	.o(\dataIn[24]~input_o ));
// synopsys translate_off
defparam \dataIn[24]~input .bus_hold = "false";
defparam \dataIn[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y28_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y35_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[24]~145 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[24]~145_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a88~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[24]~145_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~145 .lut_mask = 16'h0B08;
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y26_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y44_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[24]~144 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[24]~144_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a120~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a56~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[24]~144_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~144 .lut_mask = 16'hA820;
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[24]~146 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[24]~146_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[24]~145_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[24]~144_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[24]~145_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[24]~144_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[24]~146_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~146 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y47_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a216 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y43_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[24]~148 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[24]~148_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a216~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a152~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a216~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a152~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~148 .lut_mask = 16'h5140;
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y42_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a248 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a248 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y45_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[24]~147 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[24]~147_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a248~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a184~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a248~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a184~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~147 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[24]~149 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[24]~149_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[24]~146_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[24]~148_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[24]~147_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[24]~146_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[24]~148_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[24]~147_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~149 .lut_mask = 16'hFAEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N8
cycloneiv_io_ibuf \dataIn[25]~input (
	.i(dataIn[25]),
	.ibar(gnd),
	.o(\dataIn[25]~input_o ));
// synopsys translate_off
defparam \dataIn[25]~input .bus_hold = "false";
defparam \dataIn[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y37_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y40_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a217 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[25]~154 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[25]~154_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a217~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a153~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a153~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a217~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~154 .lut_mask = 16'h5044;
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y25_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y30_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[25]~150 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[25]~150_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a121~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a57~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~150 .lut_mask = 16'hE040;
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y39_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y36_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[25]~151 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[25]~151_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a89~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a25~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~151 .lut_mask = 16'h5044;
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[25]~152 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[25]~152_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[25]~150_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[25]~151_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[25]~150_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[25]~151_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~152 .lut_mask = 16'h0F0C;
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y31_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a249 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a249 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y35_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 25;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[25]~153 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[25]~153_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a249~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a185~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a249~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a185~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~153 .lut_mask = 16'h88A0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[25]~155 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[25]~155_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[25]~152_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[25]~154_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[25]~153_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[25]~154_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[25]~152_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[25]~153_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~155 .lut_mask = 16'hFCEC;
defparam \mem_rtl_0|auto_generated|mux3|result_node[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N8
cycloneiv_io_ibuf \dataIn[26]~input (
	.i(dataIn[26]),
	.ibar(gnd),
	.o(\dataIn[26]~input_o ));
// synopsys translate_off
defparam \dataIn[26]~input .bus_hold = "false";
defparam \dataIn[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y31_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a250 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a250 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y27_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a186 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[26]~159 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[26]~159_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a250~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a186~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a250~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a186~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[26]~159_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~159 .lut_mask = 16'hA0C0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y29_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y33_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[26]~157 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[26]~157_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a90~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a26~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[26]~157_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~157 .lut_mask = 16'h0D08;
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y29_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y26_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[26]~156 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[26]~156_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a122~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a58~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[26]~156_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~156 .lut_mask = 16'hA0C0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N8
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[26]~158 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[26]~158_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[26]~157_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[26]~156_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[26]~157_combout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[26]~156_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[26]~158_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~158 .lut_mask = 16'h0F0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y34_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y38_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a218 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 26;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[26]~160 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[26]~160_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a218~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a154~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a154~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a218~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[26]~160_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~160 .lut_mask = 16'h0E04;
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[26]~161 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[26]~161_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[26]~158_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[26]~159_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[26]~160_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[26]~159_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[26]~158_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[26]~160_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[26]~161_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~161 .lut_mask = 16'hFCEC;
defparam \mem_rtl_0|auto_generated|mux3|result_node[26]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N8
cycloneiv_io_ibuf \dataIn[27]~input (
	.i(dataIn[27]),
	.ibar(gnd),
	.o(\dataIn[27]~input_o ));
// synopsys translate_off
defparam \dataIn[27]~input .bus_hold = "false";
defparam \dataIn[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X110_Y55_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y59_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[27]~163 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[27]~163_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a91~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a27~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[27]~163_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~163 .lut_mask = 16'h2320;
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y58_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y62_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[27]~162 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[27]~162_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a123~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a59~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[27]~162_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~162 .lut_mask = 16'h8C80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[27]~164 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[27]~164_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[27]~163_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[27]~162_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[27]~163_combout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[27]~162_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[27]~164_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~164 .lut_mask = 16'h0F0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y57_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a219 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y61_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[27]~166 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[27]~166_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a219~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a155~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a219~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a155~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[27]~166_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~166 .lut_mask = 16'h2320;
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y56_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a251 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a251 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y60_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 27;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[27]~165 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[27]~165_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a251~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a187~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a251~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a187~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[27]~165_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~165 .lut_mask = 16'hB080;
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[27]~167 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[27]~167_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[27]~164_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[27]~166_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[27]~165_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[27]~164_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[27]~166_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[27]~165_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[27]~167_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~167 .lut_mask = 16'hFAEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[27]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N1
cycloneiv_io_ibuf \dataIn[28]~input (
	.i(dataIn[28]),
	.ibar(gnd),
	.o(\dataIn[28]~input_o ));
// synopsys translate_off
defparam \dataIn[28]~input .bus_hold = "false";
defparam \dataIn[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y77_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y81_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[28]~168 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[28]~168_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a124~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a60~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[28]~168_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~168 .lut_mask = 16'h8A80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y72_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y75_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[28]~169 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[28]~169_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a92~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a28~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[28]~169_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~169 .lut_mask = 16'h5404;
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N26
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[28]~170 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[28]~170_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[28]~168_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[28]~169_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[28]~168_combout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[28]~169_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[28]~170_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~170 .lut_mask = 16'h0F0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y58_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y59_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a252 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a252 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y59_N16
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[28]~171 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[28]~171_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a252~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a188~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a188~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a252~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[28]~171_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~171 .lut_mask = 16'hE040;
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y78_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a220 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y68_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 28;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N12
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[28]~172 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[28]~172_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a220~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a156~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a220~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a156~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[28]~172_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~172 .lut_mask = 16'h5140;
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y71_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[28]~173 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[28]~173_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[28]~170_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[28]~171_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[28]~172_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[28]~170_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[28]~171_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[28]~172_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[28]~173_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~173 .lut_mask = 16'hFAEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[28]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \dataIn[29]~input (
	.i(dataIn[29]),
	.ibar(gnd),
	.o(\dataIn[29]~input_o ));
// synopsys translate_off
defparam \dataIn[29]~input .bus_hold = "false";
defparam \dataIn[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X81_Y53_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y50_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[29]~175 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[29]~175_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a93~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a29~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[29]~175_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~175 .lut_mask = 16'h0E02;
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y54_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y52_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[29]~174 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[29]~174_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a125~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a61~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[29]~174_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~174 .lut_mask = 16'hE020;
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[29]~176 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[29]~176_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[29]~175_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[29]~174_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[29]~175_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[29]~174_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[29]~176_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~176 .lut_mask = 16'h0E0E;
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y57_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a253 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a253 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y56_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a189 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N18
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[29]~177 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[29]~177_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a253~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a189~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a253~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a189~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[29]~177_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~177 .lut_mask = 16'hA0C0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y53_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y55_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a221 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 29;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[29]~178 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[29]~178_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a221~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a157~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a157~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a221~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[29]~178_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~178 .lut_mask = 16'h0C0A;
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y50_N30
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[29]~179 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[29]~179_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[29]~176_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[29]~177_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[29]~178_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[29]~176_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[29]~177_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[29]~178_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[29]~179_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~179 .lut_mask = 16'hFAEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[29]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N1
cycloneiv_io_ibuf \dataIn[30]~input (
	.i(dataIn[30]),
	.ibar(gnd),
	.o(\dataIn[30]~input_o ));
// synopsys translate_off
defparam \dataIn[30]~input .bus_hold = "false";
defparam \dataIn[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X52_Y59_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y62_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[30]~181 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[30]~181_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a94~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a30~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[30]~181_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~181 .lut_mask = 16'h4540;
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y57_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y62_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[30]~180 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[30]~180_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a126~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a62~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[30]~180_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~180 .lut_mask = 16'hA808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N0
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[30]~182 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[30]~182_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[30]~181_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[30]~180_combout )))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[30]~181_combout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[30]~180_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[30]~182_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~182 .lut_mask = 16'h3322;
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y68_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y58_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a222 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N4
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[30]~184 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[30]~184_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a222~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a158~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a158~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a222~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[30]~184_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~184 .lut_mask = 16'h5410;
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y61_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a190 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y64_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a254 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_first_bit_number = 30;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a254 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N2
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[30]~183 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[30]~183_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a254~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a190~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a190~portbdataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a254~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[30]~183_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~183 .lut_mask = 16'hA808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N22
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[30]~185 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[30]~185_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[30]~182_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[30]~184_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[30]~183_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[30]~182_combout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[30]~184_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[30]~183_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[30]~185_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~185 .lut_mask = 16'hEEEA;
defparam \mem_rtl_0|auto_generated|mux3|result_node[30]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N8
cycloneiv_io_ibuf \dataIn[31]~input (
	.i(dataIn[31]),
	.ibar(gnd),
	.o(\dataIn[31]~input_o ));
// synopsys translate_off
defparam \dataIn[31]~input .bus_hold = "false";
defparam \dataIn[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X110_Y53_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2167w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y52_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a223 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2187w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a223 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N6
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[31]~190 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[31]~190_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a223~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a159~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a159~portbdataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a223~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[31]~190_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~190 .lut_mask = 16'h3210;
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y51_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a255 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2197w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a255 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y48_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a191 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2177w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N28
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[31]~189 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[31]~189_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a255~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a191~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a255~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a191~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[31]~189_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~189 .lut_mask = 16'h8C80;
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y45_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2137w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y54_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2157w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N14
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[31]~186 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[31]~186_combout  = (\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a127~portbdataout ))) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a63~portbdataout ))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[31]~186_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~186 .lut_mask = 16'hC808;
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y56_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2147w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y49_N0
cycloneiv_ram_block \mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\mem_rtl_0|auto_generated|decode2|w_anode2120w[3]~0_combout ),
	.ena1(!\we~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dataIn[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_aae1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N24
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[31]~187 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[31]~187_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [0] & ((\mem_rtl_0|auto_generated|address_reg_b [1] & (\mem_rtl_0|auto_generated|ram_block1a95~portbdataout )) # 
// (!\mem_rtl_0|auto_generated|address_reg_b [1] & ((\mem_rtl_0|auto_generated|ram_block1a31~portbdataout )))))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[31]~187_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~187 .lut_mask = 16'h2320;
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N10
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[31]~188 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[31]~188_combout  = (!\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[31]~186_combout ) # (\mem_rtl_0|auto_generated|mux3|result_node[31]~187_combout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\mem_rtl_0|auto_generated|mux3|result_node[31]~186_combout ),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[31]~187_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[31]~188_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~188 .lut_mask = 16'h3330;
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y52_N20
cycloneiv_lcell_comb \mem_rtl_0|auto_generated|mux3|result_node[31]~191 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux3|result_node[31]~191_combout  = (\mem_rtl_0|auto_generated|mux3|result_node[31]~188_combout ) # ((\mem_rtl_0|auto_generated|address_reg_b [2] & ((\mem_rtl_0|auto_generated|mux3|result_node[31]~190_combout ) # 
// (\mem_rtl_0|auto_generated|mux3|result_node[31]~189_combout ))))

	.dataa(\mem_rtl_0|auto_generated|mux3|result_node[31]~190_combout ),
	.datab(\mem_rtl_0|auto_generated|mux3|result_node[31]~189_combout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\mem_rtl_0|auto_generated|mux3|result_node[31]~188_combout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux3|result_node[31]~191_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~191 .lut_mask = 16'hFFE0;
defparam \mem_rtl_0|auto_generated|mux3|result_node[31]~191 .sum_lutc_input = "datac";
// synopsys translate_on

assign dataOut[0] = \dataOut[0]~output_o ;

assign dataOut[1] = \dataOut[1]~output_o ;

assign dataOut[2] = \dataOut[2]~output_o ;

assign dataOut[3] = \dataOut[3]~output_o ;

assign dataOut[4] = \dataOut[4]~output_o ;

assign dataOut[5] = \dataOut[5]~output_o ;

assign dataOut[6] = \dataOut[6]~output_o ;

assign dataOut[7] = \dataOut[7]~output_o ;

assign dataOut[8] = \dataOut[8]~output_o ;

assign dataOut[9] = \dataOut[9]~output_o ;

assign dataOut[10] = \dataOut[10]~output_o ;

assign dataOut[11] = \dataOut[11]~output_o ;

assign dataOut[12] = \dataOut[12]~output_o ;

assign dataOut[13] = \dataOut[13]~output_o ;

assign dataOut[14] = \dataOut[14]~output_o ;

assign dataOut[15] = \dataOut[15]~output_o ;

assign dataOut[16] = \dataOut[16]~output_o ;

assign dataOut[17] = \dataOut[17]~output_o ;

assign dataOut[18] = \dataOut[18]~output_o ;

assign dataOut[19] = \dataOut[19]~output_o ;

assign dataOut[20] = \dataOut[20]~output_o ;

assign dataOut[21] = \dataOut[21]~output_o ;

assign dataOut[22] = \dataOut[22]~output_o ;

assign dataOut[23] = \dataOut[23]~output_o ;

assign dataOut[24] = \dataOut[24]~output_o ;

assign dataOut[25] = \dataOut[25]~output_o ;

assign dataOut[26] = \dataOut[26]~output_o ;

assign dataOut[27] = \dataOut[27]~output_o ;

assign dataOut[28] = \dataOut[28]~output_o ;

assign dataOut[29] = \dataOut[29]~output_o ;

assign dataOut[30] = \dataOut[30]~output_o ;

assign dataOut[31] = \dataOut[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
