v 3
file . "adder_tb.vhdl" "20091118134520.000" "20091118115040.507":
  entity adder_tb at 2( 36) + 5 on 51;
  architecture behav of adder_tb at 5( 83) + 5 on 52;
file . "adder.vhdl" "20091118134802.000" "20091118115037.333":
  entity adder at 1( 0) + 5 on 49;
  architecture rtl of adder at 7( 234) + 5 on 50;
file . "hello_world.vhdl" "20091118134750.000" "20091118155121.333":
  entity hello_world at 8( 347) + 0 on 53;
  architecture test of hello_world at 11( 436) + 0 on 54;
