0.7
2020.2
May  7 2023
15:24:31
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sim_1/new/counter_test.v,1693272829,verilog,,,,counter_test,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/counter_design.v,1693273635,verilog,,E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sim_1/new/counter_test.v,,counter_designByBehaioral;counter_designByState,,,,,,,,
