Agarwal, N., Krishna, T., Peh L.-S., and Jha, N.K. 2009. GARNET: A detailed on-chip network model inside a full-system simulator, In IEEE International Symposium on Performance Analysis of Systems and Software, (ISPASS 2009). 33--42.
Bradford M. Beckmann , David A. Wood, Managing Wire Delay in Large Chip-Multiprocessor Caches, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.319-330, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.21]
Bienia, C., Kumar, S., Singh, J. P., and Li, K. 2008. The PARSEC benchmark suite: Characterization and architectural implications. Tech. Rep. TR-811-08, Princeton University.
M-C. Frank Chang , Jason Cong , Adam Kaplan , Chunyue Liu , Mishali Naik , Jagannath Premkumar , Glenn Reinman , Eran Socher , Sai-Wang Tam, Power reduction of CMP communication networks via RF-interconnects, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.376-387, November 08-12, 2008[doi>10.1109/MICRO.2008.4771806]
Chang, M. F., Cong, J., Kaplan, A., Naik, M., Reinman, G., Socher, E., and Tam, S.-W. 2008b. CMP network-on-chip overlaid with multi-band RF-interconnect. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA). l9l--202.
M.-C. Frank Chang , Eran Socher , Sai-Wang Tam , Jason Cong , Glenn Reinman, RF interconnects for communications on-chip, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA[doi>10.1145/1353629.1353649]
Chang, M. F., Verbauwhede, I., Chien, C., Xu, Z., Kim, J., Ko, J., Gu, Q., and Lai, B. 2005. Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communications. IEEE Trans. Elect. Dev. 52, 7, l27l--1285.
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006[doi>10.1109/MICRO.2006.31]
Jason Cong , Mohammad Ali Ghodrat , Michael Gill , Beayna Grigorian , Glenn Reinman, CHARM: a composable heterogeneous accelerator-rich microprocessor, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333747]
Jason Cong , Mohammad Ali Ghodrat , Michael Gill , Chunyue Liu , Glenn Reinman, BiN: a buffer-in-NUCA scheme for accelerator-rich CMPs, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333715]
J. Cong , Han Guoling , A. Jagannathan , G. Reinman , K. Rutkowski, Accelerating Sequential Applications on CMPs Using Core Spilling, IEEE Transactions on Parallel and Distributed Systems, v.18 n.8, p.1094-1107, August 2007[doi>10.1109/TPDS.2007.1085]
J. Cong , Bin Liu , S. Neuendorffer , J. Noguera , K. Vissers , Zhiru Zhang, High-Level Synthesis for FPGAs: From Prototyping to Deployment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.473-491, April 2011[doi>10.1109/TCAD.2011.2110592]
Jason Cong , Chunyue Liu , Glenn Reinman, ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837385]
Theofanis Constantinou , Yiannakis Sazeides , Pierre Michaud , Damien Fetis , Andre Seznec, Performance implications of single thread migration on a chip multi-core, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105745]
J. Duato , T. M. Pinkston, A General Theory for Deadlock-Free Adaptive Routing Using a Mixed Set of Resources, IEEE Transactions on Parallel and Distributed Systems, v.12 n.12, p.1219-1235, December 2001[doi>10.1109/71.970556]
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
Natalie Enright Jerger , Mikko Lipasti , Li-Shiuan Peh, Circuit-Switched Coherence, IEEE Computer Architecture Letters, v.6 n.1, p.5-8, January 2007[doi>10.1109/L-CA.2007.2]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Kim, Y., Byun, G.-S., Tang, A., Jou, C.-P., Hsieh, H.-H., Reinman, G., Cong, J., and Chang, M. F. 2012. An 8Gb/s/pin 4pJ/b/pin single-t-line dual (Base&plus;RF) band simultaneous bidirectional mobile memory I/O interface, In proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) 50--51.
Rakesh Kumar , Victor Zyuban , Dean M. Tullsen, Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.408-419, June 04-08, 2005[doi>10.1109/ISCA.2005.34]
Lee, H., Cho, S., and Bruce R.C. 2010. StimulusCache: Boosting performance of chip multiprocessors with excess cache. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), 211--222.
Hyunjin Lee , Sangyeun Cho , Bruce R. Childers, CloudCache: Expanding and shrinking private caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.219-230, February 12-16, 2011
A. Leroy , P. Marchal , A. Shickova , F. Catthoor , F. Robert , D. Verkest, Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084858]
Lusalsa, A. K. and Legat, J.-D. 2010. A hybrid NoC combining SDM-based circuit switching with packet switching for real-time applications. NORCHIP, 15--16, Nov, 1--4.
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Mehdi Modarressi , Hamid Sarbazi-Azad , Mohammad Arjomand, A hybrid packet-circuit switched on-chip network based on SDM, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Riedlinger, R. J., Bhatia, R., Biro, L., Bowhill, B., Fetzer, E., Gronowski, P., and Grutkowski, T. 2011. A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers. In proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 84--86.
Tam, S.-W., Socher, E., Wong, A., and Chang, M. F. 2009. A simultaneous tri-band on-chip RF-Interconnect for future Network-on-Chip, In proceedings of the IEEE VLSI Symposium. 90--91.
Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]
Dana Vantrease , Nathan Binkert , Robert Schreiber , Mikko H. Lipasti, Light speed arbitration and flow control for nanophotonic interconnects, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669152]
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
Wu, H., Nan, L., Tam, S.-2., Hsieh, H.-H., Jou, C., Reinman, G., Cong, J., and Chang, M.-C. 2012. A 60GHz on-chip RF-interconnect with λ/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration In Proceedings of the IEEE 34th Custom Integrated Circuits Conference.
