Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: Receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Receiver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Receiver"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Xilinx\Projects\Clock_Divider\Clock_Divider.v" into library work
Parsing module <Clock_Divider>.
Analyzing Verilog file "E:\Xilinx\Projects\UART_RX\Receiver.v" into library work
Parsing module <Receiver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Receiver>.
WARNING:HDLCompiler:872 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 23: Using initial value of IN since it is never assigned

Elaborating module <Clock_Divider>.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\Clock_Divider\Clock_Divider.v" Line 43: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:91 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 33: Signal <Cntr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 36: Signal <RC> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 47: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 49: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 50: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 51: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 52: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 53: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\UART_RX\Receiver.v" Line 54: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Receiver>.
    Related source file is "E:\Xilinx\Projects\UART_RX\Receiver.v".
    Found 4-bit register for signal <Cntr>.
    Found 1-bit register for signal <RC>.
    Found 8-bit register for signal <DATA_R>.
    Found 8-bit register for signal <IDATA>.
    Found 4-bit adder for signal <Cntr[3]_GND_1_o_add_3_OUT> created at line 47.
    Found 8-bit 8-to-1 multiplexer for signal <_n0076> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Receiver> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "E:\Xilinx\Projects\Clock_Divider\Clock_Divider.v".
    Found 1-bit register for signal <OUT>.
    Found 16-bit register for signal <Counter>.
    Found 16-bit adder for signal <Counter[15]_GND_2_o_add_1_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Clock_Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 16-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clock_Divider>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <Clock_Divider> synthesized (advanced).

Synthesizing (advanced) Unit <Receiver>.
The following registers are absorbed into counter <Cntr>: 1 register on signal <Cntr>.
Unit <Receiver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Receiver, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Receiver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 93
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 18
#      LUT3                        : 1
#      LUT5                        : 9
#      LUT6                        : 15
#      MUXCY                       : 15
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 38
#      FD                          : 13
#      FDC                         : 17
#      FDE                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  11440     0%  
 Number of Slice LUTs:                   59  out of   5720     1%  
    Number used as Logic:                59  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     59
   Number with an unused Flip Flop:      21  out of     59    35%  
   Number with an unused LUT:             0  out of     59     0%  
   Number of fully used LUT-FF pairs:    38  out of     59    64%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    102    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CD/OUT                             | BUFG                   | 21    |
CLK                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.853ns (Maximum Frequency: 259.545MHz)
   Minimum input arrival time before clock: 4.294ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CD/OUT'
  Clock period: 3.494ns (frequency: 286.217MHz)
  Total number of paths / destination ports: 133 / 29
-------------------------------------------------------------------------
Delay:               3.494ns (Levels of Logic = 2)
  Source:            Cntr_0 (FF)
  Destination:       IDATA_0 (FF)
  Source Clock:      CD/OUT rising
  Destination Clock: CD/OUT rising

  Data Path: Cntr_0 to IDATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   0.933  Cntr_0 (Cntr_0)
     LUT2:I1->O            1   0.205   0.580  Mmux_S1_SW0 (N4)
     LUT6:I5->O            8   0.205   0.802  Mmux_S1 (S)
     FDE:CE                    0.322          IDATA_0
    ----------------------------------------
    Total                      3.494ns (1.179ns logic, 2.315ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.853ns (frequency: 259.545MHz)
  Total number of paths / destination ports: 409 / 17
-------------------------------------------------------------------------
Delay:               3.853ns (Levels of Logic = 3)
  Source:            CD/Counter_3 (FF)
  Destination:       CD/Counter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CD/Counter_3 to CD/Counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  CD/Counter_3 (CD/Counter_3)
     LUT6:I0->O            1   0.203   0.684  CD/Counter[15]_IN[15]_equal_1_o<15>2 (CD/Counter[15]_IN[15]_equal_1_o<15>1)
     LUT6:I4->O           17   0.203   1.028  CD/Counter[15]_IN[15]_equal_1_o<15>3 (CD/Counter[15]_IN[15]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  CD/Mcount_Counter_eqn_01 (CD/Mcount_Counter_eqn_0)
     FDC:D                     0.102          CD/Counter_0
    ----------------------------------------
    Total                      3.853ns (1.160ns logic, 2.693ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CD/OUT'
  Total number of paths / destination ports: 38 / 29
-------------------------------------------------------------------------
Offset:              4.294ns (Levels of Logic = 3)
  Source:            RX (PAD)
  Destination:       IDATA_0 (FF)
  Destination Clock: CD/OUT rising

  Data Path: RX to IDATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   0.961  RX_IBUF (RX_IBUF)
     LUT2:I0->O            1   0.203   0.580  Mmux_S1_SW0 (N4)
     LUT6:I5->O            8   0.205   0.802  Mmux_S1 (S)
     FDE:CE                    0.322          IDATA_0
    ----------------------------------------
    Total                      4.294ns (1.952ns logic, 2.342ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.929ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       CD/Counter_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to CD/Counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.222   1.277  RST_IBUF (RST_IBUF)
     FDC:CLR                   0.430          CD/Counter_0
    ----------------------------------------
    Total                      2.929ns (1.652ns logic, 1.277ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CD/OUT'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            DATA_7 (FF)
  Destination:       DATA_R<7> (PAD)
  Source Clock:      CD/OUT rising

  Data Path: DATA_7 to DATA_R<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  DATA_7 (DATA_7)
     OBUF:I->O                 2.571          DATA_R_7_OBUF (DATA_R<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CD/OUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CD/OUT         |    3.494|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.853|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.09 secs
 
--> 

Total memory usage is 296128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

