module SHIFT_REG #(
    parameter NO_STAGES = 9,
    parameter DATA_WIDTH = 27

) (
    //control signals
    input logic clk, 
    input logic rst_n, 
    input logic valid_in,
    
    //data signals 
    input logic [DATA_WIDTH-1:0] data_in,
    output logic [DATA_WIDTH-1:0] data_out
 );

 for

endmodule