// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2025.0 (Release Build #4f8f97ee91)
// 
// Legal Notice: Copyright 2024 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_0gr
// Created for function/kernel DijkstraNaiveID
// SystemVerilog created on Wed Mar 18 09:45:29 2026


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module DijkstraNaiveID_i_llvm_fpga_pop_i5_v_0_i0000stranaiveid_1048_0gr (
    input wire [7:0] in_feedback_in_17,
    input wire [0:0] in_feedback_valid_in_17,
    output wire [0:0] out_feedback_stall_out_17,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    output wire [4:0] out_data_out,
    output wire [0:0] out_valid_out,
    input wire [4:0] in_data_in,
    input wire [0:0] in_dir,
    input wire [0:0] in_predicate,
    input wire [0:0] in_valid_in,
    input wire clock,
    input wire resetn
    );

    wire [2:0] c_i3_0_1048_3gr_q;
    wire [7:0] element_extension_1048_2_q;
    wire [7:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_data_in;
    wire [0:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_dir;
    wire i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_dir_bitsignaltemp;
    wire [7:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_in;
    wire [0:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_valid_in;
    wire i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_valid_in_bitsignaltemp;
    wire [0:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_predicate;
    wire i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_predicate_bitsignaltemp;
    wire [0:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_in;
    wire i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_in_bitsignaltemp;
    wire [0:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_in;
    wire i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_in_bitsignaltemp;
    wire [7:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_data_out;
    wire [0:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_stall_out;
    wire i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_stall_out_bitsignaltemp;
    wire [0:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_out;
    wire i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_out_bitsignaltemp;
    wire [0:0] i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_out;
    wire i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_out_bitsignaltemp;
    wire [4:0] adapt_scalar_trunc_1048_4_sel_x_b;


    // c_i3_0_1048_3gr(CONSTANT,3)
    assign c_i3_0_1048_3gr_q = 3'b000;

    // element_extension_1048_2(BITJOIN,4)@3
    assign element_extension_1048_2_q = {c_i3_0_1048_3gr_q, in_data_in};

    // i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr(EXTIFACE,7)@3
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_data_in = element_extension_1048_2_q;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_dir = in_dir;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_in = in_feedback_in_17;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_valid_in = in_feedback_valid_in_17;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_predicate = in_predicate;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_in = in_stall_in;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_in = in_valid_in;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_dir_bitsignaltemp = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_dir[0];
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_valid_in_bitsignaltemp = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_valid_in[0];
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_predicate_bitsignaltemp = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_predicate[0];
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_in_bitsignaltemp = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_in[0];
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_in_bitsignaltemp = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_in[0];
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_stall_out[0] = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_stall_out_bitsignaltemp;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_out[0] = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_out_bitsignaltemp;
    assign i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_out[0] = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_out_bitsignaltemp;
    acl_pop #(
        .INF_LOOP(0),
        .STYLE("REGULAR"),
        .ASYNC_RESET(0),
        .COALESCE_DISTANCE(1),
        .DATA_WIDTH(8),
        .SYNCHRONIZE_RESET(0)
    ) thei_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr (
        .data_in(element_extension_1048_2_q),
        .dir(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_dir_bitsignaltemp),
        .feedback_in(in_feedback_in_17),
        .feedback_valid_in(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_valid_in_bitsignaltemp),
        .predicate(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_predicate_bitsignaltemp),
        .stall_in(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_in_bitsignaltemp),
        .valid_in(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_in_bitsignaltemp),
        .data_out(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_data_out),
        .feedback_stall_out(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_stall_out_bitsignaltemp),
        .stall_out(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_out_bitsignaltemp),
        .valid_out(i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // feedback_sync_out(GPOUT,6)
    assign out_feedback_stall_out_17 = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_feedback_stall_out;

    // sync_out_165(GPOUT,9)@3
    assign out_stall_out = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_stall_out;

    // adapt_scalar_trunc_1048_4_sel_x(BITSELECT,12)@3
    assign adapt_scalar_trunc_1048_4_sel_x_b = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_data_out[4:0];

    // sync_out_166(GPOUT,10)@3
    assign out_data_out = adapt_scalar_trunc_1048_4_sel_x_b;
    assign out_valid_out = i_llvm_fpga_pop_i5_v_0_i13_narrowing_pop17_dijkstranaiveid_1048_1gr_valid_out;

endmodule
