/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  reg [8:0] _02_;
  reg [17:0] _03_;
  reg [12:0] _04_;
  reg [7:0] _05_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [24:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [15:0] celloutsig_0_45z;
  wire [9:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [10:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire [22:0] celloutsig_0_52z;
  wire [17:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [9:0] celloutsig_0_66z;
  wire [11:0] celloutsig_0_67z;
  wire [8:0] celloutsig_0_69z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_61z = ~celloutsig_0_27z[0];
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_10z = ~celloutsig_1_3z;
  assign celloutsig_1_12z = ~celloutsig_1_4z[3];
  assign celloutsig_0_13z = ~celloutsig_0_7z;
  assign celloutsig_1_6z = in_data[146] | celloutsig_1_4z[16];
  assign celloutsig_0_8z = _00_ | in_data[22];
  assign celloutsig_0_19z = celloutsig_0_14z[1] | celloutsig_0_14z[0];
  assign celloutsig_0_23z = celloutsig_0_1z | celloutsig_0_8z;
  assign celloutsig_0_30z = celloutsig_0_23z | celloutsig_0_21z;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { in_data[182:176], celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 18'h00000;
    else _03_ <= { celloutsig_1_8z[9:6], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_6z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 13'h0000;
    else _04_ <= { celloutsig_0_14z[11:10], celloutsig_0_4z };
  reg [14:0] _19_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 15'h0000;
    else _19_ <= in_data[14:0];
  assign { _01_[14:13], _00_, _01_[11:0] } = _19_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 8'h00;
    else _05_ <= { celloutsig_0_6z[6:1], celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_38z = celloutsig_0_31z[8:3] >= celloutsig_0_14z[9:4];
  assign celloutsig_0_56z = { celloutsig_0_35z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_33z } >= { celloutsig_0_53z[14:12], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_41z, celloutsig_0_26z };
  assign celloutsig_1_13z = celloutsig_1_4z[15:11] >= { celloutsig_1_8z[8:5], celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_8z[8:4], _02_ } >= { in_data[124:118], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_19z = { in_data[190:157], celloutsig_1_3z, _02_, celloutsig_1_13z } >= { celloutsig_1_4z[11:4], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_3z, _03_, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_9z = { in_data[49], celloutsig_0_3z, celloutsig_0_7z } >= celloutsig_0_6z[2:0];
  assign celloutsig_0_11z = { celloutsig_0_6z[8:4], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z } >= { celloutsig_0_10z[5:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_24z = { _01_[6:2], celloutsig_0_22z, celloutsig_0_19z, _01_[14:13], _00_, _01_[11:0] } >= { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_0_40z = ! { celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_48z = ! { celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_1_3z = ! { _02_, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_21z = ! { celloutsig_0_15z[3], celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_3z = { in_data[92:84], celloutsig_0_0z } || { _01_[7:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_41z = { celloutsig_0_31z[6:3], celloutsig_0_11z, celloutsig_0_17z } || _04_[11:4];
  assign celloutsig_0_26z = celloutsig_0_20z || { celloutsig_0_14z[10:8], celloutsig_0_1z };
  assign celloutsig_0_34z = { in_data[17:0], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_17z } < { celloutsig_0_25z[12:10], celloutsig_0_25z[23:14], celloutsig_0_21z, celloutsig_0_29z[5:1], celloutsig_0_29z[4], celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_70z = celloutsig_0_20z[2:0] < { celloutsig_0_53z[11:10], celloutsig_0_48z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, _02_ } < { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_35z = in_data[76:73] % { 1'h1, celloutsig_0_29z[1], celloutsig_0_29z[4], celloutsig_0_5z };
  assign celloutsig_0_52z = { _01_[9:1], celloutsig_0_40z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_43z } % { 1'h1, celloutsig_0_7z, celloutsig_0_43z, celloutsig_0_46z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_53z = { celloutsig_0_25z[24:20], _05_, celloutsig_0_50z, celloutsig_0_40z } % { 1'h1, celloutsig_0_14z[11:9], celloutsig_0_49z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_23z };
  assign celloutsig_0_66z = { celloutsig_0_10z[5:4], _05_ } % { 1'h1, celloutsig_0_6z[8:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_69z = celloutsig_0_66z[8:0] % { 1'h1, celloutsig_0_67z[7:6], celloutsig_0_0z, celloutsig_0_56z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_47z };
  assign celloutsig_0_6z = { celloutsig_0_4z[9:4], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, _01_[8:0] };
  assign celloutsig_1_4z = { _02_[8:2], celloutsig_1_3z, _02_, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[142:127], celloutsig_1_3z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_1_9z = { in_data[136:135], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z } % { 1'h1, _02_[7:5], in_data[96] };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_11z } % { 1'h1, _02_[7:4], celloutsig_1_16z };
  assign celloutsig_0_31z = { _05_[6:1], celloutsig_0_12z } % { 1'h1, celloutsig_0_12z[1:0], celloutsig_0_12z, celloutsig_0_12z[2:1], in_data[0] };
  assign celloutsig_0_39z = ~ { celloutsig_0_25z[20:12], celloutsig_0_35z };
  assign celloutsig_0_43z = ~ { celloutsig_0_29z[3:1], celloutsig_0_29z[4] };
  assign celloutsig_1_8z = ~ { in_data[166:156], celloutsig_1_6z };
  assign celloutsig_1_11z = ~ celloutsig_1_8z[11:7];
  assign celloutsig_0_20z = ~ { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_27z = ~ { _04_[10:9], celloutsig_0_9z };
  assign celloutsig_0_46z = { celloutsig_0_14z[11], celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_43z } | { celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_38z, celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_5z, celloutsig_0_33z };
  assign celloutsig_0_4z = { in_data[67:58], celloutsig_0_0z } | { in_data[42:35], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_50z = celloutsig_0_6z[8:5] | celloutsig_0_39z[4:1];
  assign celloutsig_0_67z = { celloutsig_0_52z[11:2], celloutsig_0_0z, celloutsig_0_3z } | { celloutsig_0_38z, celloutsig_0_1z, celloutsig_0_48z, celloutsig_0_43z, celloutsig_0_61z, celloutsig_0_56z, celloutsig_0_17z };
  assign celloutsig_0_10z = { _00_, _01_[11:2] } | { celloutsig_0_4z[6:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_4z[1:0], celloutsig_0_3z } | _01_[8:6];
  assign celloutsig_0_14z = { _01_[13], _00_, _01_[11:1], celloutsig_0_5z, celloutsig_0_11z } | { in_data[91:79], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_15z = celloutsig_0_6z[3:0] | celloutsig_0_6z[3:0];
  assign celloutsig_0_17z = celloutsig_0_14z[2:0] | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_0z = ~((in_data[22] & in_data[59]) | in_data[80]);
  assign celloutsig_0_32z = ~((celloutsig_0_31z[5] & celloutsig_0_6z[8]) | celloutsig_0_11z);
  assign celloutsig_0_33z = ~((celloutsig_0_11z & celloutsig_0_26z) | celloutsig_0_0z);
  assign celloutsig_0_37z = ~((celloutsig_0_15z[2] & _01_[13]) | celloutsig_0_33z);
  assign celloutsig_0_44z = ~((celloutsig_0_3z & celloutsig_0_23z) | celloutsig_0_17z[1]);
  assign celloutsig_0_47z = ~((_05_[2] & celloutsig_0_45z[4]) | celloutsig_0_29z[4]);
  assign celloutsig_0_49z = ~((_05_[4] & celloutsig_0_7z) | celloutsig_0_12z[2]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[5] & in_data[79]) | _01_[6]);
  assign celloutsig_1_0z = ~((in_data[160] & in_data[150]) | in_data[184]);
  assign celloutsig_1_2z = ~((_02_[6] & _02_[6]) | _02_[6]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z[18] & celloutsig_1_4z[18]) | celloutsig_1_3z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_2z) | celloutsig_1_3z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_0z) | celloutsig_0_3z);
  assign celloutsig_1_14z = ~((_02_[1] & celloutsig_1_12z) | celloutsig_1_3z);
  assign celloutsig_0_22z = ~((celloutsig_0_8z & celloutsig_0_8z) | celloutsig_0_14z[5]);
  assign { celloutsig_0_25z[12:10], celloutsig_0_25z[13], celloutsig_0_25z[23:14], celloutsig_0_25z[24] } = ~ { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_6z, _01_[1] };
  assign { celloutsig_0_29z[3], celloutsig_0_29z[1], celloutsig_0_29z[2], celloutsig_0_29z[4], celloutsig_0_29z[5] } = ~ { celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_9z, in_data[1] };
  assign { celloutsig_0_45z[4], celloutsig_0_45z[8:5], celloutsig_0_45z[11:10], celloutsig_0_45z[1:0], celloutsig_0_45z[15:12], celloutsig_0_45z[3], celloutsig_0_45z[9] } = ~ { celloutsig_0_44z, celloutsig_0_43z, celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_30z, _05_[3:0], celloutsig_0_26z, celloutsig_0_3z };
  assign _01_[12] = _00_;
  assign celloutsig_0_25z[9:0] = celloutsig_0_25z[23:14];
  assign celloutsig_0_29z[0] = celloutsig_0_29z[4];
  assign celloutsig_0_45z[2] = celloutsig_0_45z[4];
  assign { out_data[133:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
