// Seed: 2712906196
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    output tri id_7,
    input wand id_8,
    input uwire id_9,
    output tri0 id_10,
    input wire id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri1 id_14,
    input supply0 id_15,
    input wire module_0
);
  wire id_18, id_19;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output logic id_3,
    output tri   id_4,
    input  wand  id_5
);
  always id_3 <= id_2 - 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_4,
      id_0,
      id_2,
      id_4,
      id_4,
      id_2,
      id_5,
      id_4,
      id_1,
      id_1,
      id_4,
      id_0,
      id_0,
      id_0
  );
endmodule
