#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5df66f146170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5df66f133fc0 .scope module, "thiele_cpu_tb" "thiele_cpu_tb" 3 3;
 .timescale -9 -12;
v0x5df66f16cde0_0 .net *"_ivl_3", 29 0, L_0x5df66f17f690;  1 drivers
v0x5df66f16cee0_0 .net "cert_addr", 31 0, L_0x5df66f149c30;  1 drivers
v0x5df66f16cfa0_0 .var "clk", 0 0;
v0x5df66f16d0a0 .array "data_memory", 255 0, 31 0;
v0x5df66f16d140_0 .net "error_code", 31 0, L_0x5df66f16e690;  1 drivers
v0x5df66f16d1e0_0 .var/i "i", 31 0;
v0x5df66f16d280_0 .net "info_gain", 31 0, L_0x5df66f16e910;  1 drivers
v0x5df66f16d370 .array "instr_memory", 255 0, 31 0;
v0x5df66f16d410_0 .var "logic_ack", 0 0;
v0x5df66f16d4e0_0 .net "logic_addr", 31 0, L_0x5df66f17edc0;  1 drivers
v0x5df66f16d5b0_0 .var "logic_data", 31 0;
v0x5df66f16d680_0 .net "logic_req", 0 0, L_0x5df66f16ea20;  1 drivers
v0x5df66f16d750_0 .net "mdl_ops", 31 0, L_0x5df66f16e850;  1 drivers
v0x5df66f16d820_0 .net "mem_addr", 31 0, L_0x5df66f17f350;  1 drivers
L_0x712fc31a41c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5df66f16d8f0_0 .net "mem_en", 0 0, L_0x712fc31a41c8;  1 drivers
v0x5df66f16d9c0_0 .var "mem_rdata", 31 0;
L_0x712fc31a4138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df66f16da90_0 .net "mem_wdata", 31 0, L_0x712fc31a4138;  1 drivers
L_0x712fc31a4180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5df66f16db60_0 .net "mem_we", 0 0, L_0x712fc31a4180;  1 drivers
v0x5df66f16dc30_0 .net "partition_ops", 31 0, L_0x5df66f16e750;  1 drivers
v0x5df66f16dd00_0 .net "pc", 31 0, L_0x5df66f148dd0;  1 drivers
v0x5df66f16ddd0_0 .var "py_ack", 0 0;
v0x5df66f16dea0_0 .net "py_code_addr", 31 0, L_0x5df66f17f210;  1 drivers
v0x5df66f16df70_0 .net "py_req", 0 0, L_0x5df66f17ef40;  1 drivers
v0x5df66f16e040_0 .var "py_result", 31 0;
v0x5df66f16e110_0 .var "rst_n", 0 0;
v0x5df66f16e1e0_0 .net "status", 31 0, L_0x5df66f16e5a0;  1 drivers
E_0x5df66f107220 .event posedge, v0x5df66f169bd0_0;
E_0x5df66f0aa8a0 .event anyedge, v0x5df66f16bb20_0;
L_0x5df66f17f5a0 .array/port v0x5df66f16d370, L_0x5df66f17f690;
L_0x5df66f17f690 .part L_0x5df66f148dd0, 2, 30;
S_0x5df66f12f0a0 .scope module, "dut" "thiele_cpu" 3 11, 4 24 0, S_0x5df66f133fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /OUTPUT 32 "mem_wdata";
    .port_info 10 /INPUT 32 "mem_rdata";
    .port_info 11 /OUTPUT 1 "mem_we";
    .port_info 12 /OUTPUT 1 "mem_en";
    .port_info 13 /OUTPUT 1 "logic_req";
    .port_info 14 /OUTPUT 32 "logic_addr";
    .port_info 15 /INPUT 1 "logic_ack";
    .port_info 16 /INPUT 32 "logic_data";
    .port_info 17 /OUTPUT 1 "py_req";
    .port_info 18 /OUTPUT 32 "py_code_addr";
    .port_info 19 /INPUT 1 "py_ack";
    .port_info 20 /INPUT 32 "py_result";
    .port_info 21 /INPUT 32 "instr_data";
    .port_info 22 /OUTPUT 32 "pc";
P_0x5df66f14b270 .param/l "CSR_CERT_ADDR" 1 4 90, C4<00000000>;
P_0x5df66f14b2b0 .param/l "CSR_ERROR" 1 4 92, C4<00000010>;
P_0x5df66f14b2f0 .param/l "CSR_INFO_GAIN" 1 4 95, C4<00000101>;
P_0x5df66f14b330 .param/l "CSR_MDL_OPS" 1 4 94, C4<00000100>;
P_0x5df66f14b370 .param/l "CSR_PARTITION_OPS" 1 4 93, C4<00000011>;
P_0x5df66f14b3b0 .param/l "CSR_STATUS" 1 4 91, C4<00000001>;
P_0x5df66f14b3f0 .param/l "MAX_MU" 1 4 71, C4<11111111111111111111111111111111>;
P_0x5df66f14b430 .param/l "NUM_MODULES" 1 4 68, +C4<00000000000000000000000001000000>;
P_0x5df66f14b470 .param/l "OPCODE_EMIT" 1 4 80, C4<00001110>;
P_0x5df66f14b4b0 .param/l "OPCODE_HALT" 1 4 87, C4<11111111>;
P_0x5df66f14b4f0 .param/l "OPCODE_LASSERT" 1 4 77, C4<00000011>;
P_0x5df66f14b530 .param/l "OPCODE_LJOIN" 1 4 78, C4<00000100>;
P_0x5df66f14b570 .param/l "OPCODE_MDLACC" 1 4 79, C4<00000101>;
P_0x5df66f14b5b0 .param/l "OPCODE_PMERGE" 1 4 76, C4<00000010>;
P_0x5df66f14b5f0 .param/l "OPCODE_PNEW" 1 4 74, C4<00000000>;
P_0x5df66f14b630 .param/l "OPCODE_PSPLIT" 1 4 75, C4<00000001>;
P_0x5df66f14b670 .param/l "OPCODE_PYEXEC" 1 4 82, C4<00001000>;
P_0x5df66f14b6b0 .param/l "OPCODE_XFER" 1 4 81, C4<00000111>;
P_0x5df66f14b6f0 .param/l "OPCODE_XOR_ADD" 1 4 84, C4<00001011>;
P_0x5df66f14b730 .param/l "OPCODE_XOR_LOAD" 1 4 83, C4<00001010>;
P_0x5df66f14b770 .param/l "OPCODE_XOR_RANK" 1 4 86, C4<00001101>;
P_0x5df66f14b7b0 .param/l "OPCODE_XOR_SWAP" 1 4 85, C4<00001100>;
P_0x5df66f14b7f0 .param/l "REGION_SIZE" 1 4 69, +C4<00000000000000000000010000000000>;
P_0x5df66f14b830 .param/l "STATE_COMPLETE" 1 4 148, C4<0110>;
P_0x5df66f14b870 .param/l "STATE_DECODE" 1 4 143, C4<0001>;
P_0x5df66f14b8b0 .param/l "STATE_EXECUTE" 1 4 144, C4<0010>;
P_0x5df66f14b8f0 .param/l "STATE_FETCH" 1 4 142, C4<0000>;
P_0x5df66f14b930 .param/l "STATE_LOGIC" 1 4 146, C4<0100>;
P_0x5df66f14b970 .param/l "STATE_MEMORY" 1 4 145, C4<0011>;
P_0x5df66f14b9b0 .param/l "STATE_PYTHON" 1 4 147, C4<0101>;
P_0x5df66f14b9f0 .param/l "XOR_COLS" 1 4 116, +C4<00000000000000000000000000000110>;
P_0x5df66f14ba30 .param/l "XOR_ROWS" 1 4 115, +C4<00000000000000000000000000000100>;
L_0x5df66f148dd0 .functor BUFZ 32, v0x5df66f16bc00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5df66f1494b0 .functor BUFZ 32, L_0x5df66f17f5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5df66f149c30 .functor BUFZ 32, v0x5df66f169c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5df66f16e5a0 .functor BUFZ 32, v0x5df66f169ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5df66f16e690 .functor BUFZ 32, v0x5df66f169e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5df66f16e750 .functor BUFZ 32, v0x5df66f16ba40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5df66f16e850 .functor BUFZ 32, v0x5df66f16ad80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5df66f16e910 .functor BUFZ 32, v0x5df66f16a5e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5df66f17f350 .functor BUFZ 32, v0x5df66f16bc00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x712fc31a4018 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5df66f169560_0 .net/2u *"_ivl_22", 3 0, L_0x712fc31a4018;  1 drivers
L_0x712fc31a4060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df66f169660_0 .net/2u *"_ivl_26", 23 0, L_0x712fc31a4060;  1 drivers
v0x5df66f169740_0 .net *"_ivl_28", 39 0, L_0x5df66f17ebd0;  1 drivers
L_0x712fc31a40a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5df66f169800_0 .net/2u *"_ivl_32", 3 0, L_0x712fc31a40a8;  1 drivers
L_0x712fc31a40f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df66f1698e0_0 .net/2u *"_ivl_36", 23 0, L_0x712fc31a40f0;  1 drivers
v0x5df66f169a10_0 .net *"_ivl_38", 39 0, L_0x5df66f17f0d0;  1 drivers
v0x5df66f169af0_0 .net "cert_addr", 31 0, L_0x5df66f149c30;  alias, 1 drivers
v0x5df66f169bd0_0 .net "clk", 0 0, v0x5df66f16cfa0_0;  1 drivers
v0x5df66f169c90_0 .var "csr_cert_addr", 31 0;
v0x5df66f169e00_0 .var "csr_error", 31 0;
v0x5df66f169ee0_0 .var "csr_status", 31 0;
v0x5df66f169fc0_0 .net "current_instr", 31 0, L_0x5df66f1494b0;  1 drivers
v0x5df66f16a0a0_0 .var "current_module", 5 0;
v0x5df66f16a180_0 .var/i "dest_size", 31 0;
v0x5df66f16a260_0 .net "error_code", 31 0, L_0x5df66f16e690;  alias, 1 drivers
v0x5df66f16a340_0 .var/i "even_count", 31 0;
v0x5df66f16a420_0 .var/i "i", 31 0;
v0x5df66f16a500_0 .net "info_gain", 31 0, L_0x5df66f16e910;  alias, 1 drivers
v0x5df66f16a5e0_0 .var "info_gain_counter", 31 0;
v0x5df66f16a6c0_0 .net "instr_data", 31 0, L_0x5df66f17f5a0;  1 drivers
v0x5df66f16a7a0_0 .var/i "j", 31 0;
v0x5df66f16a880_0 .net "logic_ack", 0 0, v0x5df66f16d410_0;  1 drivers
v0x5df66f16a940_0 .net "logic_addr", 31 0, L_0x5df66f17edc0;  alias, 1 drivers
v0x5df66f16aa20_0 .net "logic_data", 31 0, v0x5df66f16d5b0_0;  1 drivers
v0x5df66f16ab00_0 .net "logic_req", 0 0, L_0x5df66f16ea20;  alias, 1 drivers
v0x5df66f16abc0_0 .var/i "mdl_cost", 31 0;
v0x5df66f16aca0_0 .net "mdl_ops", 31 0, L_0x5df66f16e850;  alias, 1 drivers
v0x5df66f16ad80_0 .var "mdl_ops_counter", 31 0;
v0x5df66f16ae60_0 .net "mem_addr", 31 0, L_0x5df66f17f350;  alias, 1 drivers
v0x5df66f16af40_0 .net "mem_en", 0 0, L_0x712fc31a41c8;  alias, 1 drivers
v0x5df66f16b000_0 .net "mem_rdata", 31 0, v0x5df66f16d9c0_0;  1 drivers
v0x5df66f16b0e0_0 .net "mem_wdata", 31 0, L_0x712fc31a4138;  alias, 1 drivers
v0x5df66f16b1c0_0 .net "mem_we", 0 0, L_0x712fc31a4180;  alias, 1 drivers
v0x5df66f16b280_0 .var/i "module_size", 31 0;
v0x5df66f16b360 .array "module_table", 63 0, 31 0;
v0x5df66f16b420_0 .var "mu_accumulator", 31 0;
v0x5df66f16b500_0 .var "next_module_id", 5 0;
v0x5df66f16b5e0_0 .var/i "odd_count", 31 0;
v0x5df66f16b6c0_0 .net "opcode", 7 0, L_0x5df66f16e310;  1 drivers
v0x5df66f16b7a0_0 .net "operand_a", 7 0, L_0x5df66f16e430;  1 drivers
v0x5df66f16b880_0 .net "operand_b", 7 0, L_0x5df66f16e4d0;  1 drivers
v0x5df66f16b960_0 .net "partition_ops", 31 0, L_0x5df66f16e750;  alias, 1 drivers
v0x5df66f16ba40_0 .var "partition_ops_counter", 31 0;
v0x5df66f16bb20_0 .net "pc", 31 0, L_0x5df66f148dd0;  alias, 1 drivers
v0x5df66f16bc00_0 .var "pc_reg", 31 0;
v0x5df66f16bce0_0 .net "py_ack", 0 0, v0x5df66f16ddd0_0;  1 drivers
v0x5df66f16bda0_0 .net "py_code_addr", 31 0, L_0x5df66f17f210;  alias, 1 drivers
v0x5df66f16be80_0 .net "py_req", 0 0, L_0x5df66f17ef40;  alias, 1 drivers
v0x5df66f16bf40_0 .net "py_result", 31 0, v0x5df66f16e040_0;  1 drivers
v0x5df66f16c020_0 .var "rank_temp", 31 0;
v0x5df66f16c100_0 .var/i "region_size", 31 0;
v0x5df66f16c1e0 .array "region_table", 65535 0, 31 0;
v0x5df66f16c2a0_0 .net "rst_n", 0 0, v0x5df66f16e110_0;  1 drivers
v0x5df66f16c360_0 .var/i "size_a", 31 0;
v0x5df66f16c440_0 .var/i "size_b", 31 0;
v0x5df66f16c520_0 .var/i "src_size", 31 0;
v0x5df66f16c600_0 .var "state", 3 0;
v0x5df66f16c6e0_0 .net "status", 31 0, L_0x5df66f16e5a0;  alias, 1 drivers
v0x5df66f16c7c0_0 .var "swap_temp", 31 0;
v0x5df66f16c8a0_0 .var/i "total_size", 31 0;
v0x5df66f16c980 .array "xor_matrix", 23 0, 31 0;
v0x5df66f16ca40 .array "xor_parity", 3 0, 31 0;
E_0x5df66f14a040/0 .event negedge, v0x5df66f16c2a0_0;
E_0x5df66f14a040/1 .event posedge, v0x5df66f169bd0_0;
E_0x5df66f14a040 .event/or E_0x5df66f14a040/0, E_0x5df66f14a040/1;
L_0x5df66f16e310 .part L_0x5df66f1494b0, 24, 8;
L_0x5df66f16e430 .part L_0x5df66f1494b0, 16, 8;
L_0x5df66f16e4d0 .part L_0x5df66f1494b0, 8, 8;
L_0x5df66f16ea20 .cmp/eq 4, v0x5df66f16c600_0, L_0x712fc31a4018;
L_0x5df66f17ebd0 .concat [ 8 8 24 0], L_0x5df66f16e4d0, L_0x5df66f16e430, L_0x712fc31a4060;
L_0x5df66f17edc0 .part L_0x5df66f17ebd0, 0, 32;
L_0x5df66f17ef40 .cmp/eq 4, v0x5df66f16c600_0, L_0x712fc31a40a8;
L_0x5df66f17f0d0 .concat [ 8 8 24 0], L_0x5df66f16e4d0, L_0x5df66f16e430, L_0x712fc31a40f0;
L_0x5df66f17f210 .part L_0x5df66f17f0d0, 0, 32;
S_0x5df66f12fab0 .scope task, "execute_emit" "execute_emit" 4 513, 4 513 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f148ef0_0 .var "value_a", 7 0;
v0x5df66f149610_0 .var "value_b", 7 0;
TD_thiele_cpu_tb.dut.execute_emit ;
    %load/vec4 v0x5df66f148ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5df66f149610_0;
    %pad/u 32;
    %assign/vec4 v0x5df66f16a5e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5df66f16a5e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5df66f16a5e0_0, 0;
T_0.1 ;
    %load/vec4 v0x5df66f148ef0_0;
    %load/vec4 v0x5df66f149610_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %end;
S_0x5df66f166ea0 .scope task, "execute_ljoin" "execute_ljoin" 4 459, 4 459 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f149d90_0 .var "cert_a", 7 0;
v0x5df66f167100_0 .var "cert_b", 7 0;
TD_thiele_cpu_tb.dut.execute_ljoin ;
    %load/vec4 v0x5df66f149d90_0;
    %load/vec4 v0x5df66f167100_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5df66f169c90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %end;
S_0x5df66f1671e0 .scope task, "execute_mdlacc" "execute_mdlacc" 4 470, 4 470 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f167840_0 .var "module_id", 7 0;
TD_thiele_cpu_tb.dut.execute_mdlacc ;
    %load/vec4 v0x5df66f167840_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %ix/getv 4, v0x5df66f167840_0;
    %load/vec4a v0x5df66f16b360, 4;
    %store/vec4 v0x5df66f16b280_0, 0, 32;
    %load/vec4 v0x5df66f16b280_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %fork t_1, S_0x5df66f1673c0;
    %jmp t_0;
    .scope S_0x5df66f1673c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f167780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f1676a0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5df66f1676a0_0;
    %load/vec4 v0x5df66f16b280_0;
    %cmp/s;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x5df66f167780_0;
    %load/vec4 v0x5df66f167840_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f1676a0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c1e0, 4;
    %cmp/u;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x5df66f167840_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f1676a0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c1e0, 4;
    %store/vec4 v0x5df66f167780_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x5df66f1676a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f1676a0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %load/vec4 v0x5df66f167780_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5df66f1675a0_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5df66f167780_0;
    %addi 1, 0, 32;
    %vpi_func 4 492 "$clog2" 32, S<0,vec4,s32> {1 0 0};
    %store/vec4 v0x5df66f1675a0_0, 0, 32;
T_2.11 ;
    %load/vec4 v0x5df66f1675a0_0;
    %load/vec4 v0x5df66f16b280_0;
    %mul;
    %store/vec4 v0x5df66f16abc0_0, 0, 32;
    %end;
    .scope S_0x5df66f1671e0;
t_0 %join;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16abc0_0, 0, 32;
T_2.5 ;
    %load/vec4 v0x5df66f16b420_0;
    %load/vec4 v0x5df66f16abc0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.12, 5;
    %vpi_call/w 4 500 "$display", "MDLACC module=%0d size=%0d mdl_cost=%0d mu_acc(before)=%0d", v0x5df66f167840_0, v0x5df66f16b280_0, v0x5df66f16abc0_0, v0x5df66f16b420_0 {0 0 0};
    %load/vec4 v0x5df66f16b420_0;
    %load/vec4 v0x5df66f16abc0_0;
    %add;
    %assign/vec4 v0x5df66f16b420_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %load/vec4 v0x5df66f16ad80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5df66f16ad80_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_2.13 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_2.3 ;
    %end;
S_0x5df66f1673c0 .scope begin, "$unm_blk_55" "$unm_blk_55" 4 478, 4 478 0, S_0x5df66f1671e0;
 .timescale -9 -12;
v0x5df66f1675a0_0 .var/i "bit_length", 31 0;
v0x5df66f1676a0_0 .var/i "k", 31 0;
v0x5df66f167780_0 .var/i "max_element", 31 0;
S_0x5df66f167940 .scope task, "execute_pmerge" "execute_pmerge" 4 415, 4 415 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f167b20_0 .var "module_a", 7 0;
v0x5df66f167c20_0 .var "module_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pmerge ;
    %load/vec4 v0x5df66f167b20_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.17, 5;
    %load/vec4 v0x5df66f167c20_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v0x5df66f167b20_0;
    %load/vec4 v0x5df66f167c20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %ix/getv 4, v0x5df66f167b20_0;
    %load/vec4a v0x5df66f16b360, 4;
    %store/vec4 v0x5df66f16c360_0, 0, 32;
    %ix/getv 4, v0x5df66f167c20_0;
    %load/vec4a v0x5df66f16b360, 4;
    %store/vec4 v0x5df66f16c440_0, 0, 32;
    %load/vec4 v0x5df66f16c360_0;
    %load/vec4 v0x5df66f16c440_0;
    %add;
    %store/vec4 v0x5df66f16c8a0_0, 0, 32;
    %load/vec4 v0x5df66f16c8a0_0;
    %cmpi/s 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.18, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x5df66f16a420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x5df66f16a420_0;
    %load/vec4 v0x5df66f16c360_0;
    %cmp/s;
    %jmp/0xz  T_3.22, 5;
    %load/vec4 v0x5df66f167b20_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a420_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c1e0, 4;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a420_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c1e0, 0, 4;
T_3.22 ;
    %load/vec4 v0x5df66f16a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
T_3.24 ;
    %load/vec4 v0x5df66f16a420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.25, 5;
    %load/vec4 v0x5df66f16a420_0;
    %load/vec4 v0x5df66f16c440_0;
    %cmp/s;
    %jmp/0xz  T_3.26, 5;
    %load/vec4 v0x5df66f167c20_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a420_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c1e0, 4;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a420_0;
    %load/vec4 v0x5df66f16c360_0;
    %add;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c1e0, 0, 4;
T_3.26 ;
    %load/vec4 v0x5df66f16a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
    %jmp T_3.24;
T_3.25 ;
    %load/vec4 v0x5df66f16c8a0_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5df66f167b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5df66f167c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16b360, 0, 4;
    %load/vec4 v0x5df66f16b500_0;
    %assign/vec4 v0x5df66f16a0a0_0, 0;
    %load/vec4 v0x5df66f16b500_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5df66f16b500_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %load/vec4 v0x5df66f16ba40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5df66f16ba40_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_3.19 ;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_3.15 ;
    %end;
S_0x5df66f167d00 .scope task, "execute_pnew" "execute_pnew" 4 352, 4 352 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f167f30_0 .var "region_spec_a", 7 0;
v0x5df66f168030_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pnew ;
    %load/vec4 v0x5df66f167f30_0;
    %pad/u 32;
    %muli 256, 0, 32;
    %load/vec4 v0x5df66f168030_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5df66f16c100_0, 0, 32;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_4.28, 5;
    %load/vec4 v0x5df66f16c100_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16b360, 0, 4;
    %load/vec4 v0x5df66f16b500_0;
    %assign/vec4 v0x5df66f16a0a0_0, 0;
    %load/vec4 v0x5df66f16b500_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5df66f16b500_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
T_4.30 ;
    %load/vec4 v0x5df66f16a420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.31, 5;
    %load/vec4 v0x5df66f16a420_0;
    %load/vec4 v0x5df66f16c100_0;
    %cmp/s;
    %jmp/0xz  T_4.32, 5;
    %load/vec4 v0x5df66f16a420_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a420_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c1e0, 0, 4;
T_4.32 ;
    %load/vec4 v0x5df66f16a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
    %jmp T_4.30;
T_4.31 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %load/vec4 v0x5df66f16ba40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5df66f16ba40_0, 0;
    %jmp T_4.29;
T_4.28 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_4.29 ;
    %end;
S_0x5df66f168110 .scope task, "execute_psplit" "execute_psplit" 4 379, 4 379 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f1682f0_0 .var "module_id", 7 0;
v0x5df66f1683f0_0 .var "predicate", 7 0;
TD_thiele_cpu_tb.dut.execute_psplit ;
    %load/vec4 v0x5df66f1682f0_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_5.36, 5;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.34, 8;
    %ix/getv 4, v0x5df66f1682f0_0;
    %load/vec4a v0x5df66f16b360, 4;
    %store/vec4 v0x5df66f16c100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16b5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
T_5.37 ;
    %load/vec4 v0x5df66f16a420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.38, 5;
    %load/vec4 v0x5df66f16a420_0;
    %load/vec4 v0x5df66f16c100_0;
    %cmp/s;
    %jmp/0xz  T_5.39, 5;
    %load/vec4 v0x5df66f1682f0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a420_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c1e0, 4;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.41, 4;
    %load/vec4 v0x5df66f1682f0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a420_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c1e0, 4;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a340_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c1e0, 0, 4;
    %load/vec4 v0x5df66f16a340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a340_0, 0, 32;
    %jmp T_5.42;
T_5.41 ;
    %load/vec4 v0x5df66f1682f0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a420_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c1e0, 4;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x5df66f16b5e0_0;
    %pad/s 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c1e0, 0, 4;
    %load/vec4 v0x5df66f16b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16b5e0_0, 0, 32;
T_5.42 ;
T_5.39 ;
    %load/vec4 v0x5df66f16a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
    %jmp T_5.37;
T_5.38 ;
    %load/vec4 v0x5df66f16a340_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16b360, 0, 4;
    %load/vec4 v0x5df66f16b5e0_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16b360, 0, 4;
    %load/vec4 v0x5df66f16b500_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5df66f16b500_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %load/vec4 v0x5df66f16ba40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5df66f16ba40_0, 0;
    %jmp T_5.35;
T_5.34 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_5.35 ;
    %end;
S_0x5df66f1684d0 .scope task, "execute_xfer" "execute_xfer" 4 527, 4 527 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f1686b0_0 .var "dest", 7 0;
v0x5df66f1687b0_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xfer ;
    %load/vec4 v0x5df66f1687b0_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.45, 5;
    %load/vec4 v0x5df66f1686b0_0;
    %load/vec4 v0x5df66f16b500_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.43, 8;
    %ix/getv 4, v0x5df66f1687b0_0;
    %load/vec4a v0x5df66f16b360, 4;
    %store/vec4 v0x5df66f16c520_0, 0, 32;
    %ix/getv 4, v0x5df66f1686b0_0;
    %load/vec4a v0x5df66f16b360, 4;
    %store/vec4 v0x5df66f16a180_0, 0, 32;
    %load/vec4 v0x5df66f16c520_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.48, 5;
    %load/vec4 v0x5df66f16a180_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.48;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.46, 8;
    %load/vec4 v0x5df66f1687b0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c1e0, 4;
    %load/vec4 v0x5df66f1686b0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5df66f16a180_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c1e0, 0, 4;
    %load/vec4 v0x5df66f16a180_0;
    %addi 1, 0, 32;
    %ix/getv 3, v0x5df66f1686b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16b360, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %jmp T_6.47;
T_6.46 ;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_6.47 ;
    %jmp T_6.44;
T_6.43 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_6.44 ;
    %end;
S_0x5df66f168890 .scope task, "execute_xor_add" "execute_xor_add" 4 566, 4 566 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f168a70_0 .var "source_row", 7 0;
v0x5df66f168b70_0 .var "target_row", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_add ;
    %load/vec4 v0x5df66f168b70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_7.51, 5;
    %load/vec4 v0x5df66f168a70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.51;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.49, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
T_7.52 ;
    %load/vec4 v0x5df66f16a420_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_7.53, 5;
    %load/vec4 v0x5df66f168b70_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5df66f16a420_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c980, 4;
    %load/vec4 v0x5df66f168a70_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5df66f16a420_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c980, 4;
    %xor;
    %load/vec4 v0x5df66f168b70_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5df66f16a420_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %load/vec4 v0x5df66f16a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
    %jmp T_7.52;
T_7.53 ;
    %ix/getv 4, v0x5df66f168b70_0;
    %load/vec4a v0x5df66f16ca40, 4;
    %ix/getv 4, v0x5df66f168a70_0;
    %load/vec4a v0x5df66f16ca40, 4;
    %xor;
    %ix/getv 3, v0x5df66f168b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16ca40, 0, 4;
    %load/vec4 v0x5df66f16ba40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5df66f16ba40_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %jmp T_7.50;
T_7.49 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_7.50 ;
    %end;
S_0x5df66f168c50 .scope task, "execute_xor_load" "execute_xor_load" 4 554, 4 554 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f168e30_0 .var "data_high", 7 0;
v0x5df66f168f30_0 .var "row", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_load ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %end;
S_0x5df66f169010 .scope task, "execute_xor_rank" "execute_xor_rank" 4 606, 4 606 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
TD_thiele_cpu_tb.dut.execute_xor_rank ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16c020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x5df66f16a420_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.55, 5;
    %load/vec4 v0x5df66f16a420_0;
    %muli 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df66f16c980, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.56, 4;
    %load/vec4 v0x5df66f16c020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16c020_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x5df66f16a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %load/vec4 v0x5df66f16c020_0;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %end;
S_0x5df66f1691a0 .scope task, "execute_xor_swap" "execute_xor_swap" 4 584, 4 584 0, S_0x5df66f12f0a0;
 .timescale -9 -12;
v0x5df66f169380_0 .var "row1", 7 0;
v0x5df66f169480_0 .var "row2", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_swap ;
    %load/vec4 v0x5df66f169380_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_10.60, 5;
    %load/vec4 v0x5df66f169480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_10.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.58, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
T_10.61 ;
    %load/vec4 v0x5df66f16a420_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_10.62, 5;
    %load/vec4 v0x5df66f169380_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5df66f16a420_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c980, 4;
    %store/vec4 v0x5df66f16c7c0_0, 0, 32;
    %load/vec4 v0x5df66f169480_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5df66f16a420_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16c980, 4;
    %load/vec4 v0x5df66f169380_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5df66f16a420_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %load/vec4 v0x5df66f16c7c0_0;
    %load/vec4 v0x5df66f169480_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x5df66f16a420_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %load/vec4 v0x5df66f16a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
    %jmp T_10.61;
T_10.62 ;
    %ix/getv 4, v0x5df66f169380_0;
    %load/vec4a v0x5df66f16ca40, 4;
    %store/vec4 v0x5df66f16c7c0_0, 0, 32;
    %ix/getv 4, v0x5df66f169480_0;
    %load/vec4a v0x5df66f16ca40, 4;
    %ix/getv 3, v0x5df66f169380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16ca40, 0, 4;
    %load/vec4 v0x5df66f16c7c0_0;
    %ix/getv 3, v0x5df66f169480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16ca40, 0, 4;
    %load/vec4 v0x5df66f16ba40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5df66f16ba40_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %jmp T_10.59;
T_10.58 ;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
T_10.59 ;
    %end;
    .scope S_0x5df66f12f0a0;
T_11 ;
    %wait E_0x5df66f14a040;
    %load/vec4 v0x5df66f16c2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df66f169c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df66f16b420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df66f16ba40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df66f16ad80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df66f16a5e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5df66f16a0a0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5df66f16b500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5df66f16a420_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5df66f16a420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16a7a0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x5df66f16a7a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5df66f16a420_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x5df66f16a7a0_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c1e0, 0, 4;
    %load/vec4 v0x5df66f16a7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a7a0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x5df66f16a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16a420_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16ca40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16ca40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16ca40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16c980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16ca40, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5df66f16c600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0x5df66f16b6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5df66f169e00_0, 0;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.13 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f167f30_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f168030_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pnew, S_0x5df66f167d00;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.14 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f1682f0_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f1683f0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_psplit, S_0x5df66f168110;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.15 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f167b20_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f167c20_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pmerge, S_0x5df66f167940;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.17 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f149d90_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f167100_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_ljoin, S_0x5df66f166ea0;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.18 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f148ef0_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f149610_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_emit, S_0x5df66f12fab0;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.19 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f1687b0_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f1686b0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xfer, S_0x5df66f1684d0;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.21 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.29, 4;
    %load/vec4 v0x5df66f16a0a0_0;
    %pad/u 8;
    %store/vec4 v0x5df66f167840_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x5df66f1671e0;
    %join;
    %jmp T_11.30;
T_11.29 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f167840_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x5df66f1671e0;
    %join;
T_11.30 ;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.22 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f168f30_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f168e30_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_load, S_0x5df66f168c50;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.23 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f168b70_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f168a70_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_add, S_0x5df66f168890;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.24 ;
    %load/vec4 v0x5df66f16b7a0_0;
    %store/vec4 v0x5df66f169380_0, 0, 8;
    %load/vec4 v0x5df66f16b880_0;
    %store/vec4 v0x5df66f169480_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_swap, S_0x5df66f1691a0;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.25 ;
    %fork TD_thiele_cpu_tb.dut.execute_xor_rank, S_0x5df66f169010;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.26 ;
    %load/vec4 v0x5df66f16a0a0_0;
    %pad/u 8;
    %store/vec4 v0x5df66f167840_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x5df66f1671e0;
    %join;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
    %jmp T_11.28;
T_11.28 ;
    %pop/vec4 1;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0x5df66f16a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.31, 8;
    %load/vec4 v0x5df66f16aa20_0;
    %assign/vec4 v0x5df66f169c90_0, 0;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
T_11.31 ;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v0x5df66f16bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.33, 8;
    %load/vec4 v0x5df66f16bf40_0;
    %assign/vec4 v0x5df66f169ee0_0, 0;
    %load/vec4 v0x5df66f16bc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5df66f16bc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5df66f16c600_0, 0;
T_11.33 ;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5df66f133fc0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df66f16cfa0_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5df66f16cfa0_0;
    %inv;
    %store/vec4 v0x5df66f16cfa0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x5df66f133fc0;
T_13 ;
    %vpi_call/w 3 21 "$readmemh", "artifacts/trinity_cost_test/program.mem", v0x5df66f16d370 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16d1e0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5df66f16d1e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5df66f16d1e0_0;
    %store/vec4a v0x5df66f16d0a0, 4, 0;
    %load/vec4 v0x5df66f16d1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df66f16d1e0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df66f16e110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df66f16d410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df66f16ddd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df66f16d9c0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df66f16e110_0, 0, 1;
    %fork t_3, S_0x5df66f133fc0;
    %fork t_4, S_0x5df66f133fc0;
    %join;
    %join;
    %jmp t_2;
t_3 ;
    %delay 10000000, 0;
    %vpi_call/w 3 28 "$display", "Simulation timed out" {0 0 0};
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
t_4 ;
T_13.2 ;
    %load/vec4 v0x5df66f16dd00_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.3, 6;
    %wait E_0x5df66f0aa8a0;
    %jmp T_13.2;
T_13.3 ;
    %delay 10000, 0;
    %vpi_call/w 3 34 "$display", "Test completed!" {0 0 0};
    %vpi_call/w 3 35 "$display", "Final PC: %h", v0x5df66f16dd00_0 {0 0 0};
    %vpi_call/w 3 36 "$display", "Status: %h", v0x5df66f16e1e0_0 {0 0 0};
    %vpi_call/w 3 37 "$display", "Error: %h", v0x5df66f16d140_0 {0 0 0};
    %vpi_call/w 3 38 "$display", "Partition Ops: %d", v0x5df66f16dc30_0 {0 0 0};
    %vpi_call/w 3 39 "$display", "MDL Ops: %d", v0x5df66f16d750_0 {0 0 0};
    %vpi_call/w 3 40 "$display", "Info Gain: %d", v0x5df66f16d280_0 {0 0 0};
    %vpi_call/w 3 41 "$display", "{\042partition_ops\042: %d, \042mdl_ops\042: %d, \042info_gain\042: %d, \042mu_total\042: %d}", v0x5df66f16dc30_0, v0x5df66f16d750_0, v0x5df66f16d280_0, v0x5df66f16b420_0 {0 0 0};
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .scope S_0x5df66f133fc0;
t_2 ;
    %end;
    .thread T_13;
    .scope S_0x5df66f133fc0;
T_14 ;
    %wait E_0x5df66f107220;
    %load/vec4 v0x5df66f16d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5df66f16db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5df66f16da90_0;
    %load/vec4 v0x5df66f16d820_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df66f16d0a0, 0, 4;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5df66f16d820_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5df66f16d0a0, 4;
    %assign/vec4 v0x5df66f16d9c0_0, 0;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5df66f133fc0;
T_15 ;
    %wait E_0x5df66f107220;
    %load/vec4 v0x5df66f16d680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5df66f16d410_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x5df66f16d5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5df66f16d410_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5df66f16d410_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5df66f133fc0;
T_16 ;
    %wait E_0x5df66f107220;
    %load/vec4 v0x5df66f16df70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x5df66f16ddd0_0;
    %nor/r;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %delay 15000, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x5df66f16e040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5df66f16ddd0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5df66f16ddd0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5df66f133fc0;
T_17 ;
    %wait E_0x5df66f107220;
    %load/vec4 v0x5df66f16e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 3 50 "$display", "Time: %t, PC: %h, State: %h, Status: %h, Error: %h", $time, v0x5df66f16dd00_0, v0x5df66f16c600_0, v0x5df66f16e1e0_0, v0x5df66f16d140_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "artifacts/trinity_cost_test/thiele_cpu_tb_generated.v";
    "/workspaces/The-Thiele-Machine/thielecpu/hardware/thiele_cpu.v";
