// Seed: 733351251
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
  tri id_4;
  assign id_4 = 1;
endmodule
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    input  wand id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    output wand module_2
);
  assign id_5 = (1) - {id_2, id_4 < 1};
  id_7 :
  assert property (@(posedge id_3 < 1) id_3)
  else $display;
endmodule
module module_3 (
    output wire id_0,
    input supply0 id_1,
    input uwire id_2
);
  always_ff @(*) $display;
  module_2(
      id_0, id_1, id_1, id_1, id_2, id_0
  );
endmodule
