xrun(64): 24.09-s001: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.09-s001: Started on Oct 18, 2025 at 11:04:31 CDT
xrun
	-64bit
	-sv
	-timescale 1ns/1ps
	-access +rwc
	+define+XCELIUM
	../rtl/fsm.sv
	../tb/tb.sv
	../tb/fsm_property.sv
	-top tb
	-l ./logs/sim.log
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		tb
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:              26      26
		Scalar wires:            6       -
		Named events:            5       5
		Always blocks:          19      19
		Initial blocks:          8       8
		Clocking blocks:         1       1
		Clocking items:          3       3
		Pseudo assignments:      5       -
		Assertions:              5       5
		Covergroup Instances:    0       1
		Process Clocks:          6       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
xcelium> source /usr/local/cadence/installs/XCELIUM2409/tools/xcelium/files/xmsimrc
xcelium> run
Inicio de simulaciÃ³n
Time=5000 | rst=1 din=0 dout=0
xmsim: *E,ASRTST (/home/maleman/MyLib45/git_alemanmig/Verification-/FSM-Project/tb/fsm_property.sv,16): (time 5 NS) Assertion tb.dut.fsm_bind_inst.p_reset_idle has failed
FSM no entra en 'idle' tras reset
Time=15000 | rst=0 din=0 dout=0
Time=25000 | rst=0 din=0 dout=0
Time=35000 | rst=0 din=1 dout=1
Time=45000 | rst=0 din=1 dout=0
Time=55000 | rst=0 din=0 dout=0
Time=65000 | rst=0 din=1 dout=1
Time=75000 | rst=0 din=0 dout=0
Time=85000 | rst=0 din=1 dout=0
Time=95000 | rst=0 din=1 dout=1
Simulation complete via $finish(1) at time 105 NS + 0
../tb/tb.sv:69     $finish;
xcelium> exit
TOOL:	xrun(64)	24.09-s001: Exiting on Oct 18, 2025 at 11:04:33 CDT  (total: 00:00:02)
