// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "07/05/2020 00:00:28"

// 
// Device: Altera EP4CE55F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu_w (
	clock,
	reset,
	o_jp,
	o_ip,
	o_addr,
	o_sp,
	o_cmd,
	o_memory,
	o_ss_data,
	o_reg0,
	o_reg1,
	o_bp,
	o_data_trans);
input 	clock;
input 	reset;
output 	[15:0] o_jp;
output 	[15:0] o_ip;
output 	[15:0] o_addr;
output 	[15:0] o_sp;
output 	[15:0] o_cmd;
output 	[15:0] o_memory;
output 	[15:0] o_ss_data;
output 	[15:0] o_reg0;
output 	[15:0] o_reg1;
output 	[15:0] o_bp;
output 	[15:0] o_data_trans;

// Design Ports Information
// o_jp[0]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[3]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[4]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[5]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[6]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[7]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[9]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[10]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[11]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[13]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[14]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_jp[15]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[1]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[5]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[8]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[9]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[10]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[11]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[12]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[13]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[14]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ip[15]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[1]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[2]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[4]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[6]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[7]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[8]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[9]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[10]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[11]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[12]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[13]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[14]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[10]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[11]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[12]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[13]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[14]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sp[15]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[3]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[4]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[5]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[7]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[8]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[9]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[11]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[12]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[13]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[14]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_cmd[15]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[2]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[3]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[5]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[6]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[7]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[8]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[9]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[10]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[11]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[12]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[13]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[14]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_memory[15]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[6]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[7]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[8]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[9]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[10]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[11]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[12]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[13]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ss_data[15]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[2]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[3]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[4]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[5]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[6]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[7]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[8]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[9]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[10]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[11]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[12]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[13]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[14]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg0[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[1]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[2]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[6]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[8]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[9]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[11]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[12]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[13]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[14]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg1[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[5]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[6]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[7]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[9]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[10]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[11]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[13]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_bp[15]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[2]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[4]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[7]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[9]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[10]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[11]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[12]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[14]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_trans[15]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_jp[0]~output_o ;
wire \o_jp[1]~output_o ;
wire \o_jp[2]~output_o ;
wire \o_jp[3]~output_o ;
wire \o_jp[4]~output_o ;
wire \o_jp[5]~output_o ;
wire \o_jp[6]~output_o ;
wire \o_jp[7]~output_o ;
wire \o_jp[8]~output_o ;
wire \o_jp[9]~output_o ;
wire \o_jp[10]~output_o ;
wire \o_jp[11]~output_o ;
wire \o_jp[12]~output_o ;
wire \o_jp[13]~output_o ;
wire \o_jp[14]~output_o ;
wire \o_jp[15]~output_o ;
wire \o_ip[0]~output_o ;
wire \o_ip[1]~output_o ;
wire \o_ip[2]~output_o ;
wire \o_ip[3]~output_o ;
wire \o_ip[4]~output_o ;
wire \o_ip[5]~output_o ;
wire \o_ip[6]~output_o ;
wire \o_ip[7]~output_o ;
wire \o_ip[8]~output_o ;
wire \o_ip[9]~output_o ;
wire \o_ip[10]~output_o ;
wire \o_ip[11]~output_o ;
wire \o_ip[12]~output_o ;
wire \o_ip[13]~output_o ;
wire \o_ip[14]~output_o ;
wire \o_ip[15]~output_o ;
wire \o_addr[0]~output_o ;
wire \o_addr[1]~output_o ;
wire \o_addr[2]~output_o ;
wire \o_addr[3]~output_o ;
wire \o_addr[4]~output_o ;
wire \o_addr[5]~output_o ;
wire \o_addr[6]~output_o ;
wire \o_addr[7]~output_o ;
wire \o_addr[8]~output_o ;
wire \o_addr[9]~output_o ;
wire \o_addr[10]~output_o ;
wire \o_addr[11]~output_o ;
wire \o_addr[12]~output_o ;
wire \o_addr[13]~output_o ;
wire \o_addr[14]~output_o ;
wire \o_addr[15]~output_o ;
wire \o_sp[0]~output_o ;
wire \o_sp[1]~output_o ;
wire \o_sp[2]~output_o ;
wire \o_sp[3]~output_o ;
wire \o_sp[4]~output_o ;
wire \o_sp[5]~output_o ;
wire \o_sp[6]~output_o ;
wire \o_sp[7]~output_o ;
wire \o_sp[8]~output_o ;
wire \o_sp[9]~output_o ;
wire \o_sp[10]~output_o ;
wire \o_sp[11]~output_o ;
wire \o_sp[12]~output_o ;
wire \o_sp[13]~output_o ;
wire \o_sp[14]~output_o ;
wire \o_sp[15]~output_o ;
wire \o_cmd[0]~output_o ;
wire \o_cmd[1]~output_o ;
wire \o_cmd[2]~output_o ;
wire \o_cmd[3]~output_o ;
wire \o_cmd[4]~output_o ;
wire \o_cmd[5]~output_o ;
wire \o_cmd[6]~output_o ;
wire \o_cmd[7]~output_o ;
wire \o_cmd[8]~output_o ;
wire \o_cmd[9]~output_o ;
wire \o_cmd[10]~output_o ;
wire \o_cmd[11]~output_o ;
wire \o_cmd[12]~output_o ;
wire \o_cmd[13]~output_o ;
wire \o_cmd[14]~output_o ;
wire \o_cmd[15]~output_o ;
wire \o_memory[0]~output_o ;
wire \o_memory[1]~output_o ;
wire \o_memory[2]~output_o ;
wire \o_memory[3]~output_o ;
wire \o_memory[4]~output_o ;
wire \o_memory[5]~output_o ;
wire \o_memory[6]~output_o ;
wire \o_memory[7]~output_o ;
wire \o_memory[8]~output_o ;
wire \o_memory[9]~output_o ;
wire \o_memory[10]~output_o ;
wire \o_memory[11]~output_o ;
wire \o_memory[12]~output_o ;
wire \o_memory[13]~output_o ;
wire \o_memory[14]~output_o ;
wire \o_memory[15]~output_o ;
wire \o_ss_data[0]~output_o ;
wire \o_ss_data[1]~output_o ;
wire \o_ss_data[2]~output_o ;
wire \o_ss_data[3]~output_o ;
wire \o_ss_data[4]~output_o ;
wire \o_ss_data[5]~output_o ;
wire \o_ss_data[6]~output_o ;
wire \o_ss_data[7]~output_o ;
wire \o_ss_data[8]~output_o ;
wire \o_ss_data[9]~output_o ;
wire \o_ss_data[10]~output_o ;
wire \o_ss_data[11]~output_o ;
wire \o_ss_data[12]~output_o ;
wire \o_ss_data[13]~output_o ;
wire \o_ss_data[14]~output_o ;
wire \o_ss_data[15]~output_o ;
wire \o_reg0[0]~output_o ;
wire \o_reg0[1]~output_o ;
wire \o_reg0[2]~output_o ;
wire \o_reg0[3]~output_o ;
wire \o_reg0[4]~output_o ;
wire \o_reg0[5]~output_o ;
wire \o_reg0[6]~output_o ;
wire \o_reg0[7]~output_o ;
wire \o_reg0[8]~output_o ;
wire \o_reg0[9]~output_o ;
wire \o_reg0[10]~output_o ;
wire \o_reg0[11]~output_o ;
wire \o_reg0[12]~output_o ;
wire \o_reg0[13]~output_o ;
wire \o_reg0[14]~output_o ;
wire \o_reg0[15]~output_o ;
wire \o_reg1[0]~output_o ;
wire \o_reg1[1]~output_o ;
wire \o_reg1[2]~output_o ;
wire \o_reg1[3]~output_o ;
wire \o_reg1[4]~output_o ;
wire \o_reg1[5]~output_o ;
wire \o_reg1[6]~output_o ;
wire \o_reg1[7]~output_o ;
wire \o_reg1[8]~output_o ;
wire \o_reg1[9]~output_o ;
wire \o_reg1[10]~output_o ;
wire \o_reg1[11]~output_o ;
wire \o_reg1[12]~output_o ;
wire \o_reg1[13]~output_o ;
wire \o_reg1[14]~output_o ;
wire \o_reg1[15]~output_o ;
wire \o_bp[0]~output_o ;
wire \o_bp[1]~output_o ;
wire \o_bp[2]~output_o ;
wire \o_bp[3]~output_o ;
wire \o_bp[4]~output_o ;
wire \o_bp[5]~output_o ;
wire \o_bp[6]~output_o ;
wire \o_bp[7]~output_o ;
wire \o_bp[8]~output_o ;
wire \o_bp[9]~output_o ;
wire \o_bp[10]~output_o ;
wire \o_bp[11]~output_o ;
wire \o_bp[12]~output_o ;
wire \o_bp[13]~output_o ;
wire \o_bp[14]~output_o ;
wire \o_bp[15]~output_o ;
wire \o_data_trans[0]~output_o ;
wire \o_data_trans[1]~output_o ;
wire \o_data_trans[2]~output_o ;
wire \o_data_trans[3]~output_o ;
wire \o_data_trans[4]~output_o ;
wire \o_data_trans[5]~output_o ;
wire \o_data_trans[6]~output_o ;
wire \o_data_trans[7]~output_o ;
wire \o_data_trans[8]~output_o ;
wire \o_data_trans[9]~output_o ;
wire \o_data_trans[10]~output_o ;
wire \o_data_trans[11]~output_o ;
wire \o_data_trans[12]~output_o ;
wire \o_data_trans[13]~output_o ;
wire \o_data_trans[14]~output_o ;
wire \o_data_trans[15]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \ip[0]~16_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a28~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a12~portadataout ;
wire \iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a44~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~62_combout ;
wire \iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a60~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~63_combout ;
wire \iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a124~portadataout ;
wire \iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a108~portadataout ;
wire \iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a92~portadataout ;
wire \iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a76~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~60_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~61_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~64_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a61~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a45~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a13~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~67_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a29~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~68_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a125~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a77~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a93~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~65_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a109~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~66_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~69_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a63~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a31~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a15~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a47~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~77_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~78_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a127~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a111~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a79~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a95~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~75_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~76_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~79_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a107~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a123~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a75~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a91~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~55_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~56_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a43~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a11~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~57_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a59~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a27~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~58_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~59_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \jp.0000000000000101~0_combout ;
wire \jp.0000000000000101~q ;
wire \WideOr4~0_combout ;
wire \jp.0000000000000000~0_combout ;
wire \jp.0000000000000000~q ;
wire \jp.0000000000000001~0_combout ;
wire \jp.0000000000000001~q ;
wire \jp.0000000000000010~q ;
wire \jp.0000000000000011~0_combout ;
wire \jp.0000000000000011~q ;
wire \Selector32~0_combout ;
wire \Selector52~1_combout ;
wire \Selector52~2_combout ;
wire \Decoder0~0_combout ;
wire \Selector52~0_combout ;
wire \Selector52~3_combout ;
wire \ip[0]~17 ;
wire \ip[1]~18_combout ;
wire \ip[1]~19 ;
wire \ip[2]~20_combout ;
wire \ip[2]~21 ;
wire \ip[3]~22_combout ;
wire \ip[3]~23 ;
wire \ip[4]~24_combout ;
wire \ip[4]~25 ;
wire \ip[5]~26_combout ;
wire \ip[5]~27 ;
wire \ip[6]~28_combout ;
wire \ip[6]~29 ;
wire \ip[7]~30_combout ;
wire \ip[7]~31 ;
wire \ip[8]~32_combout ;
wire \ip[8]~33 ;
wire \ip[9]~34_combout ;
wire \ip[9]~35 ;
wire \ip[10]~36_combout ;
wire \ip[10]~37 ;
wire \ip[11]~38_combout ;
wire \ip[11]~39 ;
wire \ip[12]~40_combout ;
wire \ip[12]~41 ;
wire \ip[13]~42_combout ;
wire \ip[13]~43 ;
wire \ip[14]~44_combout ;
wire \ip[14]~45 ;
wire \ip[15]~46_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a30~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a14~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a46~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~72_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a62~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~73_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a94~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a126~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a78~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a110~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~70_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~71_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~74_combout ;
wire \Selector33~0_combout ;
wire \Selector56~0_combout ;
wire \Selector56~1_combout ;
wire \jp.0000000000000100~q ;
wire \WideOr0~0_combout ;
wire \o_jp~4_combout ;
wire \o_jp~5_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a16~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a0~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a32~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~2_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a48~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~3_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a112~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a96~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a64~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a80~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~0_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~1_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~4_combout ;
wire \addr[0]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a113~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a97~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a81~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a65~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~5_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~6_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a49~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a17~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a33~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a1~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~7_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~8_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~9_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a114~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a98~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a66~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a82~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~10_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~11_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a18~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a50~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a34~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a2~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~12_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~13_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~14_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a51~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a19~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a35~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a3~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~17_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~18_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a99~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a115~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a67~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a83~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~15_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~16_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~19_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a52~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a20~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a36~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a4~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~22_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~23_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a68~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a84~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~20_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a116~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a100~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~21_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~24_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a53~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a37~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a5~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~27_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a21~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~28_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a117~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a101~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a69~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a85~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~25_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~26_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~29_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a22~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a54~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a38~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a6~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~32_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~33_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a118~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a102~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a70~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a86~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~30_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~31_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~34_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a23~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a55~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a7~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a39~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~37_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~38_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a119~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a87~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a71~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~35_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a103~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~36_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~39_combout ;
wire \data_trans[11]~0_combout ;
wire \reg1[0]~feeder_combout ;
wire \ds_w~0_combout ;
wire \ds_w~q ;
wire \reg1[0]~0_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a58~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a26~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a10~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a42~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~52_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~53_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a90~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a106~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a74~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~50_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a122~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~51_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~54_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a56~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a24~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a40~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a8~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~42_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~43_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a120~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a104~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a88~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a72~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~40_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~41_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~44_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a121~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a105~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a89~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a73~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~45_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~46_combout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a57~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a25~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a41~portadataout ;
wire \iram|srom|rom_block|auto_generated|ram_block1a9~portadataout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~47_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~48_combout ;
wire \iram|srom|rom_block|auto_generated|mux2|_~49_combout ;
wire \Decoder1~5_combout ;
wire \bp[7]~0_combout ;
wire \bp[7]~1_combout ;
wire \Decoder1~2_combout ;
wire \Decoder1~1_combout ;
wire \Decoder1~3_combout ;
wire \reg0~1_combout ;
wire \Selector137~4_combout ;
wire \Selector137~6_combout ;
wire \reg0~2_combout ;
wire \Selector137~5_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \Mux35~1_combout ;
wire \Mux35~2_combout ;
wire \Equal0~4_combout ;
wire \shl_cnt[3]~2_combout ;
wire \shl_cnt[3]~4_combout ;
wire \add_num[15]~4_combout ;
wire \Add1~0_combout ;
wire \Selector137~0_combout ;
wire \sp[1]~feeder_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \reg0[7]~3_combout ;
wire \sp[2]~feeder_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \shl_cnt[3]~3_combout ;
wire \Mux53~1_combout ;
wire \Mux53~0_combout ;
wire \Mux53~2_combout ;
wire \reg0[7]~4_combout ;
wire \Selector135~0_combout ;
wire \Selector135~1_combout ;
wire \sp[3]~feeder_combout ;
wire \Decoder1~0_combout ;
wire \sp[7]~0_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Mux66~2_combout ;
wire \Mux66~0_combout ;
wire \Mux52~0_combout ;
wire \Selector134~0_combout ;
wire \Selector134~1_combout ;
wire \Selector134~2_combout ;
wire \Decoder0~1_combout ;
wire \Selector133~0_combout ;
wire \reg0[14]~7_combout ;
wire \reg0[7]~5_combout ;
wire \reg0[7]~6_combout ;
wire \reg0[9]~8_combout ;
wire \reg0[1]~9_combout ;
wire \Mux32~0_combout ;
wire \Mux28~0_combout ;
wire \data_trans[0]~2_combout ;
wire \ds_wd[0]~0_combout ;
wire \ds_wd[0]~1_combout ;
wire \sp[4]~feeder_combout ;
wire \data_trans[11]~1_combout ;
wire \sp[5]~feeder_combout ;
wire \sp[6]~feeder_combout ;
wire \sp[7]~feeder_combout ;
wire \sp[9]~feeder_combout ;
wire \sp[10]~1_combout ;
wire \Decoder1~4_combout ;
wire \reg1[8]~4_combout ;
wire \Mux36~0_combout ;
wire \Mux42~0_combout ;
wire \Mux43~0_combout ;
wire \reg0[8]~15_combout ;
wire \reg0[8]~14_combout ;
wire \sp[8]~feeder_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \data_trans[0]~3_combout ;
wire \data_trans[0]~4_combout ;
wire \reg1[7]~feeder_combout ;
wire \reg1[8]~1_combout ;
wire \reg1[8]~2_combout ;
wire \reg1[0]~3_combout ;
wire \add_num[6]~5_combout ;
wire \add_num[13]~6_combout ;
wire \Mux24~0_combout ;
wire \Mux44~0_combout ;
wire \Mux44~1_combout ;
wire \reg1[6]~feeder_combout ;
wire \Mux45~0_combout ;
wire \Mux25~0_combout ;
wire \Mux45~1_combout ;
wire \reg1[5]~feeder_combout ;
wire \Mux53~3_combout ;
wire \Mux53~4_combout ;
wire \Mux53~5_combout ;
wire \Selector133~6_combout ;
wire \Mux27~0_combout ;
wire \reg1[4]~feeder_combout ;
wire \Mux47~0_combout ;
wire \Mux47~1_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Selector133~7_combout ;
wire \Selector133~8_combout ;
wire \Selector133~9_combout ;
wire \Selector133~2_combout ;
wire \Selector133~3_combout ;
wire \Selector133~4_combout ;
wire \Selector133~1_combout ;
wire \Selector133~5_combout ;
wire \Selector133~10_combout ;
wire \Mux66~3_combout ;
wire \Mux66~4_combout ;
wire \Mux66~5_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Selector132~0_combout ;
wire \Selector132~1_combout ;
wire \Selector132~2_combout ;
wire \Mux26~0_combout ;
wire \Mux46~0_combout ;
wire \Mux46~1_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Mux55~1_combout ;
wire \Mux53~6_combout ;
wire \Mux53~7_combout ;
wire \Selector131~0_combout ;
wire \Selector131~1_combout ;
wire \Selector131~2_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Mux52~1_combout ;
wire \Mux66~6_combout ;
wire \Mux66~7_combout ;
wire \Mux52~2_combout ;
wire \Selector130~0_combout ;
wire \Selector130~1_combout ;
wire \Selector130~2_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Mux55~3_combout ;
wire \Mux55~2_combout ;
wire \Mux55~4_combout ;
wire \Mux55~5_combout ;
wire \reg0[8]~10_combout ;
wire \reg0[8]~11_combout ;
wire \reg0[8]~12_combout ;
wire \reg0[8]~13_combout ;
wire \reg0[8]~16_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Selector133~11_combout ;
wire \Mux66~8_combout ;
wire \Mux66~9_combout ;
wire \reg0[9]~17_combout ;
wire \Selector128~0_combout ;
wire \Selector128~1_combout ;
wire \Selector128~2_combout ;
wire \sp[10]~feeder_combout ;
wire \reg1[10]~feeder_combout ;
wire \Mux41~0_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Mux53~8_combout ;
wire \reg0[12]~19_combout ;
wire \Mux53~9_combout ;
wire \Selector127~0_combout ;
wire \Selector127~1_combout ;
wire \Selector127~2_combout ;
wire \sp[12]~feeder_combout ;
wire \Mux39~0_combout ;
wire \Mux40~0_combout ;
wire \Add1~21 ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \reg0[12]~21_combout ;
wire \Mux66~11_combout ;
wire \reg0[12]~24_combout ;
wire \reg0[12]~25_combout ;
wire \reg0[12]~26_combout ;
wire \reg0[12]~27_combout ;
wire \sp[13]~feeder_combout ;
wire \Mux38~0_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \reg0[13]~20_combout ;
wire \Mux66~12_combout ;
wire \reg0[13]~32_combout ;
wire \reg0[13]~33_combout ;
wire \reg0[13]~34_combout ;
wire \reg0[13]~35_combout ;
wire \sp[14]~feeder_combout ;
wire \reg0[15]~0_combout ;
wire \reg0[15]~39_combout ;
wire \Selector123~0_combout ;
wire \Selector123~1_combout ;
wire \reg0[15]~40_combout ;
wire \reg0[15]~38_combout ;
wire \Selector123~2_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a15 ;
wire \sp[15]~feeder_combout ;
wire \Mux66~10_combout ;
wire \Selector122~0_combout ;
wire \Selector122~1_combout ;
wire \Mux36~1_combout ;
wire \Mux37~0_combout ;
wire \Add1~27 ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Selector122~2_combout ;
wire \Selector122~3_combout ;
wire \reg0[14]~41_combout ;
wire \reg0[14]~42_combout ;
wire \reg0[14]~43_combout ;
wire \reg0[14]~44_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Selector90~0_combout ;
wire \bp[11]~2_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a14 ;
wire \Add1~28_combout ;
wire \Selector123~3_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Selector91~0_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a13 ;
wire \reg0[13]~30_combout ;
wire \reg0[13]~31_combout ;
wire \reg0[13]~36_combout ;
wire \reg0[13]~37_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Selector92~0_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a12 ;
wire \reg0[12]~22_combout ;
wire \reg0[12]~23_combout ;
wire \reg0[12]~28_combout ;
wire \reg0[12]~29_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Selector93~0_combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a11 ;
wire \Selector94~0_combout ;
wire \bp[11]~feeder_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Add1~22_combout ;
wire \Selector126~0_combout ;
wire \Selector126~1_combout ;
wire \Selector126~2_combout ;
wire \reg0[9]~18_combout ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a10 ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Selector95~0_combout ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a9 ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Selector96~0_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a8 ;
wire \Selector97~0_combout ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a7 ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \Selector98~0_combout ;
wire \Mux24~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a6 ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Selector99~0_combout ;
wire \Mux25~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a5 ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Selector100~0_combout ;
wire \Mux26~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a4 ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Selector101~0_combout ;
wire \Mux27~1_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a3 ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Selector102~0_combout ;
wire \reg1[3]~feeder_combout ;
wire \Mux32~1_combout ;
wire \Mux32~2_combout ;
wire \Selector136~2_combout ;
wire \Selector135~2_combout ;
wire \Mux33~0_combout ;
wire \Mux29~0_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a2 ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Selector103~0_combout ;
wire \reg1[2]~feeder_combout ;
wire \Mux33~1_combout ;
wire \Mux33~2_combout ;
wire \Mux66~1_combout ;
wire \Selector136~0_combout ;
wire \Selector136~1_combout ;
wire \Selector136~3_combout ;
wire \Mux34~0_combout ;
wire \Mux30~0_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a1 ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Selector104~0_combout ;
wire \reg1[1]~feeder_combout ;
wire \Mux34~1_combout ;
wire \Mux34~2_combout ;
wire \Mux55~0_combout ;
wire \Selector137~1_combout ;
wire \Selector137~2_combout ;
wire \Selector137~3_combout ;
wire \Selector137~7_combout ;
wire \Mux35~0_combout ;
wire \Mux31~0_combout ;
wire \dram|sram|ram_block|auto_generated|ram_block1a0~portadataout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Selector105~0_combout ;
wire \sp[0]~feeder_combout ;
wire \sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \~GND~combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a112~portadataout ;
wire \sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a96~portadataout ;
wire \sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a80~portadataout ;
wire \sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a64~portadataout ;
wire \sram|sram|ram_block|auto_generated|address_reg_a[0]~feeder_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~0_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~1_combout ;
wire \sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a16~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a0~portadataout ;
wire \sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a32~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~2_combout ;
wire \sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a48~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~3_combout ;
wire \sram|sram|ram_block|auto_generated|address_reg_a[2]~feeder_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~4_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a49~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a33~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a1~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~7_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a17~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~8_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a113~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a97~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a81~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a65~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~5_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~6_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~9_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a50~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a18~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a34~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a2~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~12_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~13_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a98~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a114~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a82~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a66~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~10_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~11_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~14_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a99~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a115~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a83~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a67~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~15_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~16_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a51~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a3~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a35~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~17_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a19~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~18_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~19_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a4~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a36~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~22_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a20~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a52~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~23_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a100~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a68~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a84~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~20_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a116~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~21_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~24_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a53~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a5~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a37~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~27_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a21~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~28_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a117~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a101~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a69~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a85~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~25_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~26_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~29_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a86~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a70~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~30_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a102~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a118~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~31_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a6~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a38~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~32_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a22~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a54~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~33_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~34_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a103~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a87~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a71~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~35_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a119~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~36_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a7~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a39~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~37_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a55~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a23~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~38_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~39_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a88~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a72~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~40_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a104~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a120~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~41_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a56~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a40~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a8~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~42_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a24~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~43_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~44_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a25~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a9~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a41~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~47_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a57~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~48_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a105~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a89~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a73~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~45_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a121~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~46_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~49_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a122~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a74~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a90~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~50_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a106~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~51_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a10~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a42~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~52_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a26~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a58~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~53_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~54_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a123~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a107~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a91~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a75~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~55_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~56_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a27~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a11~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a43~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~57_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a59~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~58_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~59_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a92~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a76~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~60_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a124~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a108~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~61_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a12~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a44~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~62_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a28~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a60~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~63_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~64_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a109~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a125~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a77~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a93~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~65_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~66_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a29~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a45~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a13~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~67_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a61~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~68_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~69_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a78~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a94~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~70_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a126~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a110~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~71_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a30~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a62~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a46~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a14~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~72_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~73_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~74_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a31~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a47~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a15~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~77_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a63~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~78_combout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a111~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a127~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a79~portadataout ;
wire \sram|sram|ram_block|auto_generated|ram_block1a95~portadataout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~75_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~76_combout ;
wire \sram|sram|ram_block|auto_generated|mux2|_~79_combout ;
wire [15:0] ip;
wire [15:0] addr;
wire [15:0] sp;
wire [15:0] reg0;
wire [15:0] reg1;
wire [15:0] bp;
wire [2:0] \sram|sram|ram_block|auto_generated|address_reg_a ;
wire [15:0] ds_wd;
wire [2:0] \iram|srom|rom_block|auto_generated|address_reg_a ;
wire [15:0] data_trans;
wire [3:0] \iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w ;
wire [3:0] \sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w ;
wire [15:0] add_num;
wire [4:0] shl_cnt;

wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \iram|srom|rom_block|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [17:0] \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \sram|sram|ram_block|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \iram|srom|rom_block|auto_generated|ram_block1a96~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a80~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a64~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a112~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a16~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a32~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a0~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a48~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a97~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a81~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a65~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a113~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a17~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a33~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a1~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a49~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a98~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a82~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a66~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a114~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a18~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a34~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a2~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a50~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a99~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a83~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a67~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a115~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a19~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a35~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a3~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a51~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a100~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a84~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a68~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a116~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a20~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a36~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a4~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a52~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a101~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a85~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a69~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a117~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a21~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a37~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a5~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a53~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a102~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a86~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a70~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a118~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a22~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a38~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a6~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a54~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a103~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a87~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a71~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a119~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a23~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a39~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a7~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a55~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a104~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a88~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a72~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a120~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a24~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a40~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a8~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a56~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a105~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a89~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a73~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a121~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a25~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a41~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a9~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a57~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a122~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a90~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a106~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a74~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a26~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a42~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a10~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a58~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a107~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a91~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a75~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a123~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a27~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a43~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a11~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a59~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a108~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a92~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a76~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a124~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a28~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a44~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a12~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a60~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a109~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a93~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a77~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a125~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a29~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a45~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a13~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a61~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a126~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a94~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a110~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a78~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a30~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a46~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a14~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a62~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a111~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a95~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a79~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a127~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a31~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a47~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a15~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \iram|srom|rom_block|auto_generated|ram_block1a63~portadataout  = \iram|srom|rom_block|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \dram|sram|ram_block|auto_generated|ram_block1a0~portadataout  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dram|sram|ram_block|auto_generated|ram_block1a1  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dram|sram|ram_block|auto_generated|ram_block1a2  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dram|sram|ram_block|auto_generated|ram_block1a3  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dram|sram|ram_block|auto_generated|ram_block1a4  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dram|sram|ram_block|auto_generated|ram_block1a5  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dram|sram|ram_block|auto_generated|ram_block1a6  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dram|sram|ram_block|auto_generated|ram_block1a7  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \dram|sram|ram_block|auto_generated|ram_block1a8  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \dram|sram|ram_block|auto_generated|ram_block1a9  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \dram|sram|ram_block|auto_generated|ram_block1a10  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \dram|sram|ram_block|auto_generated|ram_block1a11  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \dram|sram|ram_block|auto_generated|ram_block1a12  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \dram|sram|ram_block|auto_generated|ram_block1a13  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \dram|sram|ram_block|auto_generated|ram_block1a14  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \dram|sram|ram_block|auto_generated|ram_block1a15  = \dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \sram|sram|ram_block|auto_generated|ram_block1a96~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a80~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a64~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a112~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a16~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a32~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a0~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a48~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a97~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a81~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a65~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a113~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a17~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a33~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a1~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a49~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a98~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a82~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a66~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a114~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a18~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a34~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a2~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a50~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a99~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a83~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a67~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a115~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a19~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a35~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a3~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a51~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a100~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a84~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a68~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a116~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a20~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a36~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a4~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a52~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a101~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a85~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a69~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a117~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a21~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a37~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a5~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a53~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a102~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a86~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a70~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a118~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a22~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a38~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a6~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a54~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a103~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a87~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a71~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a119~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a23~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a39~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a7~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a55~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a104~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a88~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a72~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a120~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a24~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a40~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a8~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a56~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a105~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a89~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a73~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a121~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a25~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a41~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a9~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a57~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a106~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a90~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a74~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a122~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a26~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a42~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a10~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a58~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a107~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a91~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a75~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a123~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a27~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a43~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a11~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a59~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a108~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a92~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a76~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a124~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a28~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a44~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a12~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a60~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a109~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a93~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a77~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a125~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a29~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a45~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a13~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a61~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a110~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a94~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a78~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a126~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a30~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a46~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a14~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a62~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a111~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a95~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a79~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a127~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a31~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a47~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a15~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \sram|sram|ram_block|auto_generated|ram_block1a63~portadataout  = \sram|sram|ram_block|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \o_jp[0]~output (
	.i(!\WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[0]~output .bus_hold = "false";
defparam \o_jp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N23
cycloneive_io_obuf \o_jp[1]~output (
	.i(\o_jp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[1]~output .bus_hold = "false";
defparam \o_jp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cycloneive_io_obuf \o_jp[2]~output (
	.i(\o_jp~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[2]~output .bus_hold = "false";
defparam \o_jp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \o_jp[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[3]~output .bus_hold = "false";
defparam \o_jp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \o_jp[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[4]~output .bus_hold = "false";
defparam \o_jp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \o_jp[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[5]~output .bus_hold = "false";
defparam \o_jp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N2
cycloneive_io_obuf \o_jp[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[6]~output .bus_hold = "false";
defparam \o_jp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y53_N9
cycloneive_io_obuf \o_jp[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[7]~output .bus_hold = "false";
defparam \o_jp[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N23
cycloneive_io_obuf \o_jp[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[8]~output .bus_hold = "false";
defparam \o_jp[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y53_N23
cycloneive_io_obuf \o_jp[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[9]~output .bus_hold = "false";
defparam \o_jp[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \o_jp[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[10]~output .bus_hold = "false";
defparam \o_jp[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N23
cycloneive_io_obuf \o_jp[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[11]~output .bus_hold = "false";
defparam \o_jp[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N2
cycloneive_io_obuf \o_jp[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[12]~output .bus_hold = "false";
defparam \o_jp[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N23
cycloneive_io_obuf \o_jp[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[13]~output .bus_hold = "false";
defparam \o_jp[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y53_N2
cycloneive_io_obuf \o_jp[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[14]~output .bus_hold = "false";
defparam \o_jp[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \o_jp[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_jp[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_jp[15]~output .bus_hold = "false";
defparam \o_jp[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \o_ip[0]~output (
	.i(ip[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[0]~output .bus_hold = "false";
defparam \o_ip[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \o_ip[1]~output (
	.i(ip[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[1]~output .bus_hold = "false";
defparam \o_ip[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \o_ip[2]~output (
	.i(ip[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[2]~output .bus_hold = "false";
defparam \o_ip[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneive_io_obuf \o_ip[3]~output (
	.i(ip[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[3]~output .bus_hold = "false";
defparam \o_ip[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \o_ip[4]~output (
	.i(ip[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[4]~output .bus_hold = "false";
defparam \o_ip[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \o_ip[5]~output (
	.i(ip[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[5]~output .bus_hold = "false";
defparam \o_ip[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \o_ip[6]~output (
	.i(ip[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[6]~output .bus_hold = "false";
defparam \o_ip[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneive_io_obuf \o_ip[7]~output (
	.i(ip[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[7]~output .bus_hold = "false";
defparam \o_ip[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \o_ip[8]~output (
	.i(ip[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[8]~output .bus_hold = "false";
defparam \o_ip[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cycloneive_io_obuf \o_ip[9]~output (
	.i(ip[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[9]~output .bus_hold = "false";
defparam \o_ip[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneive_io_obuf \o_ip[10]~output (
	.i(ip[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[10]~output .bus_hold = "false";
defparam \o_ip[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneive_io_obuf \o_ip[11]~output (
	.i(ip[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[11]~output .bus_hold = "false";
defparam \o_ip[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \o_ip[12]~output (
	.i(ip[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[12]~output .bus_hold = "false";
defparam \o_ip[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \o_ip[13]~output (
	.i(ip[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[13]~output .bus_hold = "false";
defparam \o_ip[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y10_N23
cycloneive_io_obuf \o_ip[14]~output (
	.i(ip[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[14]~output .bus_hold = "false";
defparam \o_ip[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y7_N2
cycloneive_io_obuf \o_ip[15]~output (
	.i(ip[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ip[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ip[15]~output .bus_hold = "false";
defparam \o_ip[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N23
cycloneive_io_obuf \o_addr[0]~output (
	.i(addr[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[0]~output .bus_hold = "false";
defparam \o_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y6_N23
cycloneive_io_obuf \o_addr[1]~output (
	.i(addr[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[1]~output .bus_hold = "false";
defparam \o_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cycloneive_io_obuf \o_addr[2]~output (
	.i(addr[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[2]~output .bus_hold = "false";
defparam \o_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N16
cycloneive_io_obuf \o_addr[3]~output (
	.i(addr[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[3]~output .bus_hold = "false";
defparam \o_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N9
cycloneive_io_obuf \o_addr[4]~output (
	.i(addr[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[4]~output .bus_hold = "false";
defparam \o_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \o_addr[5]~output (
	.i(addr[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[5]~output .bus_hold = "false";
defparam \o_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y37_N2
cycloneive_io_obuf \o_addr[6]~output (
	.i(addr[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[6]~output .bus_hold = "false";
defparam \o_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N2
cycloneive_io_obuf \o_addr[7]~output (
	.i(addr[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[7]~output .bus_hold = "false";
defparam \o_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \o_addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[8]~output .bus_hold = "false";
defparam \o_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N23
cycloneive_io_obuf \o_addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[9]~output .bus_hold = "false";
defparam \o_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N9
cycloneive_io_obuf \o_addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[10]~output .bus_hold = "false";
defparam \o_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N23
cycloneive_io_obuf \o_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[11]~output .bus_hold = "false";
defparam \o_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \o_addr[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[12]~output .bus_hold = "false";
defparam \o_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \o_addr[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[13]~output .bus_hold = "false";
defparam \o_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y53_N16
cycloneive_io_obuf \o_addr[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[14]~output .bus_hold = "false";
defparam \o_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N16
cycloneive_io_obuf \o_addr[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_addr[15]~output .bus_hold = "false";
defparam \o_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N16
cycloneive_io_obuf \o_sp[0]~output (
	.i(sp[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[0]~output .bus_hold = "false";
defparam \o_sp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N16
cycloneive_io_obuf \o_sp[1]~output (
	.i(sp[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[1]~output .bus_hold = "false";
defparam \o_sp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N2
cycloneive_io_obuf \o_sp[2]~output (
	.i(sp[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[2]~output .bus_hold = "false";
defparam \o_sp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y53_N23
cycloneive_io_obuf \o_sp[3]~output (
	.i(sp[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[3]~output .bus_hold = "false";
defparam \o_sp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N2
cycloneive_io_obuf \o_sp[4]~output (
	.i(sp[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[4]~output .bus_hold = "false";
defparam \o_sp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y53_N2
cycloneive_io_obuf \o_sp[5]~output (
	.i(sp[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[5]~output .bus_hold = "false";
defparam \o_sp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N23
cycloneive_io_obuf \o_sp[6]~output (
	.i(sp[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[6]~output .bus_hold = "false";
defparam \o_sp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N9
cycloneive_io_obuf \o_sp[7]~output (
	.i(sp[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[7]~output .bus_hold = "false";
defparam \o_sp[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N16
cycloneive_io_obuf \o_sp[8]~output (
	.i(sp[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[8]~output .bus_hold = "false";
defparam \o_sp[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N9
cycloneive_io_obuf \o_sp[9]~output (
	.i(sp[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[9]~output .bus_hold = "false";
defparam \o_sp[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N2
cycloneive_io_obuf \o_sp[10]~output (
	.i(sp[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[10]~output .bus_hold = "false";
defparam \o_sp[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N9
cycloneive_io_obuf \o_sp[11]~output (
	.i(sp[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[11]~output .bus_hold = "false";
defparam \o_sp[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N2
cycloneive_io_obuf \o_sp[12]~output (
	.i(sp[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[12]~output .bus_hold = "false";
defparam \o_sp[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y42_N23
cycloneive_io_obuf \o_sp[13]~output (
	.i(sp[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[13]~output .bus_hold = "false";
defparam \o_sp[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N9
cycloneive_io_obuf \o_sp[14]~output (
	.i(sp[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[14]~output .bus_hold = "false";
defparam \o_sp[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneive_io_obuf \o_sp[15]~output (
	.i(sp[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sp[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sp[15]~output .bus_hold = "false";
defparam \o_sp[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y9_N16
cycloneive_io_obuf \o_cmd[0]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[0]~output .bus_hold = "false";
defparam \o_cmd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N9
cycloneive_io_obuf \o_cmd[1]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[1]~output .bus_hold = "false";
defparam \o_cmd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N9
cycloneive_io_obuf \o_cmd[2]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[2]~output .bus_hold = "false";
defparam \o_cmd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N16
cycloneive_io_obuf \o_cmd[3]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[3]~output .bus_hold = "false";
defparam \o_cmd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N2
cycloneive_io_obuf \o_cmd[4]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[4]~output .bus_hold = "false";
defparam \o_cmd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y14_N23
cycloneive_io_obuf \o_cmd[5]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[5]~output .bus_hold = "false";
defparam \o_cmd[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneive_io_obuf \o_cmd[6]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[6]~output .bus_hold = "false";
defparam \o_cmd[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y14_N16
cycloneive_io_obuf \o_cmd[7]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[7]~output .bus_hold = "false";
defparam \o_cmd[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y23_N23
cycloneive_io_obuf \o_cmd[8]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[8]~output .bus_hold = "false";
defparam \o_cmd[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N23
cycloneive_io_obuf \o_cmd[9]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[9]~output .bus_hold = "false";
defparam \o_cmd[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \o_cmd[10]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[10]~output .bus_hold = "false";
defparam \o_cmd[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \o_cmd[11]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[11]~output .bus_hold = "false";
defparam \o_cmd[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y23_N16
cycloneive_io_obuf \o_cmd[12]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[12]~output .bus_hold = "false";
defparam \o_cmd[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N23
cycloneive_io_obuf \o_cmd[13]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[13]~output .bus_hold = "false";
defparam \o_cmd[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \o_cmd[14]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[14]~output .bus_hold = "false";
defparam \o_cmd[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N2
cycloneive_io_obuf \o_cmd[15]~output (
	.i(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_cmd[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_cmd[15]~output .bus_hold = "false";
defparam \o_cmd[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N16
cycloneive_io_obuf \o_memory[0]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[0]~output .bus_hold = "false";
defparam \o_memory[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N16
cycloneive_io_obuf \o_memory[1]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[1]~output .bus_hold = "false";
defparam \o_memory[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N9
cycloneive_io_obuf \o_memory[2]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[2]~output .bus_hold = "false";
defparam \o_memory[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N9
cycloneive_io_obuf \o_memory[3]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[3]~output .bus_hold = "false";
defparam \o_memory[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N2
cycloneive_io_obuf \o_memory[4]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[4]~output .bus_hold = "false";
defparam \o_memory[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N2
cycloneive_io_obuf \o_memory[5]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[5]~output .bus_hold = "false";
defparam \o_memory[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N23
cycloneive_io_obuf \o_memory[6]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[6]~output .bus_hold = "false";
defparam \o_memory[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N9
cycloneive_io_obuf \o_memory[7]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[7]~output .bus_hold = "false";
defparam \o_memory[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y15_N2
cycloneive_io_obuf \o_memory[8]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[8]~output .bus_hold = "false";
defparam \o_memory[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
cycloneive_io_obuf \o_memory[9]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[9]~output .bus_hold = "false";
defparam \o_memory[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N2
cycloneive_io_obuf \o_memory[10]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[10]~output .bus_hold = "false";
defparam \o_memory[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y7_N9
cycloneive_io_obuf \o_memory[11]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[11]~output .bus_hold = "false";
defparam \o_memory[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N9
cycloneive_io_obuf \o_memory[12]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[12]~output .bus_hold = "false";
defparam \o_memory[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y4_N16
cycloneive_io_obuf \o_memory[13]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[13]~output .bus_hold = "false";
defparam \o_memory[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N2
cycloneive_io_obuf \o_memory[14]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[14]~output .bus_hold = "false";
defparam \o_memory[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y12_N23
cycloneive_io_obuf \o_memory[15]~output (
	.i(\dram|sram|ram_block|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_memory[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_memory[15]~output .bus_hold = "false";
defparam \o_memory[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N16
cycloneive_io_obuf \o_ss_data[0]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[0]~output .bus_hold = "false";
defparam \o_ss_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N9
cycloneive_io_obuf \o_ss_data[1]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[1]~output .bus_hold = "false";
defparam \o_ss_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y53_N9
cycloneive_io_obuf \o_ss_data[2]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[2]~output .bus_hold = "false";
defparam \o_ss_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N23
cycloneive_io_obuf \o_ss_data[3]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[3]~output .bus_hold = "false";
defparam \o_ss_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N9
cycloneive_io_obuf \o_ss_data[4]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[4]~output .bus_hold = "false";
defparam \o_ss_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \o_ss_data[5]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[5]~output .bus_hold = "false";
defparam \o_ss_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneive_io_obuf \o_ss_data[6]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[6]~output .bus_hold = "false";
defparam \o_ss_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N2
cycloneive_io_obuf \o_ss_data[7]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[7]~output .bus_hold = "false";
defparam \o_ss_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N16
cycloneive_io_obuf \o_ss_data[8]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[8]~output .bus_hold = "false";
defparam \o_ss_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \o_ss_data[9]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[9]~output .bus_hold = "false";
defparam \o_ss_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \o_ss_data[10]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[10]~output .bus_hold = "false";
defparam \o_ss_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \o_ss_data[11]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[11]~output .bus_hold = "false";
defparam \o_ss_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N9
cycloneive_io_obuf \o_ss_data[12]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[12]~output .bus_hold = "false";
defparam \o_ss_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N2
cycloneive_io_obuf \o_ss_data[13]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[13]~output .bus_hold = "false";
defparam \o_ss_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N2
cycloneive_io_obuf \o_ss_data[14]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[14]~output .bus_hold = "false";
defparam \o_ss_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y53_N23
cycloneive_io_obuf \o_ss_data[15]~output (
	.i(\sram|sram|ram_block|auto_generated|mux2|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ss_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ss_data[15]~output .bus_hold = "false";
defparam \o_ss_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \o_reg0[0]~output (
	.i(reg0[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[0]~output .bus_hold = "false";
defparam \o_reg0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N2
cycloneive_io_obuf \o_reg0[1]~output (
	.i(reg0[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[1]~output .bus_hold = "false";
defparam \o_reg0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \o_reg0[2]~output (
	.i(reg0[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[2]~output .bus_hold = "false";
defparam \o_reg0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N16
cycloneive_io_obuf \o_reg0[3]~output (
	.i(reg0[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[3]~output .bus_hold = "false";
defparam \o_reg0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y19_N16
cycloneive_io_obuf \o_reg0[4]~output (
	.i(reg0[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[4]~output .bus_hold = "false";
defparam \o_reg0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N16
cycloneive_io_obuf \o_reg0[5]~output (
	.i(reg0[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[5]~output .bus_hold = "false";
defparam \o_reg0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y17_N23
cycloneive_io_obuf \o_reg0[6]~output (
	.i(reg0[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[6]~output .bus_hold = "false";
defparam \o_reg0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \o_reg0[7]~output (
	.i(reg0[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[7]~output .bus_hold = "false";
defparam \o_reg0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N16
cycloneive_io_obuf \o_reg0[8]~output (
	.i(reg0[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[8]~output .bus_hold = "false";
defparam \o_reg0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N23
cycloneive_io_obuf \o_reg0[9]~output (
	.i(reg0[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[9]~output .bus_hold = "false";
defparam \o_reg0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y24_N2
cycloneive_io_obuf \o_reg0[10]~output (
	.i(reg0[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[10]~output .bus_hold = "false";
defparam \o_reg0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N23
cycloneive_io_obuf \o_reg0[11]~output (
	.i(reg0[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[11]~output .bus_hold = "false";
defparam \o_reg0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y24_N9
cycloneive_io_obuf \o_reg0[12]~output (
	.i(reg0[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[12]~output .bus_hold = "false";
defparam \o_reg0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y22_N9
cycloneive_io_obuf \o_reg0[13]~output (
	.i(reg0[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[13]~output .bus_hold = "false";
defparam \o_reg0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cycloneive_io_obuf \o_reg0[14]~output (
	.i(reg0[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[14]~output .bus_hold = "false";
defparam \o_reg0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \o_reg0[15]~output (
	.i(reg0[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg0[15]~output .bus_hold = "false";
defparam \o_reg0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneive_io_obuf \o_reg1[0]~output (
	.i(reg1[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[0]~output .bus_hold = "false";
defparam \o_reg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \o_reg1[1]~output (
	.i(reg1[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[1]~output .bus_hold = "false";
defparam \o_reg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N23
cycloneive_io_obuf \o_reg1[2]~output (
	.i(reg1[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[2]~output .bus_hold = "false";
defparam \o_reg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N23
cycloneive_io_obuf \o_reg1[3]~output (
	.i(reg1[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[3]~output .bus_hold = "false";
defparam \o_reg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N16
cycloneive_io_obuf \o_reg1[4]~output (
	.i(reg1[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[4]~output .bus_hold = "false";
defparam \o_reg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \o_reg1[5]~output (
	.i(reg1[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[5]~output .bus_hold = "false";
defparam \o_reg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneive_io_obuf \o_reg1[6]~output (
	.i(reg1[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[6]~output .bus_hold = "false";
defparam \o_reg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \o_reg1[7]~output (
	.i(reg1[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[7]~output .bus_hold = "false";
defparam \o_reg1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N16
cycloneive_io_obuf \o_reg1[8]~output (
	.i(reg1[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[8]~output .bus_hold = "false";
defparam \o_reg1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y32_N16
cycloneive_io_obuf \o_reg1[9]~output (
	.i(reg1[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[9]~output .bus_hold = "false";
defparam \o_reg1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N9
cycloneive_io_obuf \o_reg1[10]~output (
	.i(reg1[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[10]~output .bus_hold = "false";
defparam \o_reg1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N23
cycloneive_io_obuf \o_reg1[11]~output (
	.i(reg1[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[11]~output .bus_hold = "false";
defparam \o_reg1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N16
cycloneive_io_obuf \o_reg1[12]~output (
	.i(reg1[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[12]~output .bus_hold = "false";
defparam \o_reg1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cycloneive_io_obuf \o_reg1[13]~output (
	.i(reg1[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[13]~output .bus_hold = "false";
defparam \o_reg1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \o_reg1[14]~output (
	.i(reg1[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[14]~output .bus_hold = "false";
defparam \o_reg1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \o_reg1[15]~output (
	.i(reg1[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg1[15]~output .bus_hold = "false";
defparam \o_reg1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N9
cycloneive_io_obuf \o_bp[0]~output (
	.i(bp[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[0]~output .bus_hold = "false";
defparam \o_bp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N23
cycloneive_io_obuf \o_bp[1]~output (
	.i(bp[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[1]~output .bus_hold = "false";
defparam \o_bp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N9
cycloneive_io_obuf \o_bp[2]~output (
	.i(bp[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[2]~output .bus_hold = "false";
defparam \o_bp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N16
cycloneive_io_obuf \o_bp[3]~output (
	.i(bp[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[3]~output .bus_hold = "false";
defparam \o_bp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \o_bp[4]~output (
	.i(bp[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[4]~output .bus_hold = "false";
defparam \o_bp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \o_bp[5]~output (
	.i(bp[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[5]~output .bus_hold = "false";
defparam \o_bp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \o_bp[6]~output (
	.i(bp[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[6]~output .bus_hold = "false";
defparam \o_bp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \o_bp[7]~output (
	.i(bp[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[7]~output .bus_hold = "false";
defparam \o_bp[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N16
cycloneive_io_obuf \o_bp[8]~output (
	.i(bp[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[8]~output .bus_hold = "false";
defparam \o_bp[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y6_N16
cycloneive_io_obuf \o_bp[9]~output (
	.i(bp[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[9]~output .bus_hold = "false";
defparam \o_bp[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N23
cycloneive_io_obuf \o_bp[10]~output (
	.i(bp[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[10]~output .bus_hold = "false";
defparam \o_bp[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N9
cycloneive_io_obuf \o_bp[11]~output (
	.i(bp[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[11]~output .bus_hold = "false";
defparam \o_bp[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y53_N2
cycloneive_io_obuf \o_bp[12]~output (
	.i(bp[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[12]~output .bus_hold = "false";
defparam \o_bp[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N2
cycloneive_io_obuf \o_bp[13]~output (
	.i(bp[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[13]~output .bus_hold = "false";
defparam \o_bp[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N16
cycloneive_io_obuf \o_bp[14]~output (
	.i(bp[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[14]~output .bus_hold = "false";
defparam \o_bp[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N2
cycloneive_io_obuf \o_bp[15]~output (
	.i(bp[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_bp[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_bp[15]~output .bus_hold = "false";
defparam \o_bp[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N23
cycloneive_io_obuf \o_data_trans[0]~output (
	.i(data_trans[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[0]~output .bus_hold = "false";
defparam \o_data_trans[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N9
cycloneive_io_obuf \o_data_trans[1]~output (
	.i(data_trans[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[1]~output .bus_hold = "false";
defparam \o_data_trans[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N16
cycloneive_io_obuf \o_data_trans[2]~output (
	.i(data_trans[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[2]~output .bus_hold = "false";
defparam \o_data_trans[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N23
cycloneive_io_obuf \o_data_trans[3]~output (
	.i(data_trans[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[3]~output .bus_hold = "false";
defparam \o_data_trans[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N2
cycloneive_io_obuf \o_data_trans[4]~output (
	.i(data_trans[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[4]~output .bus_hold = "false";
defparam \o_data_trans[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N9
cycloneive_io_obuf \o_data_trans[5]~output (
	.i(data_trans[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[5]~output .bus_hold = "false";
defparam \o_data_trans[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N9
cycloneive_io_obuf \o_data_trans[6]~output (
	.i(data_trans[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[6]~output .bus_hold = "false";
defparam \o_data_trans[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N2
cycloneive_io_obuf \o_data_trans[7]~output (
	.i(data_trans[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[7]~output .bus_hold = "false";
defparam \o_data_trans[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N2
cycloneive_io_obuf \o_data_trans[8]~output (
	.i(data_trans[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[8]~output .bus_hold = "false";
defparam \o_data_trans[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N23
cycloneive_io_obuf \o_data_trans[9]~output (
	.i(data_trans[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[9]~output .bus_hold = "false";
defparam \o_data_trans[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y44_N16
cycloneive_io_obuf \o_data_trans[10]~output (
	.i(data_trans[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[10]~output .bus_hold = "false";
defparam \o_data_trans[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N2
cycloneive_io_obuf \o_data_trans[11]~output (
	.i(data_trans[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[11]~output .bus_hold = "false";
defparam \o_data_trans[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N16
cycloneive_io_obuf \o_data_trans[12]~output (
	.i(data_trans[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[12]~output .bus_hold = "false";
defparam \o_data_trans[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N16
cycloneive_io_obuf \o_data_trans[13]~output (
	.i(data_trans[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[13]~output .bus_hold = "false";
defparam \o_data_trans[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \o_data_trans[14]~output (
	.i(data_trans[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[14]~output .bus_hold = "false";
defparam \o_data_trans[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \o_data_trans[15]~output (
	.i(data_trans[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_trans[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_trans[15]~output .bus_hold = "false";
defparam \o_data_trans[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N0
cycloneive_lcell_comb \ip[0]~16 (
// Equation(s):
// \ip[0]~16_combout  = ip[0] $ (VCC)
// \ip[0]~17  = CARRY(ip[0])

	.dataa(gnd),
	.datab(ip[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ip[0]~16_combout ),
	.cout(\ip[0]~17 ));
// synopsys translate_off
defparam \ip[0]~16 .lut_mask = 16'h33CC;
defparam \ip[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N8
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout  = (!ip[14] & (!ip[15] & ip[13]))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(ip[15]),
	.datad(ip[13]),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0 .lut_mask = 16'h0300;
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y25_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X52_Y20_N3
dffeas \iram|srom|rom_block|auto_generated|address_reg_a[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ip[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \iram|srom|rom_block|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N1
dffeas \iram|srom|rom_block|auto_generated|address_reg_a[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ip[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \iram|srom|rom_block|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N0
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w[3] (
// Equation(s):
// \iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3] = (!ip[14] & (!ip[15] & !ip[13]))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(ip[15]),
	.datad(ip[13]),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w[3] .lut_mask = 16'h0003;
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y22_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N14
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout  = (ip[14] & (!ip[15] & !ip[13]))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(ip[15]),
	.datad(ip[13]),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0 .lut_mask = 16'h000C;
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y21_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N14
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~62 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~62_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|address_reg_a [0]) # ((\iram|srom|rom_block|auto_generated|ram_block1a44~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a12~portadataout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a12~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~62 .lut_mask = 16'hBA98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N18
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout  = (ip[14] & (!ip[15] & ip[13]))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(ip[15]),
	.datad(ip[13]),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0 .lut_mask = 16'h0C00;
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N4
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~63 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~63_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~62_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a60~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~62_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a28~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~62_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a28~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~62_combout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~63 .lut_mask = 16'hF838;
defparam \iram|srom|rom_block|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N30
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = (ip[14] & (ip[15] & ip[13]))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(ip[15]),
	.datad(ip[13]),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 16'hC000;
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y18_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N28
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout  = (ip[14] & (ip[15] & !ip[13]))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(ip[15]),
	.datad(ip[13]),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0 .lut_mask = 16'h00C0;
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y26_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N10
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout  = (!ip[14] & (ip[15] & ip[13]))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(ip[15]),
	.datad(ip[13]),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0 .lut_mask = 16'h3000;
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y11_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N4
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout  = (!ip[14] & (ip[15] & !ip[13]))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(ip[15]),
	.datad(ip[13]),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0 .lut_mask = 16'h0030;
defparam \iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y22_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N10
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~60 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~60_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|address_reg_a [0])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a92~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a92~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~60 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N28
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~61 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~61_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~60_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a124~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~60_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a108~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~60_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a124~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a108~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~61 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N30
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~64 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~64_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~61_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~63_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~63_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~61_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~64 .lut_mask = 16'hFA50;
defparam \iram|srom|rom_block|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y29_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y28_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y25_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N14
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~67 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~67_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|address_reg_a [1])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a45~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a45~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~67 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y38_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~68 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~68_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~67_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a61~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~67_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a29~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~67_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a61~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~67_combout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~68 .lut_mask = 16'hDAD0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y24_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y24_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y31_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~65 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~65_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|address_reg_a [1]) # ((\iram|srom|rom_block|auto_generated|ram_block1a93~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a77~portadataout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a77~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~65 .lut_mask = 16'hBA98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y30_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~66 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~66_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~65_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a125~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~65_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a109~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~65_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a125~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~65_combout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~66 .lut_mask = 16'hDAD0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N26
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~69 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~69_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~66_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~68_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~68_combout ),
	.datac(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~66_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~69 .lut_mask = 16'hFC0C;
defparam \iram|srom|rom_block|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y24_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y37_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y26_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y27_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~77 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~77_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|address_reg_a [1])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a47~portadataout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a15~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~77 .lut_mask = 16'hDC98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~78 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~78_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~77_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a63~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~77_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a31~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~77_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a63~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a31~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~77_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~78 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y28_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y32_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y24_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y27_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~75 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~75_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|address_reg_a [1]) # ((\iram|srom|rom_block|auto_generated|ram_block1a95~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a79~portadataout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a79~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~75 .lut_mask = 16'hBA98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~76 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~76_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~75_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a127~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~75_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a111~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~75_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a127~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a111~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~75_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~76 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N6
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~79 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~79_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~76_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~78_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~78_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~76_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~79 .lut_mask = 16'hFA50;
defparam \iram|srom|rom_block|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y13_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y7_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y16_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y33_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N0
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~55 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~55_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|address_reg_a [1]) # ((\iram|srom|rom_block|auto_generated|ram_block1a91~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a75~portadataout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a75~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~55 .lut_mask = 16'hBA98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N22
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~56 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~56_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~55_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a123~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~55_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a107~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~55_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a107~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a123~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~56 .lut_mask = 16'hF388;
defparam \iram|srom|rom_block|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y23_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y21_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N20
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~57 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~57_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|address_reg_a [1])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a43~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a43~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~57 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y10_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y6_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N2
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~58 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~58_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~57_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a59~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~57_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a27~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|mux2|_~57_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~57_combout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a59~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~58 .lut_mask = 16'hE6C4;
defparam \iram|srom|rom_block|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N12
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~59 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~59_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & (\iram|srom|rom_block|auto_generated|mux2|_~56_combout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// ((\iram|srom|rom_block|auto_generated|mux2|_~58_combout )))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~56_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~59 .lut_mask = 16'hF3C0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~74_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~59_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0011;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N0
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & \Equal1~0_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datac(gnd),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h4400;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N28
cycloneive_lcell_comb \jp.0000000000000101~0 (
// Equation(s):
// \jp.0000000000000101~0_combout  = (\Equal1~1_combout  & (\jp.0000000000000100~q )) # (!\Equal1~1_combout  & ((\jp.0000000000000101~q )))

	.dataa(\jp.0000000000000100~q ),
	.datab(gnd),
	.datac(\jp.0000000000000101~q ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\jp.0000000000000101~0_combout ),
	.cout());
// synopsys translate_off
defparam \jp.0000000000000101~0 .lut_mask = 16'hAAF0;
defparam \jp.0000000000000101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N29
dffeas \jp.0000000000000101 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\jp.0000000000000101~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jp.0000000000000101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jp.0000000000000101 .is_wysiwyg = "true";
defparam \jp.0000000000000101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N10
cycloneive_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~74_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & ((!\iram|srom|rom_block|auto_generated|mux2|_~69_combout ) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~69_combout )))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'h070C;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N12
cycloneive_lcell_comb \jp.0000000000000000~0 (
// Equation(s):
// \jp.0000000000000000~0_combout  = !\Selector52~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector52~3_combout ),
	.cin(gnd),
	.combout(\jp.0000000000000000~0_combout ),
	.cout());
// synopsys translate_off
defparam \jp.0000000000000000~0 .lut_mask = 16'h00FF;
defparam \jp.0000000000000000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N13
dffeas \jp.0000000000000000 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\jp.0000000000000000~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jp.0000000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jp.0000000000000000 .is_wysiwyg = "true";
defparam \jp.0000000000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N4
cycloneive_lcell_comb \jp.0000000000000001~0 (
// Equation(s):
// \jp.0000000000000001~0_combout  = !\jp.0000000000000000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jp.0000000000000000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jp.0000000000000001~0_combout ),
	.cout());
// synopsys translate_off
defparam \jp.0000000000000001~0 .lut_mask = 16'h0F0F;
defparam \jp.0000000000000001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N5
dffeas \jp.0000000000000001 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\jp.0000000000000001~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jp.0000000000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jp.0000000000000001 .is_wysiwyg = "true";
defparam \jp.0000000000000001 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N25
dffeas \jp.0000000000000010 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jp.0000000000000001~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jp.0000000000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jp.0000000000000010 .is_wysiwyg = "true";
defparam \jp.0000000000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N26
cycloneive_lcell_comb \jp.0000000000000011~0 (
// Equation(s):
// \jp.0000000000000011~0_combout  = (\WideOr4~0_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & ((\jp.0000000000000011~q ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & (\jp.0000000000000010~q )))) # 
// (!\WideOr4~0_combout  & (((\jp.0000000000000011~q ))))

	.dataa(\WideOr4~0_combout ),
	.datab(\jp.0000000000000010~q ),
	.datac(\jp.0000000000000011~q ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.cin(gnd),
	.combout(\jp.0000000000000011~0_combout ),
	.cout());
// synopsys translate_off
defparam \jp.0000000000000011~0 .lut_mask = 16'hF0D8;
defparam \jp.0000000000000011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N27
dffeas \jp.0000000000000011 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\jp.0000000000000011~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jp.0000000000000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jp.0000000000000011 .is_wysiwyg = "true";
defparam \jp.0000000000000011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N18
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~74_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  $ (\iram|srom|rom_block|auto_generated|mux2|_~69_combout 
// ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & \iram|srom|rom_block|auto_generated|mux2|_~69_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'h0608;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N20
cycloneive_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = (\jp.0000000000000011~q  & (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & \Selector32~0_combout ))

	.dataa(gnd),
	.datab(\jp.0000000000000011~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datad(\Selector32~0_combout ),
	.cin(gnd),
	.combout(\Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~1 .lut_mask = 16'h0C00;
defparam \Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N8
cycloneive_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = (\Selector52~1_combout ) # ((\jp.0000000000000010~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~79_combout ) # (!\WideOr4~0_combout ))))

	.dataa(\WideOr4~0_combout ),
	.datab(\jp.0000000000000010~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datad(\Selector52~1_combout ),
	.cin(gnd),
	.combout(\Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~2 .lut_mask = 16'hFFC4;
defparam \Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~74_combout 
// )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0010;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
cycloneive_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\Decoder0~0_combout  & (\jp.0000000000000100~q  & !\iram|srom|rom_block|auto_generated|mux2|_~64_combout ))

	.dataa(\Decoder0~0_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'h0088;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N6
cycloneive_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = (\Selector52~2_combout ) # ((\Selector52~0_combout ) # ((\jp.0000000000000101~q  & \Equal1~1_combout )))

	.dataa(\jp.0000000000000101~q ),
	.datab(\Equal1~1_combout ),
	.datac(\Selector52~2_combout ),
	.datad(\Selector52~0_combout ),
	.cin(gnd),
	.combout(\Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~3 .lut_mask = 16'hFFF8;
defparam \Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y21_N1
dffeas \ip[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[0]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[0] .is_wysiwyg = "true";
defparam \ip[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N2
cycloneive_lcell_comb \ip[1]~18 (
// Equation(s):
// \ip[1]~18_combout  = (ip[1] & (!\ip[0]~17 )) # (!ip[1] & ((\ip[0]~17 ) # (GND)))
// \ip[1]~19  = CARRY((!\ip[0]~17 ) # (!ip[1]))

	.dataa(gnd),
	.datab(ip[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[0]~17 ),
	.combout(\ip[1]~18_combout ),
	.cout(\ip[1]~19 ));
// synopsys translate_off
defparam \ip[1]~18 .lut_mask = 16'h3C3F;
defparam \ip[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N3
dffeas \ip[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[1]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[1] .is_wysiwyg = "true";
defparam \ip[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N4
cycloneive_lcell_comb \ip[2]~20 (
// Equation(s):
// \ip[2]~20_combout  = (ip[2] & (\ip[1]~19  $ (GND))) # (!ip[2] & (!\ip[1]~19  & VCC))
// \ip[2]~21  = CARRY((ip[2] & !\ip[1]~19 ))

	.dataa(gnd),
	.datab(ip[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[1]~19 ),
	.combout(\ip[2]~20_combout ),
	.cout(\ip[2]~21 ));
// synopsys translate_off
defparam \ip[2]~20 .lut_mask = 16'hC30C;
defparam \ip[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N5
dffeas \ip[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[2]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[2] .is_wysiwyg = "true";
defparam \ip[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N6
cycloneive_lcell_comb \ip[3]~22 (
// Equation(s):
// \ip[3]~22_combout  = (ip[3] & (!\ip[2]~21 )) # (!ip[3] & ((\ip[2]~21 ) # (GND)))
// \ip[3]~23  = CARRY((!\ip[2]~21 ) # (!ip[3]))

	.dataa(ip[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[2]~21 ),
	.combout(\ip[3]~22_combout ),
	.cout(\ip[3]~23 ));
// synopsys translate_off
defparam \ip[3]~22 .lut_mask = 16'h5A5F;
defparam \ip[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N7
dffeas \ip[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[3]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[3] .is_wysiwyg = "true";
defparam \ip[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N8
cycloneive_lcell_comb \ip[4]~24 (
// Equation(s):
// \ip[4]~24_combout  = (ip[4] & (\ip[3]~23  $ (GND))) # (!ip[4] & (!\ip[3]~23  & VCC))
// \ip[4]~25  = CARRY((ip[4] & !\ip[3]~23 ))

	.dataa(gnd),
	.datab(ip[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[3]~23 ),
	.combout(\ip[4]~24_combout ),
	.cout(\ip[4]~25 ));
// synopsys translate_off
defparam \ip[4]~24 .lut_mask = 16'hC30C;
defparam \ip[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N9
dffeas \ip[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[4]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[4] .is_wysiwyg = "true";
defparam \ip[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N10
cycloneive_lcell_comb \ip[5]~26 (
// Equation(s):
// \ip[5]~26_combout  = (ip[5] & (!\ip[4]~25 )) # (!ip[5] & ((\ip[4]~25 ) # (GND)))
// \ip[5]~27  = CARRY((!\ip[4]~25 ) # (!ip[5]))

	.dataa(ip[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[4]~25 ),
	.combout(\ip[5]~26_combout ),
	.cout(\ip[5]~27 ));
// synopsys translate_off
defparam \ip[5]~26 .lut_mask = 16'h5A5F;
defparam \ip[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N11
dffeas \ip[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[5]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[5] .is_wysiwyg = "true";
defparam \ip[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N12
cycloneive_lcell_comb \ip[6]~28 (
// Equation(s):
// \ip[6]~28_combout  = (ip[6] & (\ip[5]~27  $ (GND))) # (!ip[6] & (!\ip[5]~27  & VCC))
// \ip[6]~29  = CARRY((ip[6] & !\ip[5]~27 ))

	.dataa(ip[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[5]~27 ),
	.combout(\ip[6]~28_combout ),
	.cout(\ip[6]~29 ));
// synopsys translate_off
defparam \ip[6]~28 .lut_mask = 16'hA50A;
defparam \ip[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N13
dffeas \ip[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[6]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[6] .is_wysiwyg = "true";
defparam \ip[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N14
cycloneive_lcell_comb \ip[7]~30 (
// Equation(s):
// \ip[7]~30_combout  = (ip[7] & (!\ip[6]~29 )) # (!ip[7] & ((\ip[6]~29 ) # (GND)))
// \ip[7]~31  = CARRY((!\ip[6]~29 ) # (!ip[7]))

	.dataa(gnd),
	.datab(ip[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[6]~29 ),
	.combout(\ip[7]~30_combout ),
	.cout(\ip[7]~31 ));
// synopsys translate_off
defparam \ip[7]~30 .lut_mask = 16'h3C3F;
defparam \ip[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N15
dffeas \ip[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[7]~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[7] .is_wysiwyg = "true";
defparam \ip[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N16
cycloneive_lcell_comb \ip[8]~32 (
// Equation(s):
// \ip[8]~32_combout  = (ip[8] & (\ip[7]~31  $ (GND))) # (!ip[8] & (!\ip[7]~31  & VCC))
// \ip[8]~33  = CARRY((ip[8] & !\ip[7]~31 ))

	.dataa(gnd),
	.datab(ip[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[7]~31 ),
	.combout(\ip[8]~32_combout ),
	.cout(\ip[8]~33 ));
// synopsys translate_off
defparam \ip[8]~32 .lut_mask = 16'hC30C;
defparam \ip[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N17
dffeas \ip[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[8]~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[8] .is_wysiwyg = "true";
defparam \ip[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N18
cycloneive_lcell_comb \ip[9]~34 (
// Equation(s):
// \ip[9]~34_combout  = (ip[9] & (!\ip[8]~33 )) # (!ip[9] & ((\ip[8]~33 ) # (GND)))
// \ip[9]~35  = CARRY((!\ip[8]~33 ) # (!ip[9]))

	.dataa(gnd),
	.datab(ip[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[8]~33 ),
	.combout(\ip[9]~34_combout ),
	.cout(\ip[9]~35 ));
// synopsys translate_off
defparam \ip[9]~34 .lut_mask = 16'h3C3F;
defparam \ip[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N19
dffeas \ip[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[9]~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[9] .is_wysiwyg = "true";
defparam \ip[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N20
cycloneive_lcell_comb \ip[10]~36 (
// Equation(s):
// \ip[10]~36_combout  = (ip[10] & (\ip[9]~35  $ (GND))) # (!ip[10] & (!\ip[9]~35  & VCC))
// \ip[10]~37  = CARRY((ip[10] & !\ip[9]~35 ))

	.dataa(gnd),
	.datab(ip[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[9]~35 ),
	.combout(\ip[10]~36_combout ),
	.cout(\ip[10]~37 ));
// synopsys translate_off
defparam \ip[10]~36 .lut_mask = 16'hC30C;
defparam \ip[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N21
dffeas \ip[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[10]~36_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[10] .is_wysiwyg = "true";
defparam \ip[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N22
cycloneive_lcell_comb \ip[11]~38 (
// Equation(s):
// \ip[11]~38_combout  = (ip[11] & (!\ip[10]~37 )) # (!ip[11] & ((\ip[10]~37 ) # (GND)))
// \ip[11]~39  = CARRY((!\ip[10]~37 ) # (!ip[11]))

	.dataa(ip[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[10]~37 ),
	.combout(\ip[11]~38_combout ),
	.cout(\ip[11]~39 ));
// synopsys translate_off
defparam \ip[11]~38 .lut_mask = 16'h5A5F;
defparam \ip[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N23
dffeas \ip[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[11]~38_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[11] .is_wysiwyg = "true";
defparam \ip[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N24
cycloneive_lcell_comb \ip[12]~40 (
// Equation(s):
// \ip[12]~40_combout  = (ip[12] & (\ip[11]~39  $ (GND))) # (!ip[12] & (!\ip[11]~39  & VCC))
// \ip[12]~41  = CARRY((ip[12] & !\ip[11]~39 ))

	.dataa(gnd),
	.datab(ip[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[11]~39 ),
	.combout(\ip[12]~40_combout ),
	.cout(\ip[12]~41 ));
// synopsys translate_off
defparam \ip[12]~40 .lut_mask = 16'hC30C;
defparam \ip[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N25
dffeas \ip[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[12]~40_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[12] .is_wysiwyg = "true";
defparam \ip[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N26
cycloneive_lcell_comb \ip[13]~42 (
// Equation(s):
// \ip[13]~42_combout  = (ip[13] & (!\ip[12]~41 )) # (!ip[13] & ((\ip[12]~41 ) # (GND)))
// \ip[13]~43  = CARRY((!\ip[12]~41 ) # (!ip[13]))

	.dataa(ip[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[12]~41 ),
	.combout(\ip[13]~42_combout ),
	.cout(\ip[13]~43 ));
// synopsys translate_off
defparam \ip[13]~42 .lut_mask = 16'h5A5F;
defparam \ip[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N27
dffeas \ip[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[13]~42_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[13] .is_wysiwyg = "true";
defparam \ip[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N28
cycloneive_lcell_comb \ip[14]~44 (
// Equation(s):
// \ip[14]~44_combout  = (ip[14] & (\ip[13]~43  $ (GND))) # (!ip[14] & (!\ip[13]~43  & VCC))
// \ip[14]~45  = CARRY((ip[14] & !\ip[13]~43 ))

	.dataa(gnd),
	.datab(ip[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ip[13]~43 ),
	.combout(\ip[14]~44_combout ),
	.cout(\ip[14]~45 ));
// synopsys translate_off
defparam \ip[14]~44 .lut_mask = 16'hC30C;
defparam \ip[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N29
dffeas \ip[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[14]~44_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[14] .is_wysiwyg = "true";
defparam \ip[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N30
cycloneive_lcell_comb \ip[15]~46 (
// Equation(s):
// \ip[15]~46_combout  = ip[15] $ (\ip[14]~45 )

	.dataa(ip[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ip[14]~45 ),
	.combout(\ip[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ip[15]~46 .lut_mask = 16'h5A5A;
defparam \ip[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y21_N31
dffeas \ip[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ip[15]~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector52~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ip[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ip[15] .is_wysiwyg = "true";
defparam \ip[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y24_N27
dffeas \iram|srom|rom_block|auto_generated|address_reg_a[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ip[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \iram|srom|rom_block|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X47_Y17_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y20_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y19_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N30
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~72 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~72_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|address_reg_a [1])))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a46~portadataout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a14~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~72 .lut_mask = 16'hF2C2;
defparam \iram|srom|rom_block|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y18_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N4
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~73 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~73_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~72_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a62~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~72_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a30~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~72_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a30~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~72_combout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~73 .lut_mask = 16'hF858;
defparam \iram|srom|rom_block|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y15_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y14_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y34_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N6
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~70 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~70_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|address_reg_a [1])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a110~portadataout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a78~portadataout 
// ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a78~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~70 .lut_mask = 16'hDC98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N28
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~71 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~71_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~70_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a126~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~70_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a94~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~70_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a94~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a126~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~70_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~71 .lut_mask = 16'hF588;
defparam \iram|srom|rom_block|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N26
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~74 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~74_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~71_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~73_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~73_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~71_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~74 .lut_mask = 16'hFC30;
defparam \iram|srom|rom_block|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N0
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~74_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  $ (\iram|srom|rom_block|auto_generated|mux2|_~69_combout 
// ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'h0104;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N2
cycloneive_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\jp.0000000000000100~q  & (!\Equal1~1_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~64_combout ) # (!\Decoder0~0_combout ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'h00C4;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N20
cycloneive_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = (\Selector56~0_combout ) # ((\Selector33~0_combout  & (\jp.0000000000000011~q  & !\iram|srom|rom_block|auto_generated|mux2|_~79_combout )))

	.dataa(\Selector33~0_combout ),
	.datab(\jp.0000000000000011~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datad(\Selector56~0_combout ),
	.cin(gnd),
	.combout(\Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~1 .lut_mask = 16'hFF08;
defparam \Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y22_N21
dffeas \jp.0000000000000100 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector56~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jp.0000000000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jp.0000000000000100 .is_wysiwyg = "true";
defparam \jp.0000000000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N26
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\jp.0000000000000100~q ) # ((\jp.0000000000000010~q ) # (!\jp.0000000000000000~q ))

	.dataa(gnd),
	.datab(\jp.0000000000000100~q ),
	.datac(\jp.0000000000000000~q ),
	.datad(\jp.0000000000000010~q ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hFFCF;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N28
cycloneive_lcell_comb \o_jp~4 (
// Equation(s):
// \o_jp~4_combout  = (\jp.0000000000000011~q ) # (\jp.0000000000000010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\jp.0000000000000011~q ),
	.datad(\jp.0000000000000010~q ),
	.cin(gnd),
	.combout(\o_jp~4_combout ),
	.cout());
// synopsys translate_off
defparam \o_jp~4 .lut_mask = 16'hFFF0;
defparam \o_jp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N30
cycloneive_lcell_comb \o_jp~5 (
// Equation(s):
// \o_jp~5_combout  = (\jp.0000000000000100~q ) # (\jp.0000000000000101~q )

	.dataa(\jp.0000000000000100~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\jp.0000000000000101~q ),
	.cin(gnd),
	.combout(\o_jp~5_combout ),
	.cout());
// synopsys translate_off
defparam \o_jp~5 .lut_mask = 16'hFFAA;
defparam \o_jp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y5_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y19_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: M9K_X61_Y17_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N20
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~2 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~2_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|address_reg_a [0]) # (\iram|srom|rom_block|auto_generated|ram_block1a32~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a0~portadataout  & (!\iram|srom|rom_block|auto_generated|address_reg_a [0])))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a0~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~2 .lut_mask = 16'hCEC2;
defparam \iram|srom|rom_block|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y10_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~3 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~3_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~2_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a48~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~2_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a16~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~2_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a16~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~2_combout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~3 .lut_mask = 16'hF858;
defparam \iram|srom|rom_block|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y2_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y12_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N24
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~0 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~0_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|address_reg_a [1]) # ((\iram|srom|rom_block|auto_generated|ram_block1a80~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a64~portadataout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a64~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~0 .lut_mask = 16'hBA98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N10
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~1 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~1_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~0_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a112~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~0_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a96~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~0_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a112~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a96~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~1 .lut_mask = 16'hBBC0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~4 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~4_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~1_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~3_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~3_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~4 .lut_mask = 16'hFA50;
defparam \iram|srom|rom_block|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N26
cycloneive_lcell_comb \addr[0]~0 (
// Equation(s):
// \addr[0]~0_combout  = (\jp.0000000000000010~q  & (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & \Selector33~0_combout ))

	.dataa(gnd),
	.datab(\jp.0000000000000010~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datad(\Selector33~0_combout ),
	.cin(gnd),
	.combout(\addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~0 .lut_mask = 16'h0C00;
defparam \addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N13
dffeas \addr[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\iram|srom|rom_block|auto_generated|mux2|_~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0] .is_wysiwyg = "true";
defparam \addr[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y7_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y4_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y35_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~5 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~5_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|address_reg_a [1]) # ((\iram|srom|rom_block|auto_generated|ram_block1a81~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a81~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~5 .lut_mask = 16'hB9A8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N14
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~6 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~6_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~5_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a113~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~5_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a97~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~5_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a113~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a97~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~6 .lut_mask = 16'hAFC0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y29_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y15_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y30_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y16_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N16
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~7 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~7_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|address_reg_a [1])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a33~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a33~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~7 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N6
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~8 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~8_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~7_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a49~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~7_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a17~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~7_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a49~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a17~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~7_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~8 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N22
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~9 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~9_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & (\iram|srom|rom_block|auto_generated|mux2|_~6_combout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// ((\iram|srom|rom_block|auto_generated|mux2|_~8_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~6_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~9 .lut_mask = 16'hF5A0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N23
dffeas \addr[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1] .is_wysiwyg = "true";
defparam \addr[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y1_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y3_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y20_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y33_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~10 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~10_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|address_reg_a [1]) # ((\iram|srom|rom_block|auto_generated|ram_block1a82~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a66~portadataout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a66~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~10 .lut_mask = 16'hBA98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~11 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~11_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~10_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a114~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~10_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a98~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~10_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a114~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a98~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~11 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y6_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y13_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y31_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y27_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~12 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~12_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|address_reg_a [1])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a34~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a34~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~12 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N2
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~13 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~13_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~12_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a50~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~12_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a18~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~12_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a18~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a50~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~13 .lut_mask = 16'hF588;
defparam \iram|srom|rom_block|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~14 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~14_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & (\iram|srom|rom_block|auto_generated|mux2|_~11_combout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// ((\iram|srom|rom_block|auto_generated|mux2|_~13_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~11_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~14 .lut_mask = 16'hF5A0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N9
dffeas \addr[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\iram|srom|rom_block|auto_generated|mux2|_~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[2] .is_wysiwyg = "true";
defparam \addr[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y2_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y26_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N6
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~17 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~17_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|address_reg_a [0]) # ((\iram|srom|rom_block|auto_generated|ram_block1a35~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a35~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~17 .lut_mask = 16'hB9A8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N12
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~18 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~18_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~17_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a51~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~17_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a19~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~17_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a51~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a19~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~18 .lut_mask = 16'hBBC0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y2_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y8_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y11_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y30_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N18
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~15 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~15_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|address_reg_a [0])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a83~portadataout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a67~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~15 .lut_mask = 16'hDC98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N0
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~16 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~16_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~15_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a115~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~15_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a99~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~15_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a99~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a115~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~16 .lut_mask = 16'hF588;
defparam \iram|srom|rom_block|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N20
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~19 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~19_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~16_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~18_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~18_combout ),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~19 .lut_mask = 16'hFA0A;
defparam \iram|srom|rom_block|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y22_N21
dffeas \addr[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\iram|srom|rom_block|auto_generated|mux2|_~19_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[3] .is_wysiwyg = "true";
defparam \addr[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y11_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y8_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y25_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y9_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N6
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~22 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~22_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|address_reg_a [0]) # ((\iram|srom|rom_block|auto_generated|ram_block1a36~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a36~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~22 .lut_mask = 16'hB9A8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N8
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~23 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~23_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~22_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a52~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~22_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a20~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~22_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a52~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a20~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~23 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y12_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y34_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N18
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~20 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~20_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|address_reg_a [0])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a84~portadataout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a68~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~20 .lut_mask = 16'hDC98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y3_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y6_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N28
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~21 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~21_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~20_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a116~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~20_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a100~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|mux2|_~20_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~20_combout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a116~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a100~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~21 .lut_mask = 16'hE6C4;
defparam \iram|srom|rom_block|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N0
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~24 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~24_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~21_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~23_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~23_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~24 .lut_mask = 16'hFC30;
defparam \iram|srom|rom_block|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N1
dffeas \addr[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\iram|srom|rom_block|auto_generated|mux2|_~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4] .is_wysiwyg = "true";
defparam \addr[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y10_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y16_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y15_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N14
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~27 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~27_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|address_reg_a [0]) # ((\iram|srom|rom_block|auto_generated|ram_block1a37~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a37~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~27 .lut_mask = 16'hB9A8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y5_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N12
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~28 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~28_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~27_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a53~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~27_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a21~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~27_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a53~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~27_combout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~28 .lut_mask = 16'hBCB0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y18_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y4_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y13_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y17_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N2
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~25 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~25_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|address_reg_a [0])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a85~portadataout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a69~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~25 .lut_mask = 16'hDC98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N24
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~26 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~26_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~25_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a117~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~25_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a101~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~25_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a117~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a101~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~25_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~26 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N22
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~29 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~29_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~26_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~28_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~28_combout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~29 .lut_mask = 16'hEE22;
defparam \iram|srom|rom_block|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N23
dffeas \addr[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\iram|srom|rom_block|auto_generated|mux2|_~29_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[5] .is_wysiwyg = "true";
defparam \addr[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y35_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y27_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y26_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~32 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~32_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|address_reg_a [1])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a38~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a38~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~32 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~33 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~33_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~32_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a54~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~32_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a22~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~32_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a22~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a54~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~33 .lut_mask = 16'hF588;
defparam \iram|srom|rom_block|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y32_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y25_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y32_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~30 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~30_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|address_reg_a [1]) # ((\iram|srom|rom_block|auto_generated|ram_block1a86~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a70~portadataout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a70~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~30 .lut_mask = 16'hBA98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~31 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~31_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~30_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a118~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~30_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a102~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~30_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a118~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a102~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~31 .lut_mask = 16'hBBC0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N16
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~34 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~34_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~31_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~33_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~33_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~31_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~34 .lut_mask = 16'hFA50;
defparam \iram|srom|rom_block|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N17
dffeas \addr[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\iram|srom|rom_block|auto_generated|mux2|_~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[6] .is_wysiwyg = "true";
defparam \addr[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y7_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y29_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y14_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y2_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N10
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~37 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~37_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|address_reg_a [0]) # ((\iram|srom|rom_block|auto_generated|ram_block1a39~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a7~portadataout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a7~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~37 .lut_mask = 16'hBA98;
defparam \iram|srom|rom_block|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N4
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~38 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~38_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~37_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a55~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~37_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a23~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~37_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a23~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a55~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~38 .lut_mask = 16'hF388;
defparam \iram|srom|rom_block|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y1_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y31_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y22_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N30
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~35 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~35_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|address_reg_a [0])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a87~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a87~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~35 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y33_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N16
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~36 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~36_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~35_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a119~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~35_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a103~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~35_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a119~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~35_combout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a103~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~36 .lut_mask = 16'hDAD0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N20
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~39 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~39_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~36_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~38_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~38_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~36_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~39 .lut_mask = 16'hFC30;
defparam \iram|srom|rom_block|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N21
dffeas \addr[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\iram|srom|rom_block|auto_generated|mux2|_~39_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[7] .is_wysiwyg = "true";
defparam \addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N0
cycloneive_lcell_comb \data_trans[11]~0 (
// Equation(s):
// \data_trans[11]~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~14_combout ) # ((\iram|srom|rom_block|auto_generated|mux2|_~9_combout  & \iram|srom|rom_block|auto_generated|mux2|_~4_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~14_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\data_trans[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_trans[11]~0 .lut_mask = 16'hFAF0;
defparam \data_trans[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneive_lcell_comb \reg1[0]~feeder (
// Equation(s):
// \reg1[0]~feeder_combout  = \Selector105~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector105~0_combout ),
	.cin(gnd),
	.combout(\reg1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[0]~feeder .lut_mask = 16'hFF00;
defparam \reg1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N16
cycloneive_lcell_comb \ds_w~0 (
// Equation(s):
// \ds_w~0_combout  = (\Equal1~1_combout  & (!\jp.0000000000000101~q  & ((\jp.0000000000000100~q ) # (\ds_w~q )))) # (!\Equal1~1_combout  & (((\ds_w~q ))))

	.dataa(\jp.0000000000000100~q ),
	.datab(\jp.0000000000000101~q ),
	.datac(\ds_w~q ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\ds_w~0_combout ),
	.cout());
// synopsys translate_off
defparam \ds_w~0 .lut_mask = 16'h32F0;
defparam \ds_w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N17
dffeas ds_w(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ds_w~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds_w~q ),
	.prn(vcc));
// synopsys translate_off
defparam ds_w.is_wysiwyg = "true";
defparam ds_w.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
cycloneive_lcell_comb \reg1[0]~0 (
// Equation(s):
// \reg1[0]~0_combout  = (\jp.0000000000000010~q  & (\Equal1~0_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & \iram|srom|rom_block|auto_generated|mux2|_~64_combout )))

	.dataa(\jp.0000000000000010~q ),
	.datab(\Equal1~0_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\reg1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[0]~0 .lut_mask = 16'h0800;
defparam \reg1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y23_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y8_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: M9K_X68_Y23_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N0
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~52 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~52_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|address_reg_a [1])))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a42~portadataout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|ram_block1a10~portadataout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~52 .lut_mask = 16'hF2C2;
defparam \iram|srom|rom_block|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N26
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~53 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~53_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~52_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a58~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~52_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a26~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~52_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a58~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a26~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~52_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~53 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y35_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y5_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y12_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N14
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~50 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~50_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|address_reg_a [0]) # ((\iram|srom|rom_block|auto_generated|ram_block1a106~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a106~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~50 .lut_mask = 16'hB9A8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y1_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N20
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~51 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~51_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~50_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a122~portadataout ))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~50_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a90~portadataout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~50_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a90~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~50_combout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~51 .lut_mask = 16'hF858;
defparam \iram|srom|rom_block|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N16
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~54 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~54_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~51_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~53_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~53_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~51_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~54 .lut_mask = 16'hFA50;
defparam \iram|srom|rom_block|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y19_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y28_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y20_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N10
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~42 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~42_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|address_reg_a [0]) # ((\iram|srom|rom_block|auto_generated|ram_block1a40~portadataout )))) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a40~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~42 .lut_mask = 16'hB9A8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N8
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~43 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~43_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~42_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a56~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~42_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a24~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~42_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a56~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a24~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~43 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y34_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y36_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y21_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N2
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~40 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~40_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|address_reg_a [0])))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a88~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a88~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~40 .lut_mask = 16'hE5E0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N12
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~41 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~41_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~40_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a120~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~40_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a104~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~40_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a120~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a104~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~40_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~41 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N22
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~44 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~44_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~41_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~43_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~43_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~41_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~44 .lut_mask = 16'hFA50;
defparam \iram|srom|rom_block|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y9_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y3_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y14_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N24
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~45 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~45_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|address_reg_a [0])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|ram_block1a89~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a89~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~45 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N30
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~46 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~46_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|mux2|_~45_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a121~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~45_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a105~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & (((\iram|srom|rom_block|auto_generated|mux2|_~45_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a121~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a105~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~45_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~46 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y36_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y4_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y9_N0
cycloneive_ram_block \iram|srom|rom_block|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\iram|srom|rom_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({ip[12],ip[11],ip[10],ip[9],ip[8],ip[7],ip[6],ip[5],ip[4],ip[3],ip[2],ip[1],ip[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\iram|srom|rom_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .init_file = "code.mif";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .logical_ram_name = "lpm_rom:iram|altrom:srom|altsyncram:rom_block|altsyncram_l701:auto_generated|ALTSYNCRAM";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \iram|srom|rom_block|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N16
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~47 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~47_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & (\iram|srom|rom_block|auto_generated|address_reg_a [1])) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & 
// ((\iram|srom|rom_block|auto_generated|address_reg_a [1] & (\iram|srom|rom_block|auto_generated|ram_block1a41~portadataout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [1] & ((\iram|srom|rom_block|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [1]),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a41~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~47 .lut_mask = 16'hD9C8;
defparam \iram|srom|rom_block|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N14
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~48 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~48_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [0] & ((\iram|srom|rom_block|auto_generated|mux2|_~47_combout  & (\iram|srom|rom_block|auto_generated|ram_block1a57~portadataout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~47_combout  & ((\iram|srom|rom_block|auto_generated|ram_block1a25~portadataout ))))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [0] & (((\iram|srom|rom_block|auto_generated|mux2|_~47_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [0]),
	.datab(\iram|srom|rom_block|auto_generated|ram_block1a57~portadataout ),
	.datac(\iram|srom|rom_block|auto_generated|ram_block1a25~portadataout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~47_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~48 .lut_mask = 16'hDDA0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N28
cycloneive_lcell_comb \iram|srom|rom_block|auto_generated|mux2|_~49 (
// Equation(s):
// \iram|srom|rom_block|auto_generated|mux2|_~49_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & (\iram|srom|rom_block|auto_generated|mux2|_~46_combout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// ((\iram|srom|rom_block|auto_generated|mux2|_~48_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~46_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~48_combout ),
	.cin(gnd),
	.combout(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \iram|srom|rom_block|auto_generated|mux2|_~49 .lut_mask = 16'hF5A0;
defparam \iram|srom|rom_block|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
cycloneive_lcell_comb \Decoder1~5 (
// Equation(s):
// \Decoder1~5_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & \iram|srom|rom_block|auto_generated|mux2|_~49_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~5 .lut_mask = 16'h1100;
defparam \Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
cycloneive_lcell_comb \bp[7]~0 (
// Equation(s):
// \bp[7]~0_combout  = (\Decoder0~0_combout  & (\jp.0000000000000011~q  & \iram|srom|rom_block|auto_generated|mux2|_~64_combout ))

	.dataa(\Decoder0~0_combout ),
	.datab(\jp.0000000000000011~q ),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\bp[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bp[7]~0 .lut_mask = 16'h8800;
defparam \bp[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneive_lcell_comb \bp[7]~1 (
// Equation(s):
// \bp[7]~1_combout  = (\Decoder1~5_combout  & ((\Selector52~0_combout ) # ((\reg1[0]~0_combout ) # (\bp[7]~0_combout ))))

	.dataa(\Selector52~0_combout ),
	.datab(\reg1[0]~0_combout ),
	.datac(\Decoder1~5_combout ),
	.datad(\bp[7]~0_combout ),
	.cin(gnd),
	.combout(\bp[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bp[7]~1 .lut_mask = 16'hF0E0;
defparam \bp[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N7
dffeas \bp[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector105~0_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a0~portadataout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\bp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[0] .is_wysiwyg = "true";
defparam \bp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N4
cycloneive_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~53_combout  & \iram|srom|rom_block|auto_generated|mux2|_~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~53_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~43_combout ),
	.cin(gnd),
	.combout(\Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~2 .lut_mask = 16'h0F00;
defparam \Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N6
cycloneive_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~51_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~46_combout  & \iram|srom|rom_block|auto_generated|mux2|_~41_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~51_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~46_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~41_combout ),
	.cin(gnd),
	.combout(\Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~1 .lut_mask = 16'h0300;
defparam \Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N18
cycloneive_lcell_comb \Decoder1~3 (
// Equation(s):
// \Decoder1~3_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & (((\Decoder1~1_combout )))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & (!\iram|srom|rom_block|auto_generated|mux2|_~48_combout  & (\Decoder1~2_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~48_combout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datac(\Decoder1~2_combout ),
	.datad(\Decoder1~1_combout ),
	.cin(gnd),
	.combout(\Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~3 .lut_mask = 16'hDC10;
defparam \Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
cycloneive_lcell_comb \reg0~1 (
// Equation(s):
// \reg0~1_combout  = (\Equal1~0_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (\Decoder1~3_combout  & \iram|srom|rom_block|auto_generated|mux2|_~64_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datac(\Decoder1~3_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\reg0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0~1 .lut_mask = 16'h2000;
defparam \reg0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N22
cycloneive_lcell_comb \Selector137~4 (
// Equation(s):
// \Selector137~4_combout  = (\jp.0000000000000010~q  & ((\reg0~1_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~4_combout ))) # (!\reg0~1_combout  & (reg0[0]))))

	.dataa(reg0[0]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~4_combout ),
	.datac(\jp.0000000000000010~q ),
	.datad(\reg0~1_combout ),
	.cin(gnd),
	.combout(\Selector137~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~4 .lut_mask = 16'hC0A0;
defparam \Selector137~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N22
cycloneive_lcell_comb \Selector137~6 (
// Equation(s):
// \Selector137~6_combout  = (reg0[0] & ((\jp.0000000000000001~q ) # ((\jp.0000000000000101~q ) # (!\jp.0000000000000000~q ))))

	.dataa(reg0[0]),
	.datab(\jp.0000000000000001~q ),
	.datac(\jp.0000000000000000~q ),
	.datad(\jp.0000000000000101~q ),
	.cin(gnd),
	.combout(\Selector137~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~6 .lut_mask = 16'hAA8A;
defparam \Selector137~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N16
cycloneive_lcell_comb \reg0~2 (
// Equation(s):
// \reg0~2_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\Decoder1~3_combout  & \Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datac(\Decoder1~3_combout ),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\reg0~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0~2 .lut_mask = 16'h3000;
defparam \reg0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N8
cycloneive_lcell_comb \Selector137~5 (
// Equation(s):
// \Selector137~5_combout  = (\jp.0000000000000100~q  & ((\reg0~2_combout  & ((\dram|sram|ram_block|auto_generated|ram_block1a0~portadataout ))) # (!\reg0~2_combout  & (reg0[0]))))

	.dataa(reg0[0]),
	.datab(\jp.0000000000000100~q ),
	.datac(\dram|sram|ram_block|auto_generated|ram_block1a0~portadataout ),
	.datad(\reg0~2_combout ),
	.cin(gnd),
	.combout(\Selector137~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~5 .lut_mask = 16'hC088;
defparam \Selector137~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N10
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  $ ((\iram|srom|rom_block|auto_generated|mux2|_~64_combout )))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & \Decoder1~3_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(\Decoder1~3_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'h6860;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N0
cycloneive_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~74_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & \Selector31~0_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datad(\Selector31~0_combout ),
	.cin(gnd),
	.combout(\Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~1 .lut_mask = 16'h0500;
defparam \Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N6
cycloneive_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (bp[0])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & 
// ((\iram|srom|rom_block|auto_generated|mux2|_~4_combout )))))

	.dataa(bp[0]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~4_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~1 .lut_mask = 16'h00B8;
defparam \Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N12
cycloneive_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (reg1[0])) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (((\Mux35~0_combout ) # (\Mux35~1_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(reg1[0]),
	.datac(\Mux35~0_combout ),
	.datad(\Mux35~1_combout ),
	.cin(gnd),
	.combout(\Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~2 .lut_mask = 16'hDDD8;
defparam \Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N4
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & ((\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((!\iram|srom|rom_block|auto_generated|mux2|_~71_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a 
// [2] & (!\iram|srom|rom_block|auto_generated|mux2|_~73_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~73_combout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~71_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h001D;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N24
cycloneive_lcell_comb \shl_cnt[3]~2 (
// Equation(s):
// \shl_cnt[3]~2_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (((!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~49_combout )) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\shl_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \shl_cnt[3]~2 .lut_mask = 16'h5070;
defparam \shl_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N14
cycloneive_lcell_comb \shl_cnt[3]~4 (
// Equation(s):
// \shl_cnt[3]~4_combout  = (\reset~input_o  & (\jp.0000000000000010~q  & (\Equal0~4_combout  & \shl_cnt[3]~2_combout )))

	.dataa(\reset~input_o ),
	.datab(\jp.0000000000000010~q ),
	.datac(\Equal0~4_combout ),
	.datad(\shl_cnt[3]~2_combout ),
	.cin(gnd),
	.combout(\shl_cnt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \shl_cnt[3]~4 .lut_mask = 16'h8000;
defparam \shl_cnt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N26
cycloneive_lcell_comb \add_num[15]~4 (
// Equation(s):
// \add_num[15]~4_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & (\shl_cnt[3]~4_combout  & \iram|srom|rom_block|auto_generated|mux2|_~64_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datac(\shl_cnt[3]~4_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\add_num[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \add_num[15]~4 .lut_mask = 16'h3000;
defparam \add_num[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N1
dffeas \add_num[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux35~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[0]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[0] .is_wysiwyg = "true";
defparam \add_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (reg0[0] & (add_num[0] $ (VCC))) # (!reg0[0] & (add_num[0] & VCC))
// \Add1~1  = CARRY((reg0[0] & add_num[0]))

	.dataa(reg0[0]),
	.datab(add_num[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
cycloneive_lcell_comb \Selector137~0 (
// Equation(s):
// \Selector137~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (\Add1~0_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~64_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (((data_trans[0]))))

	.dataa(\Add1~0_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(data_trans[0]),
	.cin(gnd),
	.combout(\Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~0 .lut_mask = 16'h8F80;
defparam \Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N14
cycloneive_lcell_comb \sp[1]~feeder (
// Equation(s):
// \sp[1]~feeder_combout  = \Selector104~0_combout 

	.dataa(gnd),
	.datab(\Selector104~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sp[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[1]~feeder .lut_mask = 16'hCCCC;
defparam \sp[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N9
dffeas \bp[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector104~0_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a1 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\bp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[1] .is_wysiwyg = "true";
defparam \bp[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y20_N29
dffeas \add_num[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux34~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[1] .is_wysiwyg = "true";
defparam \add_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (reg0[1] & ((add_num[1] & (\Add1~1  & VCC)) # (!add_num[1] & (!\Add1~1 )))) # (!reg0[1] & ((add_num[1] & (!\Add1~1 )) # (!add_num[1] & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((reg0[1] & (!add_num[1] & !\Add1~1 )) # (!reg0[1] & ((!\Add1~1 ) # (!add_num[1]))))

	.dataa(reg0[1]),
	.datab(add_num[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N30
cycloneive_lcell_comb \reg0[7]~3 (
// Equation(s):
// \reg0[7]~3_combout  = (\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~64_combout ) # (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datab(\jp.0000000000000011~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[7]~3 .lut_mask = 16'hC4C4;
defparam \reg0[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneive_lcell_comb \sp[2]~feeder (
// Equation(s):
// \sp[2]~feeder_combout  = \Selector103~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector103~0_combout ),
	.cin(gnd),
	.combout(\sp[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[2]~feeder .lut_mask = 16'hFF00;
defparam \sp[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N11
dffeas \bp[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector103~0_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a2 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\bp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[2] .is_wysiwyg = "true";
defparam \bp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y20_N7
dffeas \add_num[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux33~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[2]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[2] .is_wysiwyg = "true";
defparam \add_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((reg0[2] $ (add_num[2] $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((reg0[2] & ((add_num[2]) # (!\Add1~3 ))) # (!reg0[2] & (add_num[2] & !\Add1~3 )))

	.dataa(reg0[2]),
	.datab(add_num[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N26
cycloneive_lcell_comb \shl_cnt[3]~3 (
// Equation(s):
// \shl_cnt[3]~3_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & \shl_cnt[3]~4_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datac(gnd),
	.datad(\shl_cnt[3]~4_combout ),
	.cin(gnd),
	.combout(\shl_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \shl_cnt[3]~3 .lut_mask = 16'h2200;
defparam \shl_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N11
dffeas \shl_cnt[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux35~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shl_cnt[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shl_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \shl_cnt[0] .is_wysiwyg = "true";
defparam \shl_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
cycloneive_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = (!shl_cnt[0] & ((shl_cnt[1] & (reg0[0])) # (!shl_cnt[1] & ((reg0[2])))))

	.dataa(shl_cnt[0]),
	.datab(reg0[0]),
	.datac(reg0[2]),
	.datad(shl_cnt[1]),
	.cin(gnd),
	.combout(\Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~1 .lut_mask = 16'h4450;
defparam \Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N6
cycloneive_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = (!shl_cnt[1] & (reg0[1] & shl_cnt[0]))

	.dataa(shl_cnt[1]),
	.datab(reg0[1]),
	.datac(gnd),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~0 .lut_mask = 16'h4400;
defparam \Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N10
cycloneive_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = (!shl_cnt[2] & ((\Mux53~1_combout ) # (\Mux53~0_combout )))

	.dataa(gnd),
	.datab(\Mux53~1_combout ),
	.datac(shl_cnt[2]),
	.datad(\Mux53~0_combout ),
	.cin(gnd),
	.combout(\Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~2 .lut_mask = 16'h0F0C;
defparam \Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N28
cycloneive_lcell_comb \reg0[7]~4 (
// Equation(s):
// \reg0[7]~4_combout  = (\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~66_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (\iram|srom|rom_block|auto_generated|mux2|_~68_combout ))))

	.dataa(\jp.0000000000000011~q ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~68_combout ),
	.datac(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~66_combout ),
	.cin(gnd),
	.combout(\reg0[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[7]~4 .lut_mask = 16'hA808;
defparam \reg0[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N22
cycloneive_lcell_comb \Selector135~0 (
// Equation(s):
// \Selector135~0_combout  = (\reg0[7]~3_combout  & ((data_trans[2]) # ((\reg0[7]~4_combout )))) # (!\reg0[7]~3_combout  & (((\iram|srom|rom_block|auto_generated|mux2|_~14_combout  & !\reg0[7]~4_combout ))))

	.dataa(data_trans[2]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~14_combout ),
	.datac(\reg0[7]~3_combout ),
	.datad(\reg0[7]~4_combout ),
	.cin(gnd),
	.combout(\Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector135~0 .lut_mask = 16'hF0AC;
defparam \Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N8
cycloneive_lcell_comb \Selector135~1 (
// Equation(s):
// \Selector135~1_combout  = (\Selector135~0_combout  & ((\Add1~4_combout ) # ((!\reg0[7]~4_combout )))) # (!\Selector135~0_combout  & (((\Mux53~2_combout  & \reg0[7]~4_combout ))))

	.dataa(\Add1~4_combout ),
	.datab(\Mux53~2_combout ),
	.datac(\Selector135~0_combout ),
	.datad(\reg0[7]~4_combout ),
	.cin(gnd),
	.combout(\Selector135~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector135~1 .lut_mask = 16'hACF0;
defparam \Selector135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneive_lcell_comb \sp[3]~feeder (
// Equation(s):
// \sp[3]~feeder_combout  = \Selector102~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector102~0_combout ),
	.cin(gnd),
	.combout(\sp[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[3]~feeder .lut_mask = 16'hFF00;
defparam \sp[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneive_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~54_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'h0088;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
cycloneive_lcell_comb \sp[7]~0 (
// Equation(s):
// \sp[7]~0_combout  = (\Decoder1~0_combout  & ((\bp[7]~0_combout ) # ((\reg1[0]~0_combout ) # (\Selector52~0_combout ))))

	.dataa(\bp[7]~0_combout ),
	.datab(\reg1[0]~0_combout ),
	.datac(\Selector52~0_combout ),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\sp[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sp[7]~0 .lut_mask = 16'hFE00;
defparam \sp[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \sp[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[3]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a3 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\sp[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[3] .is_wysiwyg = "true";
defparam \sp[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y20_N17
dffeas \add_num[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux32~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[3]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[3] .is_wysiwyg = "true";
defparam \add_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (reg0[3] & ((add_num[3] & (\Add1~5  & VCC)) # (!add_num[3] & (!\Add1~5 )))) # (!reg0[3] & ((add_num[3] & (!\Add1~5 )) # (!add_num[3] & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((reg0[3] & (!add_num[3] & !\Add1~5 )) # (!reg0[3] & ((!\Add1~5 ) # (!add_num[3]))))

	.dataa(reg0[3]),
	.datab(add_num[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
cycloneive_lcell_comb \Mux66~2 (
// Equation(s):
// \Mux66~2_combout  = (shl_cnt[0] & ((reg0[2]))) # (!shl_cnt[0] & (reg0[3]))

	.dataa(reg0[3]),
	.datab(gnd),
	.datac(reg0[2]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux66~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~2 .lut_mask = 16'hF0AA;
defparam \Mux66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N28
cycloneive_lcell_comb \Mux66~0 (
// Equation(s):
// \Mux66~0_combout  = (shl_cnt[0] & ((reg0[0]))) # (!shl_cnt[0] & (reg0[1]))

	.dataa(shl_cnt[0]),
	.datab(reg0[1]),
	.datac(gnd),
	.datad(reg0[0]),
	.cin(gnd),
	.combout(\Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~0 .lut_mask = 16'hEE44;
defparam \Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N6
cycloneive_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = (!shl_cnt[2] & ((shl_cnt[1] & ((\Mux66~0_combout ))) # (!shl_cnt[1] & (\Mux66~2_combout ))))

	.dataa(shl_cnt[1]),
	.datab(\Mux66~2_combout ),
	.datac(shl_cnt[2]),
	.datad(\Mux66~0_combout ),
	.cin(gnd),
	.combout(\Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~0 .lut_mask = 16'h0E04;
defparam \Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N26
cycloneive_lcell_comb \Selector134~0 (
// Equation(s):
// \Selector134~0_combout  = (\reg0[7]~4_combout  & ((\Mux52~0_combout ) # ((\reg0[7]~3_combout )))) # (!\reg0[7]~4_combout  & (((\iram|srom|rom_block|auto_generated|mux2|_~19_combout  & !\reg0[7]~3_combout ))))

	.dataa(\Mux52~0_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~19_combout ),
	.datac(\reg0[7]~4_combout ),
	.datad(\reg0[7]~3_combout ),
	.cin(gnd),
	.combout(\Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector134~0 .lut_mask = 16'hF0AC;
defparam \Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N8
cycloneive_lcell_comb \Selector134~1 (
// Equation(s):
// \Selector134~1_combout  = (\Selector134~0_combout  & ((\Add1~6_combout ) # ((!\reg0[7]~3_combout )))) # (!\Selector134~0_combout  & (((data_trans[3] & \reg0[7]~3_combout ))))

	.dataa(\Add1~6_combout ),
	.datab(data_trans[3]),
	.datac(\Selector134~0_combout ),
	.datad(\reg0[7]~3_combout ),
	.cin(gnd),
	.combout(\Selector134~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector134~1 .lut_mask = 16'hACF0;
defparam \Selector134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N24
cycloneive_lcell_comb \Selector134~2 (
// Equation(s):
// \Selector134~2_combout  = (\dram|sram|ram_block|auto_generated|ram_block1a3  & ((\jp.0000000000000100~q ) # ((\Selector134~1_combout  & !\Selector136~2_combout )))) # (!\dram|sram|ram_block|auto_generated|ram_block1a3  & (((\Selector134~1_combout  & 
// !\Selector136~2_combout ))))

	.dataa(\dram|sram|ram_block|auto_generated|ram_block1a3 ),
	.datab(\jp.0000000000000100~q ),
	.datac(\Selector134~1_combout ),
	.datad(\Selector136~2_combout ),
	.cin(gnd),
	.combout(\Selector134~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector134~2 .lut_mask = 16'h88F8;
defparam \Selector134~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N8
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~74_combout 
// )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0010;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N14
cycloneive_lcell_comb \Selector133~0 (
// Equation(s):
// \Selector133~0_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (\jp.0000000000000010~q  & (\Decoder0~1_combout  & \Decoder1~3_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datab(\jp.0000000000000010~q ),
	.datac(\Decoder0~1_combout ),
	.datad(\Decoder1~3_combout ),
	.cin(gnd),
	.combout(\Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~0 .lut_mask = 16'h4000;
defparam \Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N22
cycloneive_lcell_comb \reg0[14]~7 (
// Equation(s):
// \reg0[14]~7_combout  = (\jp.0000000000000011~q  & (!\iram|srom|rom_block|auto_generated|mux2|_~79_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~74_combout ))

	.dataa(gnd),
	.datab(\jp.0000000000000011~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~79_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~74_combout ),
	.cin(gnd),
	.combout(\reg0[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[14]~7 .lut_mask = 16'h000C;
defparam \reg0[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N6
cycloneive_lcell_comb \reg0[7]~5 (
// Equation(s):
// \reg0[7]~5_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~64_combout  $ ((!\iram|srom|rom_block|auto_generated|mux2|_~59_combout )))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (((!\iram|srom|rom_block|auto_generated|mux2|_~44_combout ) # (!\iram|srom|rom_block|auto_generated|mux2|_~59_combout )) # (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\reg0[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[7]~5 .lut_mask = 16'h997F;
defparam \reg0[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N4
cycloneive_lcell_comb \reg0[7]~6 (
// Equation(s):
// \reg0[7]~6_combout  = (\reg0[7]~5_combout ) # ((!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout ) # (\iram|srom|rom_block|auto_generated|mux2|_~54_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(\reg0[7]~5_combout ),
	.cin(gnd),
	.combout(\reg0[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[7]~6 .lut_mask = 16'hFF0E;
defparam \reg0[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N24
cycloneive_lcell_comb \reg0[9]~8 (
// Equation(s):
// \reg0[9]~8_combout  = (\reg0[14]~7_combout  & (\reg0[7]~6_combout  & ((!\reg0~2_combout ) # (!\jp.0000000000000100~q )))) # (!\reg0[14]~7_combout  & (((!\reg0~2_combout )) # (!\jp.0000000000000100~q )))

	.dataa(\reg0[14]~7_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(\reg0[7]~6_combout ),
	.datad(\reg0~2_combout ),
	.cin(gnd),
	.combout(\reg0[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[9]~8 .lut_mask = 16'h31F5;
defparam \reg0[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N18
cycloneive_lcell_comb \reg0[1]~9 (
// Equation(s):
// \reg0[1]~9_combout  = (\reset~input_o  & ((\Selector133~0_combout ) # (!\reg0[9]~8_combout )))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\Selector133~0_combout ),
	.datad(\reg0[9]~8_combout ),
	.cin(gnd),
	.combout(\reg0[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[1]~9 .lut_mask = 16'hA0AA;
defparam \reg0[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y22_N25
dffeas \reg0[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector134~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[3] .is_wysiwyg = "true";
defparam \reg0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N22
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[3])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[3])))))

	.dataa(sp[3]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(reg0[3]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hB800;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N18
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\Mux32~0_combout ) # ((bp[3] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[3]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux32~0_combout ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hFF22;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N2
cycloneive_lcell_comb \data_trans[0]~2 (
// Equation(s):
// \data_trans[0]~2_combout  = (\reset~input_o  & \jp.0000000000000010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\jp.0000000000000010~q ),
	.cin(gnd),
	.combout(\data_trans[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_trans[0]~2 .lut_mask = 16'hF000;
defparam \data_trans[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneive_lcell_comb \ds_wd[0]~0 (
// Equation(s):
// \ds_wd[0]~0_combout  = (\data_trans[0]~2_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  $ (((\iram|srom|rom_block|auto_generated|mux2|_~44_combout ) # (\iram|srom|rom_block|auto_generated|mux2|_~49_combout )))))

	.dataa(\data_trans[0]~2_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.cin(gnd),
	.combout(\ds_wd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ds_wd[0]~0 .lut_mask = 16'h02A8;
defparam \ds_wd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N16
cycloneive_lcell_comb \ds_wd[0]~1 (
// Equation(s):
// \ds_wd[0]~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (\Equal1~0_combout  & \ds_wd[0]~0_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\ds_wd[0]~0_combout ),
	.cin(gnd),
	.combout(\ds_wd[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ds_wd[0]~1 .lut_mask = 16'h4000;
defparam \ds_wd[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N19
dffeas \ds_wd[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux28~0_combout ),
	.asdata(reg1[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[3] .is_wysiwyg = "true";
defparam \ds_wd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneive_lcell_comb \sp[4]~feeder (
// Equation(s):
// \sp[4]~feeder_combout  = \Selector101~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector101~0_combout ),
	.cin(gnd),
	.combout(\sp[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[4]~feeder .lut_mask = 16'hFF00;
defparam \sp[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
cycloneive_lcell_comb \data_trans[11]~1 (
// Equation(s):
// \data_trans[11]~1_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~9_combout  & ((\iram|srom|rom_block|auto_generated|address_reg_a [2] & (!\iram|srom|rom_block|auto_generated|mux2|_~11_combout )) # 
// (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((!\iram|srom|rom_block|auto_generated|mux2|_~13_combout )))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.datab(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~11_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\data_trans[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_trans[11]~1 .lut_mask = 16'h082A;
defparam \data_trans[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneive_lcell_comb \sp[5]~feeder (
// Equation(s):
// \sp[5]~feeder_combout  = \Selector100~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector100~0_combout ),
	.cin(gnd),
	.combout(\sp[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[5]~feeder .lut_mask = 16'hFF00;
defparam \sp[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneive_lcell_comb \sp[6]~feeder (
// Equation(s):
// \sp[6]~feeder_combout  = \Selector99~0_combout 

	.dataa(\Selector99~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sp[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[6]~feeder .lut_mask = 16'hAAAA;
defparam \sp[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneive_lcell_comb \sp[7]~feeder (
// Equation(s):
// \sp[7]~feeder_combout  = \Selector98~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector98~0_combout ),
	.cin(gnd),
	.combout(\sp[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[7]~feeder .lut_mask = 16'hFF00;
defparam \sp[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
cycloneive_lcell_comb \sp[9]~feeder (
// Equation(s):
// \sp[9]~feeder_combout  = \Selector96~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector96~0_combout ),
	.cin(gnd),
	.combout(\sp[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[9]~feeder .lut_mask = 16'hFF00;
defparam \sp[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
cycloneive_lcell_comb \sp[10]~1 (
// Equation(s):
// \sp[10]~1_combout  = (\Decoder1~0_combout  & ((\bp[7]~0_combout ) # (\Selector52~0_combout )))

	.dataa(\bp[7]~0_combout ),
	.datab(\Selector52~0_combout ),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\sp[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sp[10]~1 .lut_mask = 16'hEE00;
defparam \sp[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N31
dffeas \sp[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[9] .is_wysiwyg = "true";
defparam \sp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneive_lcell_comb \Decoder1~4 (
// Equation(s):
// \Decoder1~4_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~49_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~4 .lut_mask = 16'h000A;
defparam \Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
cycloneive_lcell_comb \reg1[8]~4 (
// Equation(s):
// \reg1[8]~4_combout  = (\reset~input_o  & (\Decoder1~4_combout  & ((\bp[7]~0_combout ) # (\Selector52~0_combout ))))

	.dataa(\bp[7]~0_combout ),
	.datab(\reset~input_o ),
	.datac(\Selector52~0_combout ),
	.datad(\Decoder1~4_combout ),
	.cin(gnd),
	.combout(\reg1[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[8]~4 .lut_mask = 16'hC800;
defparam \reg1[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N19
dffeas \reg1[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector96~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg1[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[9] .is_wysiwyg = "true";
defparam \reg1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneive_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout ) # ((!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~0 .lut_mask = 16'hCCCF;
defparam \Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneive_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & ((reg1[9]) # ((\Mux22~1_combout  & !\Mux36~0_combout )))) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (((\Mux22~1_combout  & !\Mux36~0_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(reg1[9]),
	.datac(\Mux22~1_combout ),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'h88F8;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N19
dffeas \add_num[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[9]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[9] .is_wysiwyg = "true";
defparam \add_num[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N1
dffeas \reg1[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector97~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg1[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[8] .is_wysiwyg = "true";
defparam \reg1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneive_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & ((reg1[8]) # ((!\Mux36~0_combout  & \Mux23~1_combout )))) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (!\Mux36~0_combout  & ((\Mux23~1_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(\Mux36~0_combout ),
	.datac(reg1[8]),
	.datad(\Mux23~1_combout ),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'hB3A0;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N23
dffeas \add_num[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[8]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[8] .is_wysiwyg = "true";
defparam \add_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
cycloneive_lcell_comb \reg0[8]~15 (
// Equation(s):
// \reg0[8]~15_combout  = (!\jp.0000000000000100~q  & ((!\Selector31~0_combout ) # (!\Equal0~4_combout )))

	.dataa(\jp.0000000000000100~q ),
	.datab(gnd),
	.datac(\Equal0~4_combout ),
	.datad(\Selector31~0_combout ),
	.cin(gnd),
	.combout(\reg0[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[8]~15 .lut_mask = 16'h0555;
defparam \reg0[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneive_lcell_comb \reg0[8]~14 (
// Equation(s):
// \reg0[8]~14_combout  = (\reset~input_o  & ((\jp.0000000000000100~q  & ((\reg0~2_combout ))) # (!\jp.0000000000000100~q  & (\jp.0000000000000011~q ))))

	.dataa(\jp.0000000000000011~q ),
	.datab(\reset~input_o ),
	.datac(\jp.0000000000000100~q ),
	.datad(\reg0~2_combout ),
	.cin(gnd),
	.combout(\reg0[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[8]~14 .lut_mask = 16'hC808;
defparam \reg0[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneive_lcell_comb \sp[8]~feeder (
// Equation(s):
// \sp[8]~feeder_combout  = \Selector97~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector97~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sp[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[8]~feeder .lut_mask = 16'hF0F0;
defparam \sp[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N1
dffeas \sp[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[8] .is_wysiwyg = "true";
defparam \sp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N26
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\data_trans[11]~1_combout  & ((bp[8]) # ((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & (((reg0[8] & !\data_trans[11]~0_combout ))))

	.dataa(bp[8]),
	.datab(reg0[8]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hF0AC;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N14
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & (((sp[8]) # (!\data_trans[11]~0_combout )))) # (!\Mux7~0_combout  & (reg1[8] & ((\data_trans[11]~0_combout ))))

	.dataa(reg1[8]),
	.datab(sp[8]),
	.datac(\Mux7~0_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hCAF0;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
cycloneive_lcell_comb \data_trans[0]~3 (
// Equation(s):
// \data_trans[0]~3_combout  = (\data_trans[0]~2_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~14_combout  $ (((\iram|srom|rom_block|auto_generated|mux2|_~9_combout ) # (\iram|srom|rom_block|auto_generated|mux2|_~4_combout )))))

	.dataa(\data_trans[0]~2_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~14_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\data_trans[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_trans[0]~3 .lut_mask = 16'h2228;
defparam \data_trans[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N4
cycloneive_lcell_comb \data_trans[0]~4 (
// Equation(s):
// \data_trans[0]~4_combout  = (\Decoder0~0_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & \data_trans[0]~3_combout ))

	.dataa(gnd),
	.datab(\Decoder0~0_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datad(\data_trans[0]~3_combout ),
	.cin(gnd),
	.combout(\data_trans[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_trans[0]~4 .lut_mask = 16'hC000;
defparam \data_trans[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N15
dffeas \data_trans[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[8] .is_wysiwyg = "true";
defparam \data_trans[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneive_lcell_comb \reg1[7]~feeder (
// Equation(s):
// \reg1[7]~feeder_combout  = \Selector98~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector98~0_combout ),
	.cin(gnd),
	.combout(\reg1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[7]~feeder .lut_mask = 16'hFF00;
defparam \reg1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N2
cycloneive_lcell_comb \reg1[8]~1 (
// Equation(s):
// \reg1[8]~1_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout ) # ((\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & ((!\jp.0000000000000011~q ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (!\jp.0000000000000100~q 
// )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datad(\jp.0000000000000011~q ),
	.cin(gnd),
	.combout(\reg1[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[8]~1 .lut_mask = 16'hF1FB;
defparam \reg1[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
cycloneive_lcell_comb \reg1[8]~2 (
// Equation(s):
// \reg1[8]~2_combout  = (((\iram|srom|rom_block|auto_generated|mux2|_~49_combout ) # (\reg1[8]~1_combout )) # (!\Decoder0~0_combout )) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout )

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(\Decoder0~0_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(\reg1[8]~1_combout ),
	.cin(gnd),
	.combout(\reg1[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[8]~2 .lut_mask = 16'hFFF7;
defparam \reg1[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneive_lcell_comb \reg1[0]~3 (
// Equation(s):
// \reg1[0]~3_combout  = (\reset~input_o  & (((\reg1[0]~0_combout  & \Decoder1~4_combout )) # (!\reg1[8]~2_combout )))

	.dataa(\reset~input_o ),
	.datab(\reg1[0]~0_combout ),
	.datac(\Decoder1~4_combout ),
	.datad(\reg1[8]~2_combout ),
	.cin(gnd),
	.combout(\reg1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[0]~3 .lut_mask = 16'h80AA;
defparam \reg1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \reg1[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[7]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[7] .is_wysiwyg = "true";
defparam \reg1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N26
cycloneive_lcell_comb \add_num[6]~5 (
// Equation(s):
// \add_num[6]~5_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout ) # ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(gnd),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\add_num[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \add_num[6]~5 .lut_mask = 16'hF0FC;
defparam \add_num[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N24
cycloneive_lcell_comb \add_num[13]~6 (
// Equation(s):
// \add_num[13]~6_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout ) # ((\iram|srom|rom_block|auto_generated|address_reg_a [2] & (\iram|srom|rom_block|auto_generated|mux2|_~41_combout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a 
// [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~43_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~41_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~43_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.cin(gnd),
	.combout(\add_num[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \add_num[13]~6 .lut_mask = 16'hFFD8;
defparam \add_num[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N4
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((sp[7]))) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (reg0[7]))

	.dataa(gnd),
	.datab(reg0[7]),
	.datac(sp[7]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hF0CC;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
cycloneive_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = (\add_num[6]~5_combout  & (\add_num[13]~6_combout )) # (!\add_num[6]~5_combout  & ((\add_num[13]~6_combout  & (\Mux24~0_combout )) # (!\add_num[13]~6_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~39_combout )))))

	.dataa(\add_num[6]~5_combout ),
	.datab(\add_num[13]~6_combout ),
	.datac(\Mux24~0_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~39_combout ),
	.cin(gnd),
	.combout(\Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~0 .lut_mask = 16'hD9C8;
defparam \Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N20
cycloneive_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = (\add_num[6]~5_combout  & ((\Mux44~0_combout  & (reg1[7])) # (!\Mux44~0_combout  & ((bp[7]))))) # (!\add_num[6]~5_combout  & (((\Mux44~0_combout ))))

	.dataa(reg1[7]),
	.datab(bp[7]),
	.datac(\add_num[6]~5_combout ),
	.datad(\Mux44~0_combout ),
	.cin(gnd),
	.combout(\Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~1 .lut_mask = 16'hAFC0;
defparam \Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N21
dffeas \add_num[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux44~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[7]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[7] .is_wysiwyg = "true";
defparam \add_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneive_lcell_comb \reg1[6]~feeder (
// Equation(s):
// \reg1[6]~feeder_combout  = \Selector99~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector99~0_combout ),
	.cin(gnd),
	.combout(\reg1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[6]~feeder .lut_mask = 16'hFF00;
defparam \reg1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N11
dffeas \reg1[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[6]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[6] .is_wysiwyg = "true";
defparam \reg1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N8
cycloneive_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = (\add_num[6]~5_combout  & ((bp[6]) # ((\add_num[13]~6_combout )))) # (!\add_num[6]~5_combout  & (((\iram|srom|rom_block|auto_generated|mux2|_~34_combout  & !\add_num[13]~6_combout ))))

	.dataa(\add_num[6]~5_combout ),
	.datab(bp[6]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~34_combout ),
	.datad(\add_num[13]~6_combout ),
	.cin(gnd),
	.combout(\Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~0 .lut_mask = 16'hAAD8;
defparam \Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N20
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[6])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[6])))

	.dataa(sp[6]),
	.datab(reg0[6]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hAACC;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N30
cycloneive_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = (\add_num[13]~6_combout  & ((\Mux45~0_combout  & (reg1[6])) # (!\Mux45~0_combout  & ((\Mux25~0_combout ))))) # (!\add_num[13]~6_combout  & (((\Mux45~0_combout ))))

	.dataa(reg1[6]),
	.datab(\add_num[13]~6_combout ),
	.datac(\Mux45~0_combout ),
	.datad(\Mux25~0_combout ),
	.cin(gnd),
	.combout(\Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~1 .lut_mask = 16'hBCB0;
defparam \Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N31
dffeas \add_num[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux45~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[6]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[6] .is_wysiwyg = "true";
defparam \add_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneive_lcell_comb \reg1[5]~feeder (
// Equation(s):
// \reg1[5]~feeder_combout  = \Selector100~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector100~0_combout ),
	.cin(gnd),
	.combout(\reg1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[5]~feeder .lut_mask = 16'hFF00;
defparam \reg1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \reg1[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[5]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[5] .is_wysiwyg = "true";
defparam \reg1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
cycloneive_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = (shl_cnt[1] & ((shl_cnt[0] & (reg0[1])) # (!shl_cnt[0] & ((reg0[2])))))

	.dataa(reg0[1]),
	.datab(reg0[2]),
	.datac(shl_cnt[1]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~3 .lut_mask = 16'hA0C0;
defparam \Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N14
cycloneive_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = (shl_cnt[0] & ((reg0[3]))) # (!shl_cnt[0] & (reg0[4]))

	.dataa(shl_cnt[0]),
	.datab(reg0[4]),
	.datac(gnd),
	.datad(reg0[3]),
	.cin(gnd),
	.combout(\Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~4 .lut_mask = 16'hEE44;
defparam \Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
cycloneive_lcell_comb \Mux53~5 (
// Equation(s):
// \Mux53~5_combout  = (\Mux53~3_combout ) # ((!shl_cnt[1] & \Mux53~4_combout ))

	.dataa(gnd),
	.datab(\Mux53~3_combout ),
	.datac(shl_cnt[1]),
	.datad(\Mux53~4_combout ),
	.cin(gnd),
	.combout(\Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~5 .lut_mask = 16'hCFCC;
defparam \Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N8
cycloneive_lcell_comb \Selector133~6 (
// Equation(s):
// \Selector133~6_combout  = (shl_cnt[2] & (reg0[0] & (\Mux55~0_combout ))) # (!shl_cnt[2] & (((\Mux53~5_combout ))))

	.dataa(reg0[0]),
	.datab(\Mux55~0_combout ),
	.datac(\Mux53~5_combout ),
	.datad(shl_cnt[2]),
	.cin(gnd),
	.combout(\Selector133~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~6 .lut_mask = 16'h88F0;
defparam \Selector133~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N30
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[4])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[4])))

	.dataa(sp[4]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(reg0[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hB8B8;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
cycloneive_lcell_comb \reg1[4]~feeder (
// Equation(s):
// \reg1[4]~feeder_combout  = \Selector101~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector101~0_combout ),
	.cin(gnd),
	.combout(\reg1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[4]~feeder .lut_mask = 16'hFF00;
defparam \reg1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N3
dffeas \reg1[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[4]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[4] .is_wysiwyg = "true";
defparam \reg1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneive_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = (\add_num[6]~5_combout  & (((bp[4]) # (\add_num[13]~6_combout )))) # (!\add_num[6]~5_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~24_combout  & ((!\add_num[13]~6_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~24_combout ),
	.datab(bp[4]),
	.datac(\add_num[6]~5_combout ),
	.datad(\add_num[13]~6_combout ),
	.cin(gnd),
	.combout(\Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~0 .lut_mask = 16'hF0CA;
defparam \Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N10
cycloneive_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = (\Mux47~0_combout  & (((reg1[4]) # (!\add_num[13]~6_combout )))) # (!\Mux47~0_combout  & (\Mux27~0_combout  & ((\add_num[13]~6_combout ))))

	.dataa(\Mux27~0_combout ),
	.datab(reg1[4]),
	.datac(\Mux47~0_combout ),
	.datad(\add_num[13]~6_combout ),
	.cin(gnd),
	.combout(\Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~1 .lut_mask = 16'hCAF0;
defparam \Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N11
dffeas \add_num[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[4]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[4] .is_wysiwyg = "true";
defparam \add_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((reg0[4] $ (add_num[4] $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((reg0[4] & ((add_num[4]) # (!\Add1~7 ))) # (!reg0[4] & (add_num[4] & !\Add1~7 )))

	.dataa(reg0[4]),
	.datab(add_num[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N28
cycloneive_lcell_comb \Selector133~7 (
// Equation(s):
// \Selector133~7_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (((\Add1~8_combout )))) # (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (!shl_cnt[3] & (\Selector133~6_combout )))

	.dataa(shl_cnt[3]),
	.datab(\Selector133~6_combout ),
	.datac(\Add1~8_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\Selector133~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~7 .lut_mask = 16'hF044;
defparam \Selector133~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N2
cycloneive_lcell_comb \Selector133~8 (
// Equation(s):
// \Selector133~8_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & ((\Selector133~7_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (data_trans[4]))

	.dataa(gnd),
	.datab(data_trans[4]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(\Selector133~7_combout ),
	.cin(gnd),
	.combout(\Selector133~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~8 .lut_mask = 16'hFC0C;
defparam \Selector133~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N0
cycloneive_lcell_comb \Selector133~9 (
// Equation(s):
// \Selector133~9_combout  = (\jp.0000000000000011~q  & (\Selector133~8_combout  & (\Equal0~4_combout  & \Selector31~0_combout )))

	.dataa(\jp.0000000000000011~q ),
	.datab(\Selector133~8_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Selector31~0_combout ),
	.cin(gnd),
	.combout(\Selector133~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~9 .lut_mask = 16'h8000;
defparam \Selector133~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N18
cycloneive_lcell_comb \Selector133~2 (
// Equation(s):
// \Selector133~2_combout  = (\jp.0000000000000001~q ) # ((\jp.0000000000000101~q ) # (!\jp.0000000000000000~q ))

	.dataa(gnd),
	.datab(\jp.0000000000000001~q ),
	.datac(\jp.0000000000000000~q ),
	.datad(\jp.0000000000000101~q ),
	.cin(gnd),
	.combout(\Selector133~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~2 .lut_mask = 16'hFFCF;
defparam \Selector133~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
cycloneive_lcell_comb \Selector133~3 (
// Equation(s):
// \Selector133~3_combout  = (\jp.0000000000000010~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~69_combout ) # ((!\Decoder1~3_combout ) # (!\Decoder0~1_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datab(\jp.0000000000000010~q ),
	.datac(\Decoder0~1_combout ),
	.datad(\Decoder1~3_combout ),
	.cin(gnd),
	.combout(\Selector133~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~3 .lut_mask = 16'h8CCC;
defparam \Selector133~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N30
cycloneive_lcell_comb \Selector133~4 (
// Equation(s):
// \Selector133~4_combout  = (\Selector133~3_combout ) # ((\jp.0000000000000011~q  & ((!\Equal0~4_combout ) # (!\Selector31~0_combout ))))

	.dataa(\Selector31~0_combout ),
	.datab(\jp.0000000000000011~q ),
	.datac(\Equal0~4_combout ),
	.datad(\Selector133~3_combout ),
	.cin(gnd),
	.combout(\Selector133~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~4 .lut_mask = 16'hFF4C;
defparam \Selector133~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N16
cycloneive_lcell_comb \Selector133~1 (
// Equation(s):
// \Selector133~1_combout  = (\jp.0000000000000100~q  & ((\reg0~2_combout  & ((\dram|sram|ram_block|auto_generated|ram_block1a4 ))) # (!\reg0~2_combout  & (reg0[4]))))

	.dataa(reg0[4]),
	.datab(\jp.0000000000000100~q ),
	.datac(\dram|sram|ram_block|auto_generated|ram_block1a4 ),
	.datad(\reg0~2_combout ),
	.cin(gnd),
	.combout(\Selector133~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~1 .lut_mask = 16'hC088;
defparam \Selector133~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N20
cycloneive_lcell_comb \Selector133~5 (
// Equation(s):
// \Selector133~5_combout  = (\Selector133~1_combout ) # ((reg0[4] & ((\Selector133~2_combout ) # (\Selector133~4_combout ))))

	.dataa(reg0[4]),
	.datab(\Selector133~2_combout ),
	.datac(\Selector133~4_combout ),
	.datad(\Selector133~1_combout ),
	.cin(gnd),
	.combout(\Selector133~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~5 .lut_mask = 16'hFFA8;
defparam \Selector133~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N6
cycloneive_lcell_comb \Selector133~10 (
// Equation(s):
// \Selector133~10_combout  = (\Selector133~9_combout ) # ((\Selector133~5_combout ) # ((\iram|srom|rom_block|auto_generated|mux2|_~24_combout  & \Selector133~0_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~24_combout ),
	.datab(\Selector133~0_combout ),
	.datac(\Selector133~9_combout ),
	.datad(\Selector133~5_combout ),
	.cin(gnd),
	.combout(\Selector133~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~10 .lut_mask = 16'hFFF8;
defparam \Selector133~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N7
dffeas \reg0[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector133~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[4] .is_wysiwyg = "true";
defparam \reg0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
cycloneive_lcell_comb \Mux66~3 (
// Equation(s):
// \Mux66~3_combout  = (shl_cnt[0] & ((reg0[4]))) # (!shl_cnt[0] & (reg0[5]))

	.dataa(gnd),
	.datab(reg0[5]),
	.datac(reg0[4]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux66~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~3 .lut_mask = 16'hF0CC;
defparam \Mux66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N4
cycloneive_lcell_comb \Mux66~4 (
// Equation(s):
// \Mux66~4_combout  = (shl_cnt[1] & ((\Mux66~2_combout ))) # (!shl_cnt[1] & (\Mux66~3_combout ))

	.dataa(shl_cnt[1]),
	.datab(gnd),
	.datac(\Mux66~3_combout ),
	.datad(\Mux66~2_combout ),
	.cin(gnd),
	.combout(\Mux66~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~4 .lut_mask = 16'hFA50;
defparam \Mux66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N22
cycloneive_lcell_comb \Mux66~5 (
// Equation(s):
// \Mux66~5_combout  = (shl_cnt[2] & (\Mux66~0_combout  & ((!shl_cnt[1])))) # (!shl_cnt[2] & (((\Mux66~4_combout ))))

	.dataa(\Mux66~0_combout ),
	.datab(shl_cnt[2]),
	.datac(\Mux66~4_combout ),
	.datad(shl_cnt[1]),
	.cin(gnd),
	.combout(\Mux66~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~5 .lut_mask = 16'h30B8;
defparam \Mux66~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (add_num[5] & ((reg0[5] & (\Add1~9  & VCC)) # (!reg0[5] & (!\Add1~9 )))) # (!add_num[5] & ((reg0[5] & (!\Add1~9 )) # (!reg0[5] & ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((add_num[5] & (!reg0[5] & !\Add1~9 )) # (!add_num[5] & ((!\Add1~9 ) # (!reg0[5]))))

	.dataa(add_num[5]),
	.datab(reg0[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N2
cycloneive_lcell_comb \Selector132~0 (
// Equation(s):
// \Selector132~0_combout  = (\reg0[7]~3_combout  & ((data_trans[5]) # ((\reg0[7]~4_combout )))) # (!\reg0[7]~3_combout  & (((\iram|srom|rom_block|auto_generated|mux2|_~29_combout  & !\reg0[7]~4_combout ))))

	.dataa(\reg0[7]~3_combout ),
	.datab(data_trans[5]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~29_combout ),
	.datad(\reg0[7]~4_combout ),
	.cin(gnd),
	.combout(\Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~0 .lut_mask = 16'hAAD8;
defparam \Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N18
cycloneive_lcell_comb \Selector132~1 (
// Equation(s):
// \Selector132~1_combout  = (\reg0[7]~4_combout  & ((\Selector132~0_combout  & ((\Add1~10_combout ))) # (!\Selector132~0_combout  & (\Mux66~5_combout )))) # (!\reg0[7]~4_combout  & (((\Selector132~0_combout ))))

	.dataa(\reg0[7]~4_combout ),
	.datab(\Mux66~5_combout ),
	.datac(\Add1~10_combout ),
	.datad(\Selector132~0_combout ),
	.cin(gnd),
	.combout(\Selector132~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~1 .lut_mask = 16'hF588;
defparam \Selector132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N28
cycloneive_lcell_comb \Selector132~2 (
// Equation(s):
// \Selector132~2_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a5 ) # ((!\Selector136~2_combout  & \Selector132~1_combout )))) # (!\jp.0000000000000100~q  & (!\Selector136~2_combout  & ((\Selector132~1_combout ))))

	.dataa(\jp.0000000000000100~q ),
	.datab(\Selector136~2_combout ),
	.datac(\dram|sram|ram_block|auto_generated|ram_block1a5 ),
	.datad(\Selector132~1_combout ),
	.cin(gnd),
	.combout(\Selector132~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~2 .lut_mask = 16'hB3A0;
defparam \Selector132~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N29
dffeas \reg0[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector132~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[5] .is_wysiwyg = "true";
defparam \reg0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[5])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[5])))

	.dataa(gnd),
	.datab(sp[5]),
	.datac(reg0[5]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hCCF0;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N18
cycloneive_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = (\add_num[6]~5_combout  & (((\add_num[13]~6_combout )))) # (!\add_num[6]~5_combout  & ((\add_num[13]~6_combout  & ((\Mux26~0_combout ))) # (!\add_num[13]~6_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~29_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~29_combout ),
	.datab(\Mux26~0_combout ),
	.datac(\add_num[6]~5_combout ),
	.datad(\add_num[13]~6_combout ),
	.cin(gnd),
	.combout(\Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~0 .lut_mask = 16'hFC0A;
defparam \Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N0
cycloneive_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = (\add_num[6]~5_combout  & ((\Mux46~0_combout  & ((reg1[5]))) # (!\Mux46~0_combout  & (bp[5])))) # (!\add_num[6]~5_combout  & (((\Mux46~0_combout ))))

	.dataa(bp[5]),
	.datab(reg1[5]),
	.datac(\add_num[6]~5_combout ),
	.datad(\Mux46~0_combout ),
	.cin(gnd),
	.combout(\Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~1 .lut_mask = 16'hCFA0;
defparam \Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N1
dffeas \add_num[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux46~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[5]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[5] .is_wysiwyg = "true";
defparam \add_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((reg0[6] $ (add_num[6] $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((reg0[6] & ((add_num[6]) # (!\Add1~11 ))) # (!reg0[6] & (add_num[6] & !\Add1~11 )))

	.dataa(reg0[6]),
	.datab(add_num[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneive_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = (shl_cnt[0] & (reg0[5])) # (!shl_cnt[0] & ((reg0[6])))

	.dataa(gnd),
	.datab(reg0[5]),
	.datac(reg0[6]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~1 .lut_mask = 16'hCCF0;
defparam \Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N16
cycloneive_lcell_comb \Mux53~6 (
// Equation(s):
// \Mux53~6_combout  = (shl_cnt[1] & ((\Mux53~4_combout ))) # (!shl_cnt[1] & (\Mux55~1_combout ))

	.dataa(gnd),
	.datab(shl_cnt[1]),
	.datac(\Mux55~1_combout ),
	.datad(\Mux53~4_combout ),
	.cin(gnd),
	.combout(\Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~6 .lut_mask = 16'hFC30;
defparam \Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N22
cycloneive_lcell_comb \Mux53~7 (
// Equation(s):
// \Mux53~7_combout  = (shl_cnt[2] & ((\Mux53~1_combout ) # ((\Mux53~0_combout )))) # (!shl_cnt[2] & (((\Mux53~6_combout ))))

	.dataa(shl_cnt[2]),
	.datab(\Mux53~1_combout ),
	.datac(\Mux53~6_combout ),
	.datad(\Mux53~0_combout ),
	.cin(gnd),
	.combout(\Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~7 .lut_mask = 16'hFAD8;
defparam \Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N16
cycloneive_lcell_comb \Selector131~0 (
// Equation(s):
// \Selector131~0_combout  = (\reg0[7]~3_combout  & (((\reg0[7]~4_combout )))) # (!\reg0[7]~3_combout  & ((\reg0[7]~4_combout  & (\Mux53~7_combout )) # (!\reg0[7]~4_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~34_combout )))))

	.dataa(\reg0[7]~3_combout ),
	.datab(\Mux53~7_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~34_combout ),
	.datad(\reg0[7]~4_combout ),
	.cin(gnd),
	.combout(\Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~0 .lut_mask = 16'hEE50;
defparam \Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
cycloneive_lcell_comb \Selector131~1 (
// Equation(s):
// \Selector131~1_combout  = (\reg0[7]~3_combout  & ((\Selector131~0_combout  & (\Add1~12_combout )) # (!\Selector131~0_combout  & ((data_trans[6]))))) # (!\reg0[7]~3_combout  & (((\Selector131~0_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(data_trans[6]),
	.datac(\reg0[7]~3_combout ),
	.datad(\Selector131~0_combout ),
	.cin(gnd),
	.combout(\Selector131~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~1 .lut_mask = 16'hAFC0;
defparam \Selector131~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N14
cycloneive_lcell_comb \Selector131~2 (
// Equation(s):
// \Selector131~2_combout  = (\dram|sram|ram_block|auto_generated|ram_block1a6  & ((\jp.0000000000000100~q ) # ((\Selector131~1_combout  & !\Selector136~2_combout )))) # (!\dram|sram|ram_block|auto_generated|ram_block1a6  & (((\Selector131~1_combout  & 
// !\Selector136~2_combout ))))

	.dataa(\dram|sram|ram_block|auto_generated|ram_block1a6 ),
	.datab(\jp.0000000000000100~q ),
	.datac(\Selector131~1_combout ),
	.datad(\Selector136~2_combout ),
	.cin(gnd),
	.combout(\Selector131~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~2 .lut_mask = 16'h88F8;
defparam \Selector131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N15
dffeas \reg0[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector131~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[6] .is_wysiwyg = "true";
defparam \reg0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (reg0[7] & ((add_num[7] & (\Add1~13  & VCC)) # (!add_num[7] & (!\Add1~13 )))) # (!reg0[7] & ((add_num[7] & (!\Add1~13 )) # (!add_num[7] & ((\Add1~13 ) # (GND)))))
// \Add1~15  = CARRY((reg0[7] & (!add_num[7] & !\Add1~13 )) # (!reg0[7] & ((!\Add1~13 ) # (!add_num[7]))))

	.dataa(reg0[7]),
	.datab(add_num[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
cycloneive_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = (shl_cnt[2] & ((shl_cnt[1] & (\Mux66~0_combout )) # (!shl_cnt[1] & ((\Mux66~2_combout )))))

	.dataa(shl_cnt[1]),
	.datab(\Mux66~0_combout ),
	.datac(shl_cnt[2]),
	.datad(\Mux66~2_combout ),
	.cin(gnd),
	.combout(\Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~1 .lut_mask = 16'hD080;
defparam \Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N2
cycloneive_lcell_comb \Mux66~6 (
// Equation(s):
// \Mux66~6_combout  = (shl_cnt[0] & ((reg0[6]))) # (!shl_cnt[0] & (reg0[7]))

	.dataa(reg0[7]),
	.datab(gnd),
	.datac(reg0[6]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux66~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~6 .lut_mask = 16'hF0AA;
defparam \Mux66~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
cycloneive_lcell_comb \Mux66~7 (
// Equation(s):
// \Mux66~7_combout  = (shl_cnt[1] & (\Mux66~3_combout )) # (!shl_cnt[1] & ((\Mux66~6_combout )))

	.dataa(gnd),
	.datab(shl_cnt[1]),
	.datac(\Mux66~3_combout ),
	.datad(\Mux66~6_combout ),
	.cin(gnd),
	.combout(\Mux66~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~7 .lut_mask = 16'hF3C0;
defparam \Mux66~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N20
cycloneive_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = (\Mux52~1_combout ) # ((!shl_cnt[2] & \Mux66~7_combout ))

	.dataa(gnd),
	.datab(\Mux52~1_combout ),
	.datac(shl_cnt[2]),
	.datad(\Mux66~7_combout ),
	.cin(gnd),
	.combout(\Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~2 .lut_mask = 16'hCFCC;
defparam \Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N4
cycloneive_lcell_comb \Selector130~0 (
// Equation(s):
// \Selector130~0_combout  = (\reg0[7]~4_combout  & (((\reg0[7]~3_combout )))) # (!\reg0[7]~4_combout  & ((\reg0[7]~3_combout  & (data_trans[7])) # (!\reg0[7]~3_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~39_combout )))))

	.dataa(\reg0[7]~4_combout ),
	.datab(data_trans[7]),
	.datac(\reg0[7]~3_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~39_combout ),
	.cin(gnd),
	.combout(\Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~0 .lut_mask = 16'hE5E0;
defparam \Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N6
cycloneive_lcell_comb \Selector130~1 (
// Equation(s):
// \Selector130~1_combout  = (\Selector130~0_combout  & ((\Add1~14_combout ) # ((!\reg0[7]~4_combout )))) # (!\Selector130~0_combout  & (((\Mux52~2_combout  & \reg0[7]~4_combout ))))

	.dataa(\Add1~14_combout ),
	.datab(\Mux52~2_combout ),
	.datac(\Selector130~0_combout ),
	.datad(\reg0[7]~4_combout ),
	.cin(gnd),
	.combout(\Selector130~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~1 .lut_mask = 16'hACF0;
defparam \Selector130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N12
cycloneive_lcell_comb \Selector130~2 (
// Equation(s):
// \Selector130~2_combout  = (\Selector130~1_combout  & (((\jp.0000000000000100~q  & \dram|sram|ram_block|auto_generated|ram_block1a7 )) # (!\Selector136~2_combout ))) # (!\Selector130~1_combout  & (\jp.0000000000000100~q  & 
// (\dram|sram|ram_block|auto_generated|ram_block1a7 )))

	.dataa(\Selector130~1_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(\dram|sram|ram_block|auto_generated|ram_block1a7 ),
	.datad(\Selector136~2_combout ),
	.cin(gnd),
	.combout(\Selector130~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~2 .lut_mask = 16'hC0EA;
defparam \Selector130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N13
dffeas \reg0[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector130~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[7] .is_wysiwyg = "true";
defparam \reg0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((add_num[8] $ (reg0[8] $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((add_num[8] & ((reg0[8]) # (!\Add1~15 ))) # (!add_num[8] & (reg0[8] & !\Add1~15 )))

	.dataa(add_num[8]),
	.datab(reg0[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N28
cycloneive_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = (\Mux55~0_combout  & ((shl_cnt[3] & ((reg0[0]))) # (!shl_cnt[3] & (reg0[8]))))

	.dataa(reg0[8]),
	.datab(reg0[0]),
	.datac(shl_cnt[3]),
	.datad(\Mux55~0_combout ),
	.cin(gnd),
	.combout(\Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~3 .lut_mask = 16'hCA00;
defparam \Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N30
cycloneive_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = (!shl_cnt[1] & (reg0[7] & (!shl_cnt[3] & shl_cnt[0])))

	.dataa(shl_cnt[1]),
	.datab(reg0[7]),
	.datac(shl_cnt[3]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~2 .lut_mask = 16'h0400;
defparam \Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N24
cycloneive_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = (!shl_cnt[3] & ((shl_cnt[0] & ((reg0[5]))) # (!shl_cnt[0] & (reg0[6]))))

	.dataa(shl_cnt[0]),
	.datab(reg0[6]),
	.datac(shl_cnt[3]),
	.datad(reg0[5]),
	.cin(gnd),
	.combout(\Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~4 .lut_mask = 16'h0E04;
defparam \Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N2
cycloneive_lcell_comb \Mux55~5 (
// Equation(s):
// \Mux55~5_combout  = (\Mux55~3_combout ) # ((\Mux55~2_combout ) # ((shl_cnt[1] & \Mux55~4_combout )))

	.dataa(shl_cnt[1]),
	.datab(\Mux55~3_combout ),
	.datac(\Mux55~2_combout ),
	.datad(\Mux55~4_combout ),
	.cin(gnd),
	.combout(\Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~5 .lut_mask = 16'hFEFC;
defparam \Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N2
cycloneive_lcell_comb \reg0[8]~10 (
// Equation(s):
// \reg0[8]~10_combout  = (shl_cnt[2] & (((!shl_cnt[3] & \Mux53~5_combout )))) # (!shl_cnt[2] & (\Mux55~5_combout ))

	.dataa(shl_cnt[2]),
	.datab(\Mux55~5_combout ),
	.datac(shl_cnt[3]),
	.datad(\Mux53~5_combout ),
	.cin(gnd),
	.combout(\reg0[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[8]~10 .lut_mask = 16'h4E44;
defparam \reg0[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneive_lcell_comb \reg0[8]~11 (
// Equation(s):
// \reg0[8]~11_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\Add1~16_combout )) # (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & ((\reg0[8]~10_combout )))))

	.dataa(\Add1~16_combout ),
	.datab(\reg0[8]~10_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\reg0[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[8]~11 .lut_mask = 16'hA0C0;
defparam \reg0[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
cycloneive_lcell_comb \reg0[8]~12 (
// Equation(s):
// \reg0[8]~12_combout  = (\reg0[8]~11_combout ) # ((data_trans[8] & !\iram|srom|rom_block|auto_generated|mux2|_~69_combout ))

	.dataa(gnd),
	.datab(data_trans[8]),
	.datac(\reg0[8]~11_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\reg0[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[8]~12 .lut_mask = 16'hF0FC;
defparam \reg0[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
cycloneive_lcell_comb \reg0[8]~13 (
// Equation(s):
// \reg0[8]~13_combout  = (\jp.0000000000000100~q  & (\dram|sram|ram_block|auto_generated|ram_block1a8 )) # (!\jp.0000000000000100~q  & (((\reg0[8]~12_combout  & \Selector31~1_combout ))))

	.dataa(\jp.0000000000000100~q ),
	.datab(\dram|sram|ram_block|auto_generated|ram_block1a8 ),
	.datac(\reg0[8]~12_combout ),
	.datad(\Selector31~1_combout ),
	.cin(gnd),
	.combout(\reg0[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[8]~13 .lut_mask = 16'hD888;
defparam \reg0[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
cycloneive_lcell_comb \reg0[8]~16 (
// Equation(s):
// \reg0[8]~16_combout  = (\reg0[8]~14_combout  & ((\reg0[8]~13_combout ) # ((\reg0[8]~15_combout  & reg0[8])))) # (!\reg0[8]~14_combout  & (((reg0[8]))))

	.dataa(\reg0[8]~15_combout ),
	.datab(\reg0[8]~14_combout ),
	.datac(reg0[8]),
	.datad(\reg0[8]~13_combout ),
	.cin(gnd),
	.combout(\reg0[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[8]~16 .lut_mask = 16'hFCB0;
defparam \reg0[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N25
dffeas \reg0[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg0[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[8] .is_wysiwyg = "true";
defparam \reg0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N18
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (reg0[9] & ((add_num[9] & (\Add1~17  & VCC)) # (!add_num[9] & (!\Add1~17 )))) # (!reg0[9] & ((add_num[9] & (!\Add1~17 )) # (!add_num[9] & ((\Add1~17 ) # (GND)))))
// \Add1~19  = CARRY((reg0[9] & (!add_num[9] & !\Add1~17 )) # (!reg0[9] & ((!\Add1~17 ) # (!add_num[9]))))

	.dataa(reg0[9]),
	.datab(add_num[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h9617;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N22
cycloneive_lcell_comb \Selector133~11 (
// Equation(s):
// \Selector133~11_combout  = (!shl_cnt[3] & ((\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((!\iram|srom|rom_block|auto_generated|mux2|_~61_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// (!\iram|srom|rom_block|auto_generated|mux2|_~63_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(shl_cnt[3]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~63_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~61_combout ),
	.cin(gnd),
	.combout(\Selector133~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~11 .lut_mask = 16'h0123;
defparam \Selector133~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
cycloneive_lcell_comb \Mux66~8 (
// Equation(s):
// \Mux66~8_combout  = (shl_cnt[0] & (reg0[8])) # (!shl_cnt[0] & ((reg0[9])))

	.dataa(reg0[8]),
	.datab(gnd),
	.datac(reg0[9]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux66~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~8 .lut_mask = 16'hAAF0;
defparam \Mux66~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
cycloneive_lcell_comb \Mux66~9 (
// Equation(s):
// \Mux66~9_combout  = (shl_cnt[1] & ((\Mux66~6_combout ))) # (!shl_cnt[1] & (\Mux66~8_combout ))

	.dataa(gnd),
	.datab(shl_cnt[1]),
	.datac(\Mux66~8_combout ),
	.datad(\Mux66~6_combout ),
	.cin(gnd),
	.combout(\Mux66~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~9 .lut_mask = 16'hFC30;
defparam \Mux66~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N24
cycloneive_lcell_comb \reg0[9]~17 (
// Equation(s):
// \reg0[9]~17_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~64_combout ) # ((shl_cnt[2] & !shl_cnt[3]))

	.dataa(gnd),
	.datab(shl_cnt[2]),
	.datac(shl_cnt[3]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\reg0[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[9]~17 .lut_mask = 16'hFF0C;
defparam \reg0[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N2
cycloneive_lcell_comb \Selector128~0 (
// Equation(s):
// \Selector128~0_combout  = (\Selector133~11_combout  & ((\reg0[9]~17_combout  & ((\Mux66~4_combout ))) # (!\reg0[9]~17_combout  & (\Mux66~9_combout )))) # (!\Selector133~11_combout  & (((\reg0[9]~17_combout ))))

	.dataa(\Mux66~9_combout ),
	.datab(\Mux66~4_combout ),
	.datac(\Selector133~11_combout ),
	.datad(\reg0[9]~17_combout ),
	.cin(gnd),
	.combout(\Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~0 .lut_mask = 16'hCFA0;
defparam \Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N12
cycloneive_lcell_comb \Selector128~1 (
// Equation(s):
// \Selector128~1_combout  = (\Selector133~11_combout  & (((\Selector128~0_combout )))) # (!\Selector133~11_combout  & ((\Selector128~0_combout  & (\Add1~18_combout )) # (!\Selector128~0_combout  & ((\Mux66~1_combout )))))

	.dataa(\Add1~18_combout ),
	.datab(\Mux66~1_combout ),
	.datac(\Selector133~11_combout ),
	.datad(\Selector128~0_combout ),
	.cin(gnd),
	.combout(\Selector128~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~1 .lut_mask = 16'hFA0C;
defparam \Selector128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
cycloneive_lcell_comb \Selector128~2 (
// Equation(s):
// \Selector128~2_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & ((\Selector128~1_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (data_trans[9]))

	.dataa(data_trans[9]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datac(gnd),
	.datad(\Selector128~1_combout ),
	.cin(gnd),
	.combout(\Selector128~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~2 .lut_mask = 16'hEE22;
defparam \Selector128~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
cycloneive_lcell_comb \sp[10]~feeder (
// Equation(s):
// \sp[10]~feeder_combout  = \Selector95~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector95~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sp[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[10]~feeder .lut_mask = 16'hF0F0;
defparam \sp[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N13
dffeas \sp[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[10] .is_wysiwyg = "true";
defparam \sp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
cycloneive_lcell_comb \reg1[10]~feeder (
// Equation(s):
// \reg1[10]~feeder_combout  = \Selector95~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector95~0_combout ),
	.cin(gnd),
	.combout(\reg1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[10]~feeder .lut_mask = 16'hFF00;
defparam \reg1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N5
dffeas \reg1[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg1[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[10] .is_wysiwyg = "true";
defparam \reg1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneive_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (\Mux36~0_combout  & (reg1[10] & (\iram|srom|rom_block|auto_generated|mux2|_~54_combout ))) # (!\Mux36~0_combout  & ((\Mux21~1_combout ) # ((reg1[10] & \iram|srom|rom_block|auto_generated|mux2|_~54_combout ))))

	.dataa(\Mux36~0_combout ),
	.datab(reg1[10]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'hD5C0;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N21
dffeas \add_num[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[10]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[10] .is_wysiwyg = "true";
defparam \add_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = ((add_num[10] $ (reg0[10] $ (!\Add1~19 )))) # (GND)
// \Add1~21  = CARRY((add_num[10] & ((reg0[10]) # (!\Add1~19 ))) # (!add_num[10] & (reg0[10] & !\Add1~19 )))

	.dataa(add_num[10]),
	.datab(reg0[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h698E;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
cycloneive_lcell_comb \Mux53~8 (
// Equation(s):
// \Mux53~8_combout  = (shl_cnt[1] & ((shl_cnt[0] & ((reg0[7]))) # (!shl_cnt[0] & (reg0[8]))))

	.dataa(reg0[8]),
	.datab(reg0[7]),
	.datac(shl_cnt[1]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~8 .lut_mask = 16'hC0A0;
defparam \Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
cycloneive_lcell_comb \reg0[12]~19 (
// Equation(s):
// \reg0[12]~19_combout  = (shl_cnt[0] & ((reg0[9]))) # (!shl_cnt[0] & (reg0[10]))

	.dataa(reg0[10]),
	.datab(gnd),
	.datac(reg0[9]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\reg0[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~19 .lut_mask = 16'hF0AA;
defparam \reg0[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
cycloneive_lcell_comb \Mux53~9 (
// Equation(s):
// \Mux53~9_combout  = (\Mux53~8_combout ) # ((!shl_cnt[1] & \reg0[12]~19_combout ))

	.dataa(\Mux53~8_combout ),
	.datab(gnd),
	.datac(shl_cnt[1]),
	.datad(\reg0[12]~19_combout ),
	.cin(gnd),
	.combout(\Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~9 .lut_mask = 16'hAFAA;
defparam \Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N8
cycloneive_lcell_comb \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = (\Selector133~11_combout  & (\Mux53~9_combout  & ((!\reg0[9]~17_combout )))) # (!\Selector133~11_combout  & (((\Mux53~2_combout ) # (\reg0[9]~17_combout ))))

	.dataa(\Mux53~9_combout ),
	.datab(\Mux53~2_combout ),
	.datac(\Selector133~11_combout ),
	.datad(\reg0[9]~17_combout ),
	.cin(gnd),
	.combout(\Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~0 .lut_mask = 16'h0FAC;
defparam \Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N18
cycloneive_lcell_comb \Selector127~1 (
// Equation(s):
// \Selector127~1_combout  = (\Selector127~0_combout  & ((\Add1~20_combout ) # ((!\reg0[9]~17_combout )))) # (!\Selector127~0_combout  & (((\Mux53~6_combout  & \reg0[9]~17_combout ))))

	.dataa(\Add1~20_combout ),
	.datab(\Mux53~6_combout ),
	.datac(\Selector127~0_combout ),
	.datad(\reg0[9]~17_combout ),
	.cin(gnd),
	.combout(\Selector127~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~1 .lut_mask = 16'hACF0;
defparam \Selector127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
cycloneive_lcell_comb \Selector127~2 (
// Equation(s):
// \Selector127~2_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & ((\Selector127~1_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (data_trans[10]))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datab(data_trans[10]),
	.datac(gnd),
	.datad(\Selector127~1_combout ),
	.cin(gnd),
	.combout(\Selector127~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~2 .lut_mask = 16'hEE44;
defparam \Selector127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N25
dffeas \reg1[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector93~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg1[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[12] .is_wysiwyg = "true";
defparam \reg1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N2
cycloneive_lcell_comb \sp[12]~feeder (
// Equation(s):
// \sp[12]~feeder_combout  = \Selector93~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector93~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sp[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[12]~feeder .lut_mask = 16'hF0F0;
defparam \sp[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N3
dffeas \sp[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[12] .is_wysiwyg = "true";
defparam \sp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneive_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = (\Mux36~0_combout  & (((\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & reg1[12])))) # (!\Mux36~0_combout  & ((\Mux19~1_combout ) # ((\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & reg1[12]))))

	.dataa(\Mux36~0_combout ),
	.datab(\Mux19~1_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datad(reg1[12]),
	.cin(gnd),
	.combout(\Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~0 .lut_mask = 16'hF444;
defparam \Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N1
dffeas \add_num[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[12]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[12] .is_wysiwyg = "true";
defparam \add_num[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N15
dffeas \reg1[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector94~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg1[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[11] .is_wysiwyg = "true";
defparam \reg1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
cycloneive_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (reg1[11] & ((\iram|srom|rom_block|auto_generated|mux2|_~54_combout ) # ((\Mux20~1_combout  & !\Mux36~0_combout )))) # (!reg1[11] & (((\Mux20~1_combout  & !\Mux36~0_combout ))))

	.dataa(reg1[11]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datac(\Mux20~1_combout ),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'h88F8;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N27
dffeas \add_num[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[11]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[11] .is_wysiwyg = "true";
defparam \add_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (add_num[11] & ((reg0[11] & (\Add1~21  & VCC)) # (!reg0[11] & (!\Add1~21 )))) # (!add_num[11] & ((reg0[11] & (!\Add1~21 )) # (!reg0[11] & ((\Add1~21 ) # (GND)))))
// \Add1~23  = CARRY((add_num[11] & (!reg0[11] & !\Add1~21 )) # (!add_num[11] & ((!\Add1~21 ) # (!reg0[11]))))

	.dataa(add_num[11]),
	.datab(reg0[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h9617;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((add_num[12] $ (reg0[12] $ (!\Add1~23 )))) # (GND)
// \Add1~25  = CARRY((add_num[12] & ((reg0[12]) # (!\Add1~23 ))) # (!add_num[12] & (reg0[12] & !\Add1~23 )))

	.dataa(add_num[12]),
	.datab(reg0[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N16
cycloneive_lcell_comb \reg0[12]~21 (
// Equation(s):
// \reg0[12]~21_combout  = (\iram|srom|rom_block|auto_generated|address_reg_a [2] & ((\iram|srom|rom_block|auto_generated|mux2|_~61_combout ))) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & (\iram|srom|rom_block|auto_generated|mux2|_~63_combout 
// ))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~63_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~61_combout ),
	.cin(gnd),
	.combout(\reg0[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~21 .lut_mask = 16'hFA50;
defparam \reg0[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N28
cycloneive_lcell_comb \Mux66~11 (
// Equation(s):
// \Mux66~11_combout  = (shl_cnt[0] & ((reg0[11]))) # (!shl_cnt[0] & (reg0[12]))

	.dataa(shl_cnt[0]),
	.datab(gnd),
	.datac(reg0[12]),
	.datad(reg0[11]),
	.cin(gnd),
	.combout(\Mux66~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~11 .lut_mask = 16'hFA50;
defparam \Mux66~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N30
cycloneive_lcell_comb \reg0[12]~24 (
// Equation(s):
// \reg0[12]~24_combout  = (!shl_cnt[3] & ((shl_cnt[1] & ((\reg0[12]~19_combout ))) # (!shl_cnt[1] & (\Mux66~11_combout ))))

	.dataa(shl_cnt[1]),
	.datab(\Mux66~11_combout ),
	.datac(shl_cnt[3]),
	.datad(\reg0[12]~19_combout ),
	.cin(gnd),
	.combout(\reg0[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~24 .lut_mask = 16'h0E04;
defparam \reg0[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N12
cycloneive_lcell_comb \reg0[12]~25 (
// Equation(s):
// \reg0[12]~25_combout  = (\reg0[12]~24_combout ) # ((shl_cnt[3] & \Mux53~5_combout ))

	.dataa(\reg0[12]~24_combout ),
	.datab(gnd),
	.datac(shl_cnt[3]),
	.datad(\Mux53~5_combout ),
	.cin(gnd),
	.combout(\reg0[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~25 .lut_mask = 16'hFAAA;
defparam \reg0[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N14
cycloneive_lcell_comb \reg0[12]~26 (
// Equation(s):
// \reg0[12]~26_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & ((shl_cnt[2] & ((\Mux55~5_combout ))) # (!shl_cnt[2] & (\reg0[12]~25_combout ))))

	.dataa(\reg0[12]~25_combout ),
	.datab(\Mux55~5_combout ),
	.datac(shl_cnt[2]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\reg0[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~26 .lut_mask = 16'h00CA;
defparam \reg0[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
cycloneive_lcell_comb \reg0[12]~27 (
// Equation(s):
// \reg0[12]~27_combout  = (\jp.0000000000000100~q ) # ((\reg0[12]~26_combout ) # (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout ))

	.dataa(gnd),
	.datab(\jp.0000000000000100~q ),
	.datac(\reg0[12]~26_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\reg0[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~27 .lut_mask = 16'hFCFF;
defparam \reg0[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
cycloneive_lcell_comb \sp[13]~feeder (
// Equation(s):
// \sp[13]~feeder_combout  = \Selector92~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector92~0_combout ),
	.cin(gnd),
	.combout(\sp[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[13]~feeder .lut_mask = 16'hFF00;
defparam \sp[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N17
dffeas \sp[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[13] .is_wysiwyg = "true";
defparam \sp[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N31
dffeas \reg1[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector92~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg1[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[13] .is_wysiwyg = "true";
defparam \reg1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
cycloneive_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (\Mux18~1_combout  & (((\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & reg1[13])) # (!\Mux36~0_combout ))) # (!\Mux18~1_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & ((reg1[13]))))

	.dataa(\Mux18~1_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datac(\Mux36~0_combout ),
	.datad(reg1[13]),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'hCE0A;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N11
dffeas \add_num[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[13]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[13] .is_wysiwyg = "true";
defparam \add_num[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N26
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (add_num[13] & ((reg0[13] & (\Add1~25  & VCC)) # (!reg0[13] & (!\Add1~25 )))) # (!add_num[13] & ((reg0[13] & (!\Add1~25 )) # (!reg0[13] & ((\Add1~25 ) # (GND)))))
// \Add1~27  = CARRY((add_num[13] & (!reg0[13] & !\Add1~25 )) # (!add_num[13] & ((!\Add1~25 ) # (!reg0[13]))))

	.dataa(add_num[13]),
	.datab(reg0[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h9617;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneive_lcell_comb \reg0[13]~20 (
// Equation(s):
// \reg0[13]~20_combout  = (shl_cnt[0] & (reg0[10])) # (!shl_cnt[0] & ((reg0[11])))

	.dataa(reg0[10]),
	.datab(reg0[11]),
	.datac(gnd),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\reg0[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~20 .lut_mask = 16'hAACC;
defparam \reg0[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N0
cycloneive_lcell_comb \Mux66~12 (
// Equation(s):
// \Mux66~12_combout  = (shl_cnt[0] & ((reg0[12]))) # (!shl_cnt[0] & (reg0[13]))

	.dataa(reg0[13]),
	.datab(gnd),
	.datac(reg0[12]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux66~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~12 .lut_mask = 16'hF0AA;
defparam \Mux66~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneive_lcell_comb \reg0[13]~32 (
// Equation(s):
// \reg0[13]~32_combout  = (!shl_cnt[2] & ((shl_cnt[1] & (\reg0[13]~20_combout )) # (!shl_cnt[1] & ((\Mux66~12_combout )))))

	.dataa(shl_cnt[2]),
	.datab(\reg0[13]~20_combout ),
	.datac(shl_cnt[1]),
	.datad(\Mux66~12_combout ),
	.cin(gnd),
	.combout(\reg0[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~32 .lut_mask = 16'h4540;
defparam \reg0[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
cycloneive_lcell_comb \reg0[13]~33 (
// Equation(s):
// \reg0[13]~33_combout  = (\reg0[13]~32_combout ) # ((\Mux66~9_combout  & shl_cnt[2]))

	.dataa(\reg0[13]~32_combout ),
	.datab(\Mux66~9_combout ),
	.datac(gnd),
	.datad(shl_cnt[2]),
	.cin(gnd),
	.combout(\reg0[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~33 .lut_mask = 16'hEEAA;
defparam \reg0[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N6
cycloneive_lcell_comb \reg0[13]~34 (
// Equation(s):
// \reg0[13]~34_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & ((shl_cnt[3] & ((\Mux66~5_combout ))) # (!shl_cnt[3] & (\reg0[13]~33_combout ))))

	.dataa(\reg0[13]~33_combout ),
	.datab(shl_cnt[3]),
	.datac(\Mux66~5_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\reg0[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~34 .lut_mask = 16'h00E2;
defparam \reg0[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N24
cycloneive_lcell_comb \reg0[13]~35 (
// Equation(s):
// \reg0[13]~35_combout  = (\jp.0000000000000100~q ) # ((\reg0[13]~34_combout ) # (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout ))

	.dataa(gnd),
	.datab(\jp.0000000000000100~q ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(\reg0[13]~34_combout ),
	.cin(gnd),
	.combout(\reg0[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~35 .lut_mask = 16'hFFCF;
defparam \reg0[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneive_lcell_comb \sp[14]~feeder (
// Equation(s):
// \sp[14]~feeder_combout  = \Selector91~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector91~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sp[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[14]~feeder .lut_mask = 16'hF0F0;
defparam \sp[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N27
dffeas \sp[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[14] .is_wysiwyg = "true";
defparam \sp[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N21
dffeas \reg1[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector91~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg1[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[14] .is_wysiwyg = "true";
defparam \reg1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N8
cycloneive_lcell_comb \reg0[15]~0 (
// Equation(s):
// \reg0[15]~0_combout  = (!shl_cnt[3] & !shl_cnt[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(shl_cnt[3]),
	.datad(shl_cnt[2]),
	.cin(gnd),
	.combout(\reg0[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[15]~0 .lut_mask = 16'h000F;
defparam \reg0[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N26
cycloneive_lcell_comb \reg0[15]~39 (
// Equation(s):
// \reg0[15]~39_combout  = (shl_cnt[3]) # ((shl_cnt[1] & !shl_cnt[2]))

	.dataa(shl_cnt[1]),
	.datab(gnd),
	.datac(shl_cnt[3]),
	.datad(shl_cnt[2]),
	.cin(gnd),
	.combout(\reg0[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[15]~39 .lut_mask = 16'hF0FA;
defparam \reg0[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N4
cycloneive_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (\reg0[15]~39_combout  & ((\Mux66~11_combout ) # ((!\reg0[15]~0_combout )))) # (!\reg0[15]~39_combout  & (((reg0[13] & \reg0[15]~0_combout ))))

	.dataa(\reg0[15]~39_combout ),
	.datab(\Mux66~11_combout ),
	.datac(reg0[13]),
	.datad(\reg0[15]~0_combout ),
	.cin(gnd),
	.combout(\Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = 16'hD8AA;
defparam \Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N18
cycloneive_lcell_comb \Selector123~1 (
// Equation(s):
// \Selector123~1_combout  = (\reg0[15]~0_combout  & (((\Selector123~0_combout )))) # (!\reg0[15]~0_combout  & ((\Selector123~0_combout  & (\Mux53~7_combout )) # (!\Selector123~0_combout  & ((\Mux53~9_combout )))))

	.dataa(\Mux53~7_combout ),
	.datab(\reg0[15]~0_combout ),
	.datac(\Selector123~0_combout ),
	.datad(\Mux53~9_combout ),
	.cin(gnd),
	.combout(\Selector123~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~1 .lut_mask = 16'hE3E0;
defparam \Selector123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
cycloneive_lcell_comb \reg0[15]~40 (
// Equation(s):
// \reg0[15]~40_combout  = (!\jp.0000000000000100~q  & ((\iram|srom|rom_block|auto_generated|address_reg_a [2] & (\iram|srom|rom_block|auto_generated|mux2|_~66_combout )) # (!\iram|srom|rom_block|auto_generated|address_reg_a [2] & 
// ((\iram|srom|rom_block|auto_generated|mux2|_~68_combout )))))

	.dataa(\iram|srom|rom_block|auto_generated|address_reg_a [2]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~66_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~68_combout ),
	.datad(\jp.0000000000000100~q ),
	.cin(gnd),
	.combout(\reg0[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[15]~40 .lut_mask = 16'h00D8;
defparam \reg0[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N14
cycloneive_lcell_comb \reg0[15]~38 (
// Equation(s):
// \reg0[15]~38_combout  = (\jp.0000000000000100~q ) # ((\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & \iram|srom|rom_block|auto_generated|mux2|_~64_combout ))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\reg0[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[15]~38 .lut_mask = 16'hEECC;
defparam \reg0[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N12
cycloneive_lcell_comb \Selector123~2 (
// Equation(s):
// \Selector123~2_combout  = (\reg0[15]~40_combout  & (((\Selector123~1_combout ) # (\reg0[15]~38_combout )))) # (!\reg0[15]~40_combout  & (data_trans[14] & ((!\reg0[15]~38_combout ))))

	.dataa(data_trans[14]),
	.datab(\Selector123~1_combout ),
	.datac(\reg0[15]~40_combout ),
	.datad(\reg0[15]~38_combout ),
	.cin(gnd),
	.combout(\Selector123~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~2 .lut_mask = 16'hF0CA;
defparam \Selector123~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y23_N0
cycloneive_ram_block \dram|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\ds_w~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,ds_wd[15],ds_wd[14],ds_wd[13],ds_wd[12],ds_wd[11],ds_wd[10],ds_wd[9],ds_wd[8],ds_wd[7],ds_wd[6],ds_wd[5],ds_wd[4],ds_wd[3],ds_wd[2],ds_wd[1],ds_wd[0]}),
	.portaaddr({addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .init_file = "data.mif";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ALTSYNCRAM";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0000800050000C00010000C000204008100D0400C20030402011023FFFCFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneive_lcell_comb \sp[15]~feeder (
// Equation(s):
// \sp[15]~feeder_combout  = \Selector90~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector90~0_combout ),
	.cin(gnd),
	.combout(\sp[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[15]~feeder .lut_mask = 16'hFF00;
defparam \sp[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N9
dffeas \sp[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[15] .is_wysiwyg = "true";
defparam \sp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
cycloneive_lcell_comb \Mux66~10 (
// Equation(s):
// \Mux66~10_combout  = (shl_cnt[1] & (\Mux66~8_combout )) # (!shl_cnt[1] & ((\reg0[13]~20_combout )))

	.dataa(gnd),
	.datab(shl_cnt[1]),
	.datac(\Mux66~8_combout ),
	.datad(\reg0[13]~20_combout ),
	.cin(gnd),
	.combout(\Mux66~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~10 .lut_mask = 16'hF3C0;
defparam \Mux66~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N16
cycloneive_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = (\reg0[15]~39_combout  & (!\reg0[15]~0_combout )) # (!\reg0[15]~39_combout  & ((\reg0[15]~0_combout  & (reg0[14])) # (!\reg0[15]~0_combout  & ((\Mux66~10_combout )))))

	.dataa(\reg0[15]~39_combout ),
	.datab(\reg0[15]~0_combout ),
	.datac(reg0[14]),
	.datad(\Mux66~10_combout ),
	.cin(gnd),
	.combout(\Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = 16'h7362;
defparam \Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N10
cycloneive_lcell_comb \Selector122~1 (
// Equation(s):
// \Selector122~1_combout  = (\reg0[15]~39_combout  & ((\Selector122~0_combout  & ((\Mux52~2_combout ))) # (!\Selector122~0_combout  & (\Mux66~12_combout )))) # (!\reg0[15]~39_combout  & (\Selector122~0_combout ))

	.dataa(\reg0[15]~39_combout ),
	.datab(\Selector122~0_combout ),
	.datac(\Mux66~12_combout ),
	.datad(\Mux52~2_combout ),
	.cin(gnd),
	.combout(\Selector122~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~1 .lut_mask = 16'hEC64;
defparam \Selector122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N11
dffeas \reg1[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector90~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg1[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[15] .is_wysiwyg = "true";
defparam \reg1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
cycloneive_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & ((reg1[15]) # ((\Mux16~1_combout  & !\Mux36~0_combout )))) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (((\Mux16~1_combout  & !\Mux36~0_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(reg1[15]),
	.datac(\Mux16~1_combout ),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~1 .lut_mask = 16'h88F8;
defparam \Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N7
dffeas \add_num[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux36~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[15]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[15] .is_wysiwyg = "true";
defparam \add_num[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
cycloneive_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & ((reg1[14]) # ((!\Mux36~0_combout  & \Mux17~1_combout )))) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (((!\Mux36~0_combout  & \Mux17~1_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(reg1[14]),
	.datac(\Mux36~0_combout ),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~0 .lut_mask = 16'h8F88;
defparam \Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N5
dffeas \add_num[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_num[15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(add_num[14]),
	.prn(vcc));
// synopsys translate_off
defparam \add_num[14] .is_wysiwyg = "true";
defparam \add_num[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N28
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = ((add_num[14] $ (reg0[14] $ (!\Add1~27 )))) # (GND)
// \Add1~29  = CARRY((add_num[14] & ((reg0[14]) # (!\Add1~27 ))) # (!add_num[14] & (reg0[14] & !\Add1~27 )))

	.dataa(add_num[14]),
	.datab(reg0[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h698E;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = reg0[15] $ (\Add1~29  $ (add_num[15]))

	.dataa(gnd),
	.datab(reg0[15]),
	.datac(gnd),
	.datad(add_num[15]),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hC33C;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
cycloneive_lcell_comb \Selector122~2 (
// Equation(s):
// \Selector122~2_combout  = (\reg0[15]~38_combout  & ((\dram|sram|ram_block|auto_generated|ram_block1a15 ) # ((\reg0[15]~40_combout )))) # (!\reg0[15]~38_combout  & (((data_trans[15] & !\reg0[15]~40_combout ))))

	.dataa(\dram|sram|ram_block|auto_generated|ram_block1a15 ),
	.datab(data_trans[15]),
	.datac(\reg0[15]~38_combout ),
	.datad(\reg0[15]~40_combout ),
	.cin(gnd),
	.combout(\Selector122~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~2 .lut_mask = 16'hF0AC;
defparam \Selector122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N8
cycloneive_lcell_comb \Selector122~3 (
// Equation(s):
// \Selector122~3_combout  = (\reg0[15]~40_combout  & ((\Selector122~2_combout  & ((\Add1~30_combout ))) # (!\Selector122~2_combout  & (\Selector122~1_combout )))) # (!\reg0[15]~40_combout  & (((\Selector122~2_combout ))))

	.dataa(\Selector122~1_combout ),
	.datab(\Add1~30_combout ),
	.datac(\reg0[15]~40_combout ),
	.datad(\Selector122~2_combout ),
	.cin(gnd),
	.combout(\Selector122~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~3 .lut_mask = 16'hCFA0;
defparam \Selector122~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N10
cycloneive_lcell_comb \reg0[14]~41 (
// Equation(s):
// \reg0[14]~41_combout  = (shl_cnt[1]) # ((shl_cnt[3]) # ((shl_cnt[0]) # (shl_cnt[2])))

	.dataa(shl_cnt[1]),
	.datab(shl_cnt[3]),
	.datac(shl_cnt[0]),
	.datad(shl_cnt[2]),
	.cin(gnd),
	.combout(\reg0[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[14]~41 .lut_mask = 16'hFFFE;
defparam \reg0[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N30
cycloneive_lcell_comb \reg0[14]~42 (
// Equation(s):
// \reg0[14]~42_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  $ (((\iram|srom|rom_block|auto_generated|mux2|_~69_combout ))))) # 
// (!\iram|srom|rom_block|auto_generated|mux2|_~64_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~59_combout  & (\reg0[14]~41_combout  & \iram|srom|rom_block|auto_generated|mux2|_~69_combout )))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~59_combout ),
	.datab(\reg0[14]~41_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\reg0[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[14]~42 .lut_mask = 16'h5A80;
defparam \reg0[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N28
cycloneive_lcell_comb \reg0[14]~43 (
// Equation(s):
// \reg0[14]~43_combout  = (\reg0[14]~7_combout  & (\reg0[14]~42_combout  & ((\Decoder1~3_combout ) # (\iram|srom|rom_block|auto_generated|mux2|_~69_combout ))))

	.dataa(\reg0[14]~7_combout ),
	.datab(\Decoder1~3_combout ),
	.datac(\reg0[14]~42_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\reg0[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[14]~43 .lut_mask = 16'hA080;
defparam \reg0[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N10
cycloneive_lcell_comb \reg0[14]~44 (
// Equation(s):
// \reg0[14]~44_combout  = (\reset~input_o  & ((\reg0[14]~43_combout ) # ((\reg0~2_combout  & \jp.0000000000000100~q ))))

	.dataa(\reset~input_o ),
	.datab(\reg0~2_combout ),
	.datac(\jp.0000000000000100~q ),
	.datad(\reg0[14]~43_combout ),
	.cin(gnd),
	.combout(\reg0[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[14]~44 .lut_mask = 16'hAA80;
defparam \reg0[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y22_N9
dffeas \reg0[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector122~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0[14]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[15] .is_wysiwyg = "true";
defparam \reg0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\data_trans[11]~0_combout  & (((reg1[15]) # (\data_trans[11]~1_combout )))) # (!\data_trans[11]~0_combout  & (reg0[15] & ((!\data_trans[11]~1_combout ))))

	.dataa(reg0[15]),
	.datab(reg1[15]),
	.datac(\data_trans[11]~0_combout ),
	.datad(\data_trans[11]~1_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hF0CA;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & (((sp[15]) # (!\data_trans[11]~1_combout )))) # (!\Mux0~0_combout  & (bp[15] & ((\data_trans[11]~1_combout ))))

	.dataa(bp[15]),
	.datab(sp[15]),
	.datac(\Mux0~0_combout ),
	.datad(\data_trans[11]~1_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hCAF0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N13
dffeas \data_trans[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[15] .is_wysiwyg = "true";
defparam \data_trans[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N2
cycloneive_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = (\jp.0000000000000100~q  & (\dram|sram|ram_block|auto_generated|ram_block1a15 )) # (!\jp.0000000000000100~q  & ((data_trans[15])))

	.dataa(gnd),
	.datab(\dram|sram|ram_block|auto_generated|ram_block1a15 ),
	.datac(data_trans[15]),
	.datad(\jp.0000000000000100~q ),
	.cin(gnd),
	.combout(\Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~0 .lut_mask = 16'hCCF0;
defparam \Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
cycloneive_lcell_comb \bp[11]~2 (
// Equation(s):
// \bp[11]~2_combout  = (\Decoder1~5_combout  & ((\Selector52~0_combout ) # (\bp[7]~0_combout )))

	.dataa(\Decoder1~5_combout ),
	.datab(\Selector52~0_combout ),
	.datac(gnd),
	.datad(\bp[7]~0_combout ),
	.cin(gnd),
	.combout(\bp[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bp[11]~2 .lut_mask = 16'hAA88;
defparam \bp[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N3
dffeas \bp[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector90~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bp[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[15]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[15] .is_wysiwyg = "true";
defparam \bp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N14
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[15])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[15])))))

	.dataa(sp[15]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(reg0[15]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hB800;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
cycloneive_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout ) # ((bp[15] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[15]),
	.datab(\Mux16~0_combout ),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hCCEE;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N13
dffeas \ds_wd[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux16~1_combout ),
	.asdata(reg1[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[15] .is_wysiwyg = "true";
defparam \ds_wd[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N14
cycloneive_lcell_comb \Selector123~3 (
// Equation(s):
// \Selector123~3_combout  = (\Selector123~2_combout  & (((\Add1~28_combout ) # (!\reg0[15]~38_combout )))) # (!\Selector123~2_combout  & (\dram|sram|ram_block|auto_generated|ram_block1a14  & ((\reg0[15]~38_combout ))))

	.dataa(\Selector123~2_combout ),
	.datab(\dram|sram|ram_block|auto_generated|ram_block1a14 ),
	.datac(\Add1~28_combout ),
	.datad(\reg0[15]~38_combout ),
	.cin(gnd),
	.combout(\Selector123~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~3 .lut_mask = 16'hE4AA;
defparam \Selector123~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y22_N15
dffeas \reg0[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector123~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0[14]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[14] .is_wysiwyg = "true";
defparam \reg0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\data_trans[11]~0_combout  & (((\data_trans[11]~1_combout )))) # (!\data_trans[11]~0_combout  & ((\data_trans[11]~1_combout  & (bp[14])) # (!\data_trans[11]~1_combout  & ((reg0[14])))))

	.dataa(bp[14]),
	.datab(reg0[14]),
	.datac(\data_trans[11]~0_combout ),
	.datad(\data_trans[11]~1_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hFA0C;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\data_trans[11]~0_combout  & ((\Mux1~0_combout  & (sp[14])) # (!\Mux1~0_combout  & ((reg1[14]))))) # (!\data_trans[11]~0_combout  & (((\Mux1~0_combout ))))

	.dataa(sp[14]),
	.datab(reg1[14]),
	.datac(\data_trans[11]~0_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hAFC0;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N17
dffeas \data_trans[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[14] .is_wysiwyg = "true";
defparam \data_trans[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N16
cycloneive_lcell_comb \Selector91~0 (
// Equation(s):
// \Selector91~0_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a14 ))) # (!\jp.0000000000000100~q  & (data_trans[14]))

	.dataa(gnd),
	.datab(\jp.0000000000000100~q ),
	.datac(data_trans[14]),
	.datad(\dram|sram|ram_block|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~0 .lut_mask = 16'hFC30;
defparam \Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N17
dffeas \bp[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector91~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bp[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[14]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[14] .is_wysiwyg = "true";
defparam \bp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[14])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[14])))))

	.dataa(sp[14]),
	.datab(reg0[14]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hAC00;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
cycloneive_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux17~0_combout ) # ((!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & bp[14]))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datab(bp[14]),
	.datac(gnd),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hFF44;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N19
dffeas \ds_wd[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux17~1_combout ),
	.asdata(reg1[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[14] .is_wysiwyg = "true";
defparam \ds_wd[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N26
cycloneive_lcell_comb \reg0[13]~30 (
// Equation(s):
// \reg0[13]~30_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a13 ))) # (!\jp.0000000000000100~q  & (data_trans[13]))

	.dataa(data_trans[13]),
	.datab(\jp.0000000000000100~q ),
	.datac(gnd),
	.datad(\dram|sram|ram_block|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\reg0[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~30 .lut_mask = 16'hEE22;
defparam \reg0[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
cycloneive_lcell_comb \reg0[13]~31 (
// Equation(s):
// \reg0[13]~31_combout  = (\jp.0000000000000100~q  & (((\reg0[13]~30_combout )))) # (!\jp.0000000000000100~q  & (\Selector31~1_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~69_combout ) # (\reg0[13]~30_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(\reg0[13]~30_combout ),
	.datad(\Selector31~1_combout ),
	.cin(gnd),
	.combout(\reg0[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~31 .lut_mask = 16'hF2C0;
defparam \reg0[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
cycloneive_lcell_comb \reg0[13]~36 (
// Equation(s):
// \reg0[13]~36_combout  = (\reg0[13]~31_combout  & ((\reg0[13]~35_combout ) # ((\Add1~26_combout  & \reg0[12]~21_combout ))))

	.dataa(\Add1~26_combout ),
	.datab(\reg0[12]~21_combout ),
	.datac(\reg0[13]~35_combout ),
	.datad(\reg0[13]~31_combout ),
	.cin(gnd),
	.combout(\reg0[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~36 .lut_mask = 16'hF800;
defparam \reg0[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
cycloneive_lcell_comb \reg0[13]~37 (
// Equation(s):
// \reg0[13]~37_combout  = (\reg0[8]~14_combout  & ((\reg0[13]~36_combout ) # ((\reg0[8]~15_combout  & reg0[13])))) # (!\reg0[8]~14_combout  & (((reg0[13]))))

	.dataa(\reg0[8]~15_combout ),
	.datab(\reg0[8]~14_combout ),
	.datac(reg0[13]),
	.datad(\reg0[13]~36_combout ),
	.cin(gnd),
	.combout(\reg0[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[13]~37 .lut_mask = 16'hFCB0;
defparam \reg0[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N21
dffeas \reg0[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg0[13]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[13] .is_wysiwyg = "true";
defparam \reg0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N10
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\data_trans[11]~1_combout  & (((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & ((\data_trans[11]~0_combout  & ((reg1[13]))) # (!\data_trans[11]~0_combout  & (reg0[13]))))

	.dataa(reg0[13]),
	.datab(reg1[13]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hFC0A;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N30
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\data_trans[11]~1_combout  & ((\Mux2~0_combout  & (sp[13])) # (!\Mux2~0_combout  & ((bp[13]))))) # (!\data_trans[11]~1_combout  & (((\Mux2~0_combout ))))

	.dataa(sp[13]),
	.datab(bp[13]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hAFC0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N31
dffeas \data_trans[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[13] .is_wysiwyg = "true";
defparam \data_trans[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N30
cycloneive_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a13 ))) # (!\jp.0000000000000100~q  & (data_trans[13]))

	.dataa(data_trans[13]),
	.datab(gnd),
	.datac(\jp.0000000000000100~q ),
	.datad(\dram|sram|ram_block|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~0 .lut_mask = 16'hFA0A;
defparam \Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N31
dffeas \bp[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector92~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bp[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[13]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[13] .is_wysiwyg = "true";
defparam \bp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((sp[13]))) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (reg0[13]))))

	.dataa(reg0[13]),
	.datab(sp[13]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hCA00;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
cycloneive_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux18~0_combout ) # ((bp[13] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[13]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hFF22;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N21
dffeas \ds_wd[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux18~1_combout ),
	.asdata(reg1[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[13] .is_wysiwyg = "true";
defparam \ds_wd[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
cycloneive_lcell_comb \reg0[12]~22 (
// Equation(s):
// \reg0[12]~22_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a12 ))) # (!\jp.0000000000000100~q  & (data_trans[12]))

	.dataa(gnd),
	.datab(data_trans[12]),
	.datac(\jp.0000000000000100~q ),
	.datad(\dram|sram|ram_block|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\reg0[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~22 .lut_mask = 16'hFC0C;
defparam \reg0[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
cycloneive_lcell_comb \reg0[12]~23 (
// Equation(s):
// \reg0[12]~23_combout  = (\jp.0000000000000100~q  & (((\reg0[12]~22_combout )))) # (!\jp.0000000000000100~q  & (\Selector31~1_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~69_combout ) # (\reg0[12]~22_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(\reg0[12]~22_combout ),
	.datad(\Selector31~1_combout ),
	.cin(gnd),
	.combout(\reg0[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~23 .lut_mask = 16'hF2C0;
defparam \reg0[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
cycloneive_lcell_comb \reg0[12]~28 (
// Equation(s):
// \reg0[12]~28_combout  = (\reg0[12]~23_combout  & ((\reg0[12]~27_combout ) # ((\Add1~24_combout  & \reg0[12]~21_combout ))))

	.dataa(\Add1~24_combout ),
	.datab(\reg0[12]~21_combout ),
	.datac(\reg0[12]~27_combout ),
	.datad(\reg0[12]~23_combout ),
	.cin(gnd),
	.combout(\reg0[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~28 .lut_mask = 16'hF800;
defparam \reg0[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
cycloneive_lcell_comb \reg0[12]~29 (
// Equation(s):
// \reg0[12]~29_combout  = (\reg0[8]~14_combout  & ((\reg0[12]~28_combout ) # ((\reg0[8]~15_combout  & reg0[12])))) # (!\reg0[8]~14_combout  & (((reg0[12]))))

	.dataa(\reg0[8]~15_combout ),
	.datab(\reg0[8]~14_combout ),
	.datac(reg0[12]),
	.datad(\reg0[12]~28_combout ),
	.cin(gnd),
	.combout(\reg0[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[12]~29 .lut_mask = 16'hFCB0;
defparam \reg0[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N11
dffeas \reg0[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg0[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[12] .is_wysiwyg = "true";
defparam \reg0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N0
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\data_trans[11]~1_combout  & (((bp[12]) # (\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & (reg0[12] & ((!\data_trans[11]~0_combout ))))

	.dataa(reg0[12]),
	.datab(bp[12]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hF0CA;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N12
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\data_trans[11]~0_combout  & ((\Mux3~0_combout  & ((sp[12]))) # (!\Mux3~0_combout  & (reg1[12])))) # (!\data_trans[11]~0_combout  & (((\Mux3~0_combout ))))

	.dataa(\data_trans[11]~0_combout ),
	.datab(reg1[12]),
	.datac(sp[12]),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF588;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N13
dffeas \data_trans[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[12] .is_wysiwyg = "true";
defparam \data_trans[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
cycloneive_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a12 ))) # (!\jp.0000000000000100~q  & (data_trans[12]))

	.dataa(gnd),
	.datab(data_trans[12]),
	.datac(\jp.0000000000000100~q ),
	.datad(\dram|sram|ram_block|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~0 .lut_mask = 16'hFC0C;
defparam \Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N25
dffeas \bp[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bp[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[12]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[12] .is_wysiwyg = "true";
defparam \bp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[12])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[12])))))

	.dataa(sp[12]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(reg0[12]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hB800;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N10
cycloneive_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux19~0_combout ) # ((!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & bp[12]))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datab(bp[12]),
	.datac(gnd),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hFF44;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N11
dffeas \ds_wd[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux19~1_combout ),
	.asdata(reg1[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[12] .is_wysiwyg = "true";
defparam \ds_wd[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N8
cycloneive_lcell_comb \Selector94~0 (
// Equation(s):
// \Selector94~0_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a11 ))) # (!\jp.0000000000000100~q  & (data_trans[11]))

	.dataa(data_trans[11]),
	.datab(gnd),
	.datac(\dram|sram|ram_block|auto_generated|ram_block1a11 ),
	.datad(\jp.0000000000000100~q ),
	.cin(gnd),
	.combout(\Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~0 .lut_mask = 16'hF0AA;
defparam \Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
cycloneive_lcell_comb \bp[11]~feeder (
// Equation(s):
// \bp[11]~feeder_combout  = \Selector94~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector94~0_combout ),
	.cin(gnd),
	.combout(\bp[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bp[11]~feeder .lut_mask = 16'hFF00;
defparam \bp[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N23
dffeas \bp[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\bp[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bp[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[11]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[11] .is_wysiwyg = "true";
defparam \bp[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N9
dffeas \sp[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector94~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[11] .is_wysiwyg = "true";
defparam \sp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N6
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\data_trans[11]~1_combout  & (((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & ((\data_trans[11]~0_combout  & (reg1[11])) # (!\data_trans[11]~0_combout  & ((reg0[11])))))

	.dataa(reg1[11]),
	.datab(reg0[11]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hFA0C;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N22
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\data_trans[11]~1_combout  & ((\Mux4~0_combout  & ((sp[11]))) # (!\Mux4~0_combout  & (bp[11])))) # (!\data_trans[11]~1_combout  & (((\Mux4~0_combout ))))

	.dataa(bp[11]),
	.datab(sp[11]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hCFA0;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N23
dffeas \data_trans[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[11] .is_wysiwyg = "true";
defparam \data_trans[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N16
cycloneive_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (\Selector133~11_combout  & ((\reg0[9]~17_combout  & ((\Mux66~7_combout ))) # (!\reg0[9]~17_combout  & (\Mux66~10_combout )))) # (!\Selector133~11_combout  & (((\reg0[9]~17_combout ))))

	.dataa(\Mux66~10_combout ),
	.datab(\Mux66~7_combout ),
	.datac(\Selector133~11_combout ),
	.datad(\reg0[9]~17_combout ),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'hCFA0;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N10
cycloneive_lcell_comb \Selector126~1 (
// Equation(s):
// \Selector126~1_combout  = (\Selector133~11_combout  & (((\Selector126~0_combout )))) # (!\Selector133~11_combout  & ((\Selector126~0_combout  & (\Add1~22_combout )) # (!\Selector126~0_combout  & ((\Mux52~0_combout )))))

	.dataa(\Add1~22_combout ),
	.datab(\Mux52~0_combout ),
	.datac(\Selector133~11_combout ),
	.datad(\Selector126~0_combout ),
	.cin(gnd),
	.combout(\Selector126~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~1 .lut_mask = 16'hFA0C;
defparam \Selector126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N28
cycloneive_lcell_comb \Selector126~2 (
// Equation(s):
// \Selector126~2_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & ((\Selector126~1_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (data_trans[11]))

	.dataa(data_trans[11]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datac(gnd),
	.datad(\Selector126~1_combout ),
	.cin(gnd),
	.combout(\Selector126~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~2 .lut_mask = 16'hEE22;
defparam \Selector126~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N26
cycloneive_lcell_comb \reg0[9]~18 (
// Equation(s):
// \reg0[9]~18_combout  = (\reset~input_o  & !\reg0[9]~8_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0[9]~8_combout ),
	.cin(gnd),
	.combout(\reg0[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg0[9]~18 .lut_mask = 16'h00AA;
defparam \reg0[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N29
dffeas \reg0[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector126~2_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg0[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[11] .is_wysiwyg = "true";
defparam \reg0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneive_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((sp[11]))) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (reg0[11]))))

	.dataa(reg0[11]),
	.datab(sp[11]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hCA00;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N8
cycloneive_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux20~0_combout ) # ((bp[11] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(\Mux20~0_combout ),
	.datab(bp[11]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hAAEE;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N9
dffeas \ds_wd[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux20~1_combout ),
	.asdata(reg1[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[11] .is_wysiwyg = "true";
defparam \ds_wd[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N15
dffeas \reg0[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector127~2_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg0[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[10] .is_wysiwyg = "true";
defparam \reg0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\data_trans[11]~1_combout  & ((bp[10]) # ((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & (((reg0[10] & !\data_trans[11]~0_combout ))))

	.dataa(\data_trans[11]~1_combout ),
	.datab(bp[10]),
	.datac(reg0[10]),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hAAD8;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout  & ((sp[10]) # ((!\data_trans[11]~0_combout )))) # (!\Mux5~0_combout  & (((reg1[10] & \data_trans[11]~0_combout ))))

	.dataa(sp[10]),
	.datab(reg1[10]),
	.datac(\Mux5~0_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hACF0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N27
dffeas \data_trans[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[10] .is_wysiwyg = "true";
defparam \data_trans[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
cycloneive_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a10 ))) # (!\jp.0000000000000100~q  & (data_trans[10]))

	.dataa(\jp.0000000000000100~q ),
	.datab(gnd),
	.datac(data_trans[10]),
	.datad(\dram|sram|ram_block|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~0 .lut_mask = 16'hFA50;
defparam \Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N21
dffeas \bp[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector95~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bp[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[10]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[10] .is_wysiwyg = "true";
defparam \bp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[10])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[10])))))

	.dataa(sp[10]),
	.datab(reg0[10]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hAC00;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N6
cycloneive_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\Mux21~0_combout ) # ((bp[10] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[10]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux21~0_combout ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hFF22;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N7
dffeas \ds_wd[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux21~1_combout ),
	.asdata(reg1[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[10] .is_wysiwyg = "true";
defparam \ds_wd[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N1
dffeas \reg0[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector128~2_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg0[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[9] .is_wysiwyg = "true";
defparam \reg0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N16
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\data_trans[11]~1_combout  & (((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & ((\data_trans[11]~0_combout  & ((reg1[9]))) # (!\data_trans[11]~0_combout  & (reg0[9]))))

	.dataa(reg0[9]),
	.datab(reg1[9]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hFC0A;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N28
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\data_trans[11]~1_combout  & ((\Mux6~0_combout  & ((sp[9]))) # (!\Mux6~0_combout  & (bp[9])))) # (!\data_trans[11]~1_combout  & (((\Mux6~0_combout ))))

	.dataa(bp[9]),
	.datab(sp[9]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hCFA0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N29
dffeas \data_trans[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[9] .is_wysiwyg = "true";
defparam \data_trans[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N30
cycloneive_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a9 ))) # (!\jp.0000000000000100~q  & (data_trans[9]))

	.dataa(data_trans[9]),
	.datab(gnd),
	.datac(\dram|sram|ram_block|auto_generated|ram_block1a9 ),
	.datad(\jp.0000000000000100~q ),
	.cin(gnd),
	.combout(\Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~0 .lut_mask = 16'hF0AA;
defparam \Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N31
dffeas \bp[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector96~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bp[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[9]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[9] .is_wysiwyg = "true";
defparam \bp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneive_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((sp[9]))) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (reg0[9]))))

	.dataa(reg0[9]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(sp[9]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hC808;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneive_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\Mux22~0_combout ) # ((bp[9] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[9]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux22~0_combout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hFF22;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N9
dffeas \ds_wd[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux22~1_combout ),
	.asdata(reg1[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[9] .is_wysiwyg = "true";
defparam \ds_wd[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N22
cycloneive_lcell_comb \Selector97~0 (
// Equation(s):
// \Selector97~0_combout  = (\jp.0000000000000100~q  & (\dram|sram|ram_block|auto_generated|ram_block1a8 )) # (!\jp.0000000000000100~q  & ((data_trans[8])))

	.dataa(gnd),
	.datab(\jp.0000000000000100~q ),
	.datac(\dram|sram|ram_block|auto_generated|ram_block1a8 ),
	.datad(data_trans[8]),
	.cin(gnd),
	.combout(\Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~0 .lut_mask = 16'hF3C0;
defparam \Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N23
dffeas \bp[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector97~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bp[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[8]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[8] .is_wysiwyg = "true";
defparam \bp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((sp[8]))) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (reg0[8]))))

	.dataa(reg0[8]),
	.datab(sp[8]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hCA00;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N4
cycloneive_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout ) # ((bp[8] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[8]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux23~0_combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hFF22;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N5
dffeas \ds_wd[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux23~1_combout ),
	.asdata(reg1[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[8] .is_wysiwyg = "true";
defparam \ds_wd[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N5
dffeas \sp[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[7]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a7 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\sp[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[7] .is_wysiwyg = "true";
defparam \sp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\data_trans[11]~1_combout  & (((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & ((\data_trans[11]~0_combout  & ((reg1[7]))) # (!\data_trans[11]~0_combout  & (reg0[7]))))

	.dataa(reg0[7]),
	.datab(reg1[7]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hFC0A;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N24
cycloneive_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\data_trans[11]~1_combout  & ((\Mux8~0_combout  & (sp[7])) # (!\Mux8~0_combout  & ((bp[7]))))) # (!\data_trans[11]~1_combout  & (((\Mux8~0_combout ))))

	.dataa(sp[7]),
	.datab(bp[7]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hAFC0;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N25
dffeas \data_trans[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[7] .is_wysiwyg = "true";
defparam \data_trans[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneive_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = (\jp.0000000000000011~q  & (data_trans[7])) # (!\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~39_combout )))

	.dataa(\jp.0000000000000011~q ),
	.datab(data_trans[7]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~39_combout ),
	.cin(gnd),
	.combout(\Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~0 .lut_mask = 16'hDD88;
defparam \Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N29
dffeas \bp[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector98~0_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a7 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\bp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[7] .is_wysiwyg = "true";
defparam \bp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N30
cycloneive_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\Mux24~0_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & (bp[7]))

	.dataa(bp[7]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux24~0_combout ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hEE22;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N31
dffeas \ds_wd[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux24~1_combout ),
	.asdata(reg1[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[7] .is_wysiwyg = "true";
defparam \ds_wd[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N3
dffeas \sp[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[6]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a6 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\sp[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[6] .is_wysiwyg = "true";
defparam \sp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\data_trans[11]~1_combout  & ((bp[6]) # ((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & (((reg0[6] & !\data_trans[11]~0_combout ))))

	.dataa(bp[6]),
	.datab(reg0[6]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hF0AC;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
cycloneive_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Mux9~0_combout  & ((sp[6]) # ((!\data_trans[11]~0_combout )))) # (!\Mux9~0_combout  & (((reg1[6] & \data_trans[11]~0_combout ))))

	.dataa(sp[6]),
	.datab(reg1[6]),
	.datac(\Mux9~0_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hACF0;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N29
dffeas \data_trans[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[6] .is_wysiwyg = "true";
defparam \data_trans[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneive_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = (\jp.0000000000000011~q  & (data_trans[6])) # (!\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~34_combout )))

	.dataa(\jp.0000000000000011~q ),
	.datab(data_trans[6]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector99~0 .lut_mask = 16'hDD88;
defparam \Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N23
dffeas \bp[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector99~0_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a6 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\bp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[6] .is_wysiwyg = "true";
defparam \bp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneive_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\Mux25~0_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & (bp[6]))

	.dataa(bp[6]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux25~0_combout ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hEE22;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N29
dffeas \ds_wd[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux25~1_combout ),
	.asdata(reg1[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[6] .is_wysiwyg = "true";
defparam \ds_wd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N21
dffeas \sp[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[5]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a5 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\sp[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[5] .is_wysiwyg = "true";
defparam \sp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\data_trans[11]~1_combout  & (((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & ((\data_trans[11]~0_combout  & (reg1[5])) # (!\data_trans[11]~0_combout  & ((reg0[5])))))

	.dataa(reg1[5]),
	.datab(reg0[5]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hFA0C;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\data_trans[11]~1_combout  & ((\Mux10~0_combout  & (sp[5])) # (!\Mux10~0_combout  & ((bp[5]))))) # (!\data_trans[11]~1_combout  & (((\Mux10~0_combout ))))

	.dataa(\data_trans[11]~1_combout ),
	.datab(sp[5]),
	.datac(bp[5]),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hDDA0;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N19
dffeas \data_trans[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[5] .is_wysiwyg = "true";
defparam \data_trans[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N12
cycloneive_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (\jp.0000000000000011~q  & (data_trans[5])) # (!\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~29_combout )))

	.dataa(\jp.0000000000000011~q ),
	.datab(data_trans[5]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'hDD88;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N13
dffeas \bp[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector100~0_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a5 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\bp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[5] .is_wysiwyg = "true";
defparam \bp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneive_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\Mux26~0_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & (bp[5]))

	.dataa(bp[5]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux26~0_combout ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hEE22;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N23
dffeas \ds_wd[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux26~1_combout ),
	.asdata(reg1[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[5] .is_wysiwyg = "true";
defparam \ds_wd[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N31
dffeas \sp[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[4]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a4 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\sp[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[4] .is_wysiwyg = "true";
defparam \sp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\data_trans[11]~0_combout  & (((\data_trans[11]~1_combout )))) # (!\data_trans[11]~0_combout  & ((\data_trans[11]~1_combout  & ((bp[4]))) # (!\data_trans[11]~1_combout  & (reg0[4]))))

	.dataa(\data_trans[11]~0_combout ),
	.datab(reg0[4]),
	.datac(bp[4]),
	.datad(\data_trans[11]~1_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hFA44;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneive_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Mux11~0_combout  & ((sp[4]) # ((!\data_trans[11]~0_combout )))) # (!\Mux11~0_combout  & (((reg1[4] & \data_trans[11]~0_combout ))))

	.dataa(sp[4]),
	.datab(reg1[4]),
	.datac(\Mux11~0_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hACF0;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N13
dffeas \data_trans[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[4] .is_wysiwyg = "true";
defparam \data_trans[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneive_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (\jp.0000000000000011~q  & (data_trans[4])) # (!\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~24_combout )))

	.dataa(\jp.0000000000000011~q ),
	.datab(data_trans[4]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'hDD88;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N27
dffeas \bp[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector101~0_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a4 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\bp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[4] .is_wysiwyg = "true";
defparam \bp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneive_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\Mux27~0_combout ))) # (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & (bp[4]))

	.dataa(bp[4]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux27~0_combout ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hEE22;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N21
dffeas \ds_wd[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux27~1_combout ),
	.asdata(reg1[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[4] .is_wysiwyg = "true";
defparam \ds_wd[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N17
dffeas \bp[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector102~0_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a3 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\bp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bp[3] .is_wysiwyg = "true";
defparam \bp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\data_trans[11]~1_combout  & (((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & ((\data_trans[11]~0_combout  & ((reg1[3]))) # (!\data_trans[11]~0_combout  & (reg0[3]))))

	.dataa(\data_trans[11]~1_combout ),
	.datab(reg0[3]),
	.datac(reg1[3]),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hFA44;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux12~0_combout  & (((sp[3]) # (!\data_trans[11]~1_combout )))) # (!\Mux12~0_combout  & (bp[3] & ((\data_trans[11]~1_combout ))))

	.dataa(bp[3]),
	.datab(sp[3]),
	.datac(\Mux12~0_combout ),
	.datad(\data_trans[11]~1_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hCAF0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N11
dffeas \data_trans[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[3] .is_wysiwyg = "true";
defparam \data_trans[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneive_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = (\jp.0000000000000011~q  & ((data_trans[3]))) # (!\jp.0000000000000011~q  & (\iram|srom|rom_block|auto_generated|mux2|_~19_combout ))

	.dataa(\jp.0000000000000011~q ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~19_combout ),
	.datac(gnd),
	.datad(data_trans[3]),
	.cin(gnd),
	.combout(\Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~0 .lut_mask = 16'hEE44;
defparam \Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneive_lcell_comb \reg1[3]~feeder (
// Equation(s):
// \reg1[3]~feeder_combout  = \Selector102~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector102~0_combout ),
	.cin(gnd),
	.combout(\reg1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[3]~feeder .lut_mask = 16'hFF00;
defparam \reg1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N1
dffeas \reg1[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[3]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[3] .is_wysiwyg = "true";
defparam \reg1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N18
cycloneive_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((bp[3]))) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & 
// (\iram|srom|rom_block|auto_generated|mux2|_~19_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~19_combout ),
	.datad(bp[3]),
	.cin(gnd),
	.combout(\Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~1 .lut_mask = 16'h5410;
defparam \Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N16
cycloneive_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (reg1[3])) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (((\Mux32~0_combout ) # (\Mux32~1_combout ))))

	.dataa(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datab(reg1[3]),
	.datac(\Mux32~0_combout ),
	.datad(\Mux32~1_combout ),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'hDDD8;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N25
dffeas \shl_cnt[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux32~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shl_cnt[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shl_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \shl_cnt[3] .is_wysiwyg = "true";
defparam \shl_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N24
cycloneive_lcell_comb \Selector136~2 (
// Equation(s):
// \Selector136~2_combout  = (\jp.0000000000000100~q ) # ((shl_cnt[3] & (!\reg0[7]~3_combout  & \reg0[7]~4_combout )))

	.dataa(shl_cnt[3]),
	.datab(\jp.0000000000000100~q ),
	.datac(\reg0[7]~3_combout ),
	.datad(\reg0[7]~4_combout ),
	.cin(gnd),
	.combout(\Selector136~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector136~2 .lut_mask = 16'hCECC;
defparam \Selector136~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N2
cycloneive_lcell_comb \Selector135~2 (
// Equation(s):
// \Selector135~2_combout  = (\jp.0000000000000100~q  & ((\dram|sram|ram_block|auto_generated|ram_block1a2 ) # ((\Selector135~1_combout  & !\Selector136~2_combout )))) # (!\jp.0000000000000100~q  & (((\Selector135~1_combout  & !\Selector136~2_combout ))))

	.dataa(\jp.0000000000000100~q ),
	.datab(\dram|sram|ram_block|auto_generated|ram_block1a2 ),
	.datac(\Selector135~1_combout ),
	.datad(\Selector136~2_combout ),
	.cin(gnd),
	.combout(\Selector135~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector135~2 .lut_mask = 16'h88F8;
defparam \Selector135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N3
dffeas \reg0[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector135~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[2] .is_wysiwyg = "true";
defparam \reg0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N30
cycloneive_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((sp[2]))) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (reg0[2]))))

	.dataa(reg0[2]),
	.datab(sp[2]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'hC0A0;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\Mux33~0_combout ) # ((bp[2] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[2]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hFF22;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N13
dffeas \ds_wd[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux29~0_combout ),
	.asdata(reg1[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[2] .is_wysiwyg = "true";
defparam \ds_wd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N1
dffeas \sp[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[2]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a2 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\sp[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[2] .is_wysiwyg = "true";
defparam \sp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\data_trans[11]~1_combout  & (((bp[2]) # (\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & (reg0[2] & ((!\data_trans[11]~0_combout ))))

	.dataa(\data_trans[11]~1_combout ),
	.datab(reg0[2]),
	.datac(bp[2]),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hAAE4;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneive_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout  & ((sp[2]) # ((!\data_trans[11]~0_combout )))) # (!\Mux13~0_combout  & (((reg1[2] & \data_trans[11]~0_combout ))))

	.dataa(sp[2]),
	.datab(reg1[2]),
	.datac(\Mux13~0_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hACF0;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N25
dffeas \data_trans[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[2] .is_wysiwyg = "true";
defparam \data_trans[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N10
cycloneive_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = (\jp.0000000000000011~q  & (data_trans[2])) # (!\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~14_combout )))

	.dataa(\jp.0000000000000011~q ),
	.datab(data_trans[2]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~14_combout ),
	.cin(gnd),
	.combout(\Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector103~0 .lut_mask = 16'hDD88;
defparam \Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneive_lcell_comb \reg1[2]~feeder (
// Equation(s):
// \reg1[2]~feeder_combout  = \Selector103~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector103~0_combout ),
	.cin(gnd),
	.combout(\reg1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[2]~feeder .lut_mask = 16'hFF00;
defparam \reg1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N23
dffeas \reg1[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[2]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[2] .is_wysiwyg = "true";
defparam \reg1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N20
cycloneive_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (bp[2])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & 
// ((\iram|srom|rom_block|auto_generated|mux2|_~14_combout )))))

	.dataa(bp[2]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~14_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~1 .lut_mask = 16'h0A0C;
defparam \Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N22
cycloneive_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (reg1[2])) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (((\Mux33~0_combout ) # (\Mux33~1_combout ))))

	.dataa(reg1[2]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datac(\Mux33~0_combout ),
	.datad(\Mux33~1_combout ),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'hBBB8;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N27
dffeas \shl_cnt[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux33~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shl_cnt[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shl_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \shl_cnt[2] .is_wysiwyg = "true";
defparam \shl_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N20
cycloneive_lcell_comb \Mux66~1 (
// Equation(s):
// \Mux66~1_combout  = (!shl_cnt[1] & (!shl_cnt[2] & \Mux66~0_combout ))

	.dataa(shl_cnt[1]),
	.datab(gnd),
	.datac(shl_cnt[2]),
	.datad(\Mux66~0_combout ),
	.cin(gnd),
	.combout(\Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~1 .lut_mask = 16'h0500;
defparam \Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
cycloneive_lcell_comb \Selector136~0 (
// Equation(s):
// \Selector136~0_combout  = (\reg0[7]~3_combout  & (((\reg0[7]~4_combout )))) # (!\reg0[7]~3_combout  & ((\reg0[7]~4_combout  & (\Mux66~1_combout )) # (!\reg0[7]~4_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~9_combout )))))

	.dataa(\Mux66~1_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.datac(\reg0[7]~3_combout ),
	.datad(\reg0[7]~4_combout ),
	.cin(gnd),
	.combout(\Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector136~0 .lut_mask = 16'hFA0C;
defparam \Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N10
cycloneive_lcell_comb \Selector136~1 (
// Equation(s):
// \Selector136~1_combout  = (\reg0[7]~3_combout  & ((\Selector136~0_combout  & (\Add1~2_combout )) # (!\Selector136~0_combout  & ((data_trans[1]))))) # (!\reg0[7]~3_combout  & (((\Selector136~0_combout ))))

	.dataa(\Add1~2_combout ),
	.datab(data_trans[1]),
	.datac(\reg0[7]~3_combout ),
	.datad(\Selector136~0_combout ),
	.cin(gnd),
	.combout(\Selector136~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector136~1 .lut_mask = 16'hAFC0;
defparam \Selector136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N20
cycloneive_lcell_comb \Selector136~3 (
// Equation(s):
// \Selector136~3_combout  = (\Selector136~1_combout  & (((\jp.0000000000000100~q  & \dram|sram|ram_block|auto_generated|ram_block1a1 )) # (!\Selector136~2_combout ))) # (!\Selector136~1_combout  & (\jp.0000000000000100~q  & 
// (\dram|sram|ram_block|auto_generated|ram_block1a1 )))

	.dataa(\Selector136~1_combout ),
	.datab(\jp.0000000000000100~q ),
	.datac(\dram|sram|ram_block|auto_generated|ram_block1a1 ),
	.datad(\Selector136~2_combout ),
	.cin(gnd),
	.combout(\Selector136~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector136~3 .lut_mask = 16'hC0EA;
defparam \Selector136~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N21
dffeas \reg0[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector136~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[1] .is_wysiwyg = "true";
defparam \reg0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N12
cycloneive_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (sp[1])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((reg0[1])))))

	.dataa(sp[1]),
	.datab(reg0[1]),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'hA0C0;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N26
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\Mux34~0_combout ) # ((bp[1] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[1]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux34~0_combout ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hFF22;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N27
dffeas \ds_wd[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux30~0_combout ),
	.asdata(reg1[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[1] .is_wysiwyg = "true";
defparam \ds_wd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N15
dffeas \sp[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[1]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a1 ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\sp[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[1] .is_wysiwyg = "true";
defparam \sp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N2
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\data_trans[11]~1_combout  & (((\data_trans[11]~0_combout )))) # (!\data_trans[11]~1_combout  & ((\data_trans[11]~0_combout  & ((reg1[1]))) # (!\data_trans[11]~0_combout  & (reg0[1]))))

	.dataa(reg0[1]),
	.datab(reg1[1]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\data_trans[11]~0_combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hFC0A;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N18
cycloneive_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\data_trans[11]~1_combout  & ((\Mux14~0_combout  & (sp[1])) # (!\Mux14~0_combout  & ((bp[1]))))) # (!\data_trans[11]~1_combout  & (((\Mux14~0_combout ))))

	.dataa(sp[1]),
	.datab(bp[1]),
	.datac(\data_trans[11]~1_combout ),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hAFC0;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N19
dffeas \data_trans[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[1] .is_wysiwyg = "true";
defparam \data_trans[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneive_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (\jp.0000000000000011~q  & (data_trans[1])) # (!\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~9_combout )))

	.dataa(\jp.0000000000000011~q ),
	.datab(data_trans[1]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = 16'hDD88;
defparam \Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneive_lcell_comb \reg1[1]~feeder (
// Equation(s):
// \reg1[1]~feeder_combout  = \Selector104~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector104~0_combout ),
	.cin(gnd),
	.combout(\reg1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1[1]~feeder .lut_mask = 16'hFF00;
defparam \reg1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \reg1[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[1]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[1] .is_wysiwyg = "true";
defparam \reg1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N8
cycloneive_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = (!\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (bp[1])) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & 
// ((\iram|srom|rom_block|auto_generated|mux2|_~9_combout )))))

	.dataa(bp[1]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~1 .lut_mask = 16'h0B08;
defparam \Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N14
cycloneive_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (reg1[1])) # (!\iram|srom|rom_block|auto_generated|mux2|_~54_combout  & (((\Mux34~1_combout ) # (\Mux34~0_combout ))))

	.dataa(reg1[1]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.datac(\Mux34~1_combout ),
	.datad(\Mux34~0_combout ),
	.cin(gnd),
	.combout(\Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~2 .lut_mask = 16'hBBB8;
defparam \Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y20_N1
dffeas \shl_cnt[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux34~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\shl_cnt[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shl_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \shl_cnt[1] .is_wysiwyg = "true";
defparam \shl_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N0
cycloneive_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = (!shl_cnt[1] & !shl_cnt[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(shl_cnt[1]),
	.datad(shl_cnt[0]),
	.cin(gnd),
	.combout(\Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~0 .lut_mask = 16'h000F;
defparam \Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N18
cycloneive_lcell_comb \Selector137~1 (
// Equation(s):
// \Selector137~1_combout  = (\Mux55~0_combout  & (\iram|srom|rom_block|auto_generated|mux2|_~69_combout  & (\reg0[15]~0_combout  & !\iram|srom|rom_block|auto_generated|mux2|_~64_combout )))

	.dataa(\Mux55~0_combout ),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~69_combout ),
	.datac(\reg0[15]~0_combout ),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\Selector137~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~1 .lut_mask = 16'h0080;
defparam \Selector137~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N12
cycloneive_lcell_comb \Selector137~2 (
// Equation(s):
// \Selector137~2_combout  = (reg0[0] & ((\Selector137~1_combout ) # ((!\Selector31~0_combout ) # (!\Equal0~4_combout ))))

	.dataa(reg0[0]),
	.datab(\Selector137~1_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Selector31~0_combout ),
	.cin(gnd),
	.combout(\Selector137~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~2 .lut_mask = 16'h8AAA;
defparam \Selector137~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N6
cycloneive_lcell_comb \Selector137~3 (
// Equation(s):
// \Selector137~3_combout  = (\jp.0000000000000011~q  & ((\Selector137~2_combout ) # ((\Selector31~1_combout  & \Selector137~0_combout ))))

	.dataa(\jp.0000000000000011~q ),
	.datab(\Selector31~1_combout ),
	.datac(\Selector137~0_combout ),
	.datad(\Selector137~2_combout ),
	.cin(gnd),
	.combout(\Selector137~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~3 .lut_mask = 16'hAA80;
defparam \Selector137~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N20
cycloneive_lcell_comb \Selector137~7 (
// Equation(s):
// \Selector137~7_combout  = (\Selector137~4_combout ) # ((\Selector137~6_combout ) # ((\Selector137~5_combout ) # (\Selector137~3_combout )))

	.dataa(\Selector137~4_combout ),
	.datab(\Selector137~6_combout ),
	.datac(\Selector137~5_combout ),
	.datad(\Selector137~3_combout ),
	.cin(gnd),
	.combout(\Selector137~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~7 .lut_mask = 16'hFFFE;
defparam \Selector137~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N21
dffeas \reg0[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector137~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0[0] .is_wysiwyg = "true";
defparam \reg0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N4
cycloneive_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = (\iram|srom|rom_block|auto_generated|mux2|_~44_combout  & ((\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & ((sp[0]))) # (!\iram|srom|rom_block|auto_generated|mux2|_~49_combout  & (reg0[0]))))

	.dataa(reg0[0]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~49_combout ),
	.datac(sp[0]),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~0 .lut_mask = 16'hE200;
defparam \Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N24
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\Mux35~0_combout ) # ((bp[0] & !\iram|srom|rom_block|auto_generated|mux2|_~44_combout ))

	.dataa(bp[0]),
	.datab(\iram|srom|rom_block|auto_generated|mux2|_~44_combout ),
	.datac(gnd),
	.datad(\Mux35~0_combout ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hFF22;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N25
dffeas \ds_wd[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux31~0_combout ),
	.asdata(reg1[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iram|srom|rom_block|auto_generated|mux2|_~54_combout ),
	.ena(\ds_wd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ds_wd[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ds_wd[0] .is_wysiwyg = "true";
defparam \ds_wd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \reg1[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg1[0]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\reg1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1[0] .is_wysiwyg = "true";
defparam \reg1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\data_trans[11]~0_combout  & (((\data_trans[11]~1_combout )))) # (!\data_trans[11]~0_combout  & ((\data_trans[11]~1_combout  & ((bp[0]))) # (!\data_trans[11]~1_combout  & (reg0[0]))))

	.dataa(\data_trans[11]~0_combout ),
	.datab(reg0[0]),
	.datac(bp[0]),
	.datad(\data_trans[11]~1_combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hFA44;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N2
cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\data_trans[11]~0_combout  & ((\Mux15~0_combout  & (sp[0])) # (!\Mux15~0_combout  & ((reg1[0]))))) # (!\data_trans[11]~0_combout  & (((\Mux15~0_combout ))))

	.dataa(\data_trans[11]~0_combout ),
	.datab(sp[0]),
	.datac(reg1[0]),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hDDA0;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N3
dffeas \data_trans[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_trans[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_trans[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_trans[0] .is_wysiwyg = "true";
defparam \data_trans[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N6
cycloneive_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = (\jp.0000000000000011~q  & (data_trans[0])) # (!\jp.0000000000000011~q  & ((\iram|srom|rom_block|auto_generated|mux2|_~4_combout )))

	.dataa(\jp.0000000000000011~q ),
	.datab(data_trans[0]),
	.datac(gnd),
	.datad(\iram|srom|rom_block|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = 16'hDD88;
defparam \Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneive_lcell_comb \sp[0]~feeder (
// Equation(s):
// \sp[0]~feeder_combout  = \Selector105~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector105~0_combout ),
	.cin(gnd),
	.combout(\sp[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sp[0]~feeder .lut_mask = 16'hFF00;
defparam \sp[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N25
dffeas \sp[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sp[0]~feeder_combout ),
	.asdata(\dram|sram|ram_block|auto_generated|ram_block1a0~portadataout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jp.0000000000000100~q ),
	.ena(\sp[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sp[0] .is_wysiwyg = "true";
defparam \sp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N21
dffeas \sram|sram|ram_block|auto_generated|address_reg_a[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sp[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \sram|sram|ram_block|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = (sp[13] & (sp[14] & sp[15]))

	.dataa(sp[13]),
	.datab(gnd),
	.datac(sp[14]),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 16'hA000;
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y46_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout  = (!sp[13] & (sp[14] & sp[15]))

	.dataa(sp[13]),
	.datab(gnd),
	.datac(sp[14]),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0 .lut_mask = 16'h5000;
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y9_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout  = (sp[13] & (!sp[14] & sp[15]))

	.dataa(sp[13]),
	.datab(gnd),
	.datac(sp[14]),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0 .lut_mask = 16'h0A00;
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y26_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout  = (!sp[13] & (!sp[14] & sp[15]))

	.dataa(sp[13]),
	.datab(gnd),
	.datac(sp[14]),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0 .lut_mask = 16'h0500;
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y50_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \sram|sram|ram_block|auto_generated|address_reg_a[0]~feeder_combout  = sp[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sp[13]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \sram|sram|ram_block|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N27
dffeas \sram|sram|ram_block|auto_generated|address_reg_a[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram|sram|ram_block|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \sram|sram|ram_block|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N28
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~0 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~0_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a80~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a64~portadataout )))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a80~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a64~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~0 .lut_mask = 16'hFA0C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N30
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~1 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~1_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~0_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a112~portadataout )) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~0_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a96~portadataout ))))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~0_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a112~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a96~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~1 .lut_mask = 16'hDDA0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout  = (sp[13] & (!sp[14] & !sp[15]))

	.dataa(sp[13]),
	.datab(gnd),
	.datac(sp[14]),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0 .lut_mask = 16'h000A;
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y50_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w[3] (
// Equation(s):
// \sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3] = (!sp[13] & (!sp[14] & !sp[15]))

	.dataa(sp[13]),
	.datab(gnd),
	.datac(sp[14]),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w[3] .lut_mask = 16'h0005;
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y46_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout  = (!sp[13] & (sp[14] & !sp[15]))

	.dataa(sp[13]),
	.datab(gnd),
	.datac(sp[14]),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0 .lut_mask = 16'h0050;
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y5_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N24
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~2 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~2_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a32~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a0~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~2 .lut_mask = 16'hF4A4;
defparam \sram|sram|ram_block|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout  = (sp[13] & (sp[14] & !sp[15]))

	.dataa(sp[13]),
	.datab(gnd),
	.datac(sp[14]),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0 .lut_mask = 16'h00A0;
defparam \sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y42_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N14
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~3 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~3_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~2_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a48~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~2_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a16~portadataout  & ((\sram|sram|ram_block|auto_generated|address_reg_a [0]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a16~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~2_combout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a48~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~3 .lut_mask = 16'hE2CC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \sram|sram|ram_block|auto_generated|address_reg_a[2]~feeder_combout  = sp[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sp[15]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \sram|sram|ram_block|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N17
dffeas \sram|sram|ram_block|auto_generated|address_reg_a[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram|sram|ram_block|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \sram|sram|ram_block|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N20
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~4 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~4_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~1_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~3_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~1_combout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~3_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~4 .lut_mask = 16'hACAC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y46_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y39_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y49_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~7 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~7_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a33~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a33~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~7 .lut_mask = 16'hE5E0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y50_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~8 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~8_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~7_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a49~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~7_combout  & (((\sram|sram|ram_block|auto_generated|address_reg_a [0] & \sram|sram|ram_block|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a49~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~7_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~8 .lut_mask = 16'hBC8C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y47_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y43_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y40_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y50_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~5 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~5_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a81~portadataout ) # ((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((!\sram|sram|ram_block|auto_generated|address_reg_a [1] & \sram|sram|ram_block|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a81~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~5 .lut_mask = 16'hADA8;
defparam \sram|sram|ram_block|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~6 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~6_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~5_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a113~portadataout )) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~5_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a97~portadataout ))))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~5_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a113~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a97~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~6 .lut_mask = 16'hAFC0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~9 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~9_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & ((\sram|sram|ram_block|auto_generated|mux2|_~6_combout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// (\sram|sram|ram_block|auto_generated|mux2|_~8_combout ))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~8_combout ),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~9 .lut_mask = 16'hE4E4;
defparam \sram|sram|ram_block|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y46_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y52_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y36_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y48_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~12 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~12_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a34~portadataout ) # ((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((!\sram|sram|ram_block|auto_generated|address_reg_a [0] & \sram|sram|ram_block|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a34~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~12 .lut_mask = 16'hADA8;
defparam \sram|sram|ram_block|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~13 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~13_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|mux2|_~12_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a50~portadataout )) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~12_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a18~portadataout ))))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|mux2|_~12_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a50~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a18~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~13 .lut_mask = 16'hDDA0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y42_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y43_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y39_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y51_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~10 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~10_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a82~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a82~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~10 .lut_mask = 16'hE5E0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~11 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~11_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~10_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a114~portadataout ))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~10_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a98~portadataout )))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~10_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a98~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a114~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~11 .lut_mask = 16'hF588;
defparam \sram|sram|ram_block|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~14 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~14_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & ((\sram|sram|ram_block|auto_generated|mux2|_~11_combout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// (\sram|sram|ram_block|auto_generated|mux2|_~13_combout ))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~13_combout ),
	.datac(gnd),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~14 .lut_mask = 16'hEE44;
defparam \sram|sram|ram_block|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y44_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y45_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y41_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y51_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N0
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~15 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~15_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a83~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a83~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~15 .lut_mask = 16'hE3E0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N30
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~16 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~16_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~15_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a115~portadataout ))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~15_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a99~portadataout )))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~15_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a99~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a115~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~16 .lut_mask = 16'hF388;
defparam \sram|sram|ram_block|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y40_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y48_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y41_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N24
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~17 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~17_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0]) # (\sram|sram|ram_block|auto_generated|ram_block1a35~portadataout )))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a3~portadataout  & (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a3~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~17 .lut_mask = 16'hCEC2;
defparam \sram|sram|ram_block|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y52_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N14
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~18 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~18_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~17_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a51~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~17_combout  & (((\sram|sram|ram_block|auto_generated|address_reg_a [0] & \sram|sram|ram_block|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a51~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~17_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~18 .lut_mask = 16'hBC8C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N8
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~19 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~19_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~16_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~18_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~16_combout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~18_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~19 .lut_mask = 16'hACAC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y43_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y37_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N10
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~22 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~22_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|address_reg_a [1])) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a36~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a4~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~22 .lut_mask = 16'hDC98;
defparam \sram|sram|ram_block|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y48_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y45_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N16
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~23 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~23_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~22_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a52~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~22_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a20~portadataout  & (\sram|sram|ram_block|auto_generated|address_reg_a [0])))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~22_combout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a20~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~23 .lut_mask = 16'hEA4A;
defparam \sram|sram|ram_block|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y49_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y13_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N22
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~20 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~20_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a84~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a68~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~20 .lut_mask = 16'hF2C2;
defparam \sram|sram|ram_block|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y47_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N28
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~21 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~21_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~20_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a116~portadataout ))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~20_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a100~portadataout )))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~20_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a100~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~20_combout ),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~21 .lut_mask = 16'hF838;
defparam \sram|sram|ram_block|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N2
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~24 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~24_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & ((\sram|sram|ram_block|auto_generated|mux2|_~21_combout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// (\sram|sram|ram_block|auto_generated|mux2|_~23_combout ))

	.dataa(gnd),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~23_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~24 .lut_mask = 16'hFC0C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y38_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y40_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y3_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N20
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~27 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~27_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a37~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a5~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a37~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~27 .lut_mask = 16'hFC22;
defparam \sram|sram|ram_block|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y37_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N26
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~28 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~28_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~27_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a53~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~27_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a21~portadataout  & \sram|sram|ram_block|auto_generated|address_reg_a [0]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a53~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~27_combout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a21~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~28 .lut_mask = 16'hB8CC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y36_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y7_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y24_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y16_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N8
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~25 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~25_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|ram_block1a85~portadataout ) # (\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a69~portadataout  & ((!\sram|sram|ram_block|auto_generated|address_reg_a [1]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a69~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a85~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~25 .lut_mask = 16'hCCE2;
defparam \sram|sram|ram_block|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N18
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~26 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~26_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~25_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a117~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~25_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a101~portadataout  & \sram|sram|ram_block|auto_generated|address_reg_a [1]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a117~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a101~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~25_combout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~26 .lut_mask = 16'hACF0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N4
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~29 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~29_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & ((\sram|sram|ram_block|auto_generated|mux2|_~26_combout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// (\sram|sram|ram_block|auto_generated|mux2|_~28_combout ))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~28_combout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~29 .lut_mask = 16'hEE22;
defparam \sram|sram|ram_block|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y15_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y35_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N22
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~30 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~30_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a86~portadataout ) # ((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|ram_block1a70~portadataout  & !\sram|sram|ram_block|auto_generated|address_reg_a [1]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a86~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a70~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~30 .lut_mask = 16'hCCB8;
defparam \sram|sram|ram_block|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y27_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y35_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N12
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~31 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~31_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~30_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a118~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~30_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a102~portadataout  & ((\sram|sram|ram_block|auto_generated|address_reg_a [1]))))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~30_combout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a102~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a118~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~31 .lut_mask = 16'hE4AA;
defparam \sram|sram|ram_block|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y43_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N10
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~32 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~32_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a38~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a6~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a38~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~32 .lut_mask = 16'hFC22;
defparam \sram|sram|ram_block|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y39_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y31_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N0
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~33 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~33_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~32_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a54~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~32_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a22~portadataout  & ((\sram|sram|ram_block|auto_generated|address_reg_a [0]))))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~32_combout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a22~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a54~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~33 .lut_mask = 16'hE4AA;
defparam \sram|sram|ram_block|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N2
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~34 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~34_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~31_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~33_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~31_combout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~33_combout ),
	.datac(gnd),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~34 .lut_mask = 16'hAACC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y44_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y38_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y49_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~35 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~35_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a87~portadataout ) # ((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((!\sram|sram|ram_block|auto_generated|address_reg_a [1] & \sram|sram|ram_block|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a87~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~35 .lut_mask = 16'hADA8;
defparam \sram|sram|ram_block|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y47_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~36 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~36_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~35_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a119~portadataout ))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~35_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a103~portadataout )))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~35_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a103~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~35_combout ),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~36 .lut_mask = 16'hF858;
defparam \sram|sram|ram_block|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y48_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y38_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~37 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~37_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a39~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a7~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~37 .lut_mask = 16'hF4A4;
defparam \sram|sram|ram_block|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y44_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y51_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~38 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~38_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~37_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a55~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~37_combout  & (((\sram|sram|ram_block|auto_generated|address_reg_a [0] & \sram|sram|ram_block|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~37_combout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a55~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~38 .lut_mask = 16'hDA8A;
defparam \sram|sram|ram_block|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~39 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~39_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~36_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~38_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~36_combout ),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~39 .lut_mask = 16'hF5A0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y37_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y51_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N12
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~40 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~40_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a88~portadataout ) # ((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|ram_block1a72~portadataout  & !\sram|sram|ram_block|auto_generated|address_reg_a [1]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a88~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a72~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~40 .lut_mask = 16'hF0AC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y41_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y46_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N6
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~41 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~41_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~40_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a120~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1]))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~40_combout  & (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a104~portadataout )))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~40_combout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a104~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~41 .lut_mask = 16'hEA62;
defparam \sram|sram|ram_block|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y45_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y28_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y45_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N20
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~42 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~42_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a40~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a40~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a8~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~42 .lut_mask = 16'hEE50;
defparam \sram|sram|ram_block|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y52_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N18
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~43 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~43_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~42_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a56~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~42_combout  & (((\sram|sram|ram_block|auto_generated|address_reg_a [0] & \sram|sram|ram_block|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a56~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~42_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~43 .lut_mask = 16'hBC8C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y45_N4
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~44 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~44_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~41_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~43_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~41_combout ),
	.datab(gnd),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~43_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~44 .lut_mask = 16'hAFA0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y51_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y39_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y4_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N16
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~47 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~47_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a41~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a9~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a41~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~47 .lut_mask = 16'hFC22;
defparam \sram|sram|ram_block|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y32_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N6
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~48 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~48_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~47_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a57~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~47_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a25~portadataout  & ((\sram|sram|ram_block|auto_generated|address_reg_a [0]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a25~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~47_combout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a57~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~48 .lut_mask = 16'hE2CC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y21_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y19_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y28_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N24
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~45 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~45_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a89~portadataout ) # ((\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|ram_block1a73~portadataout  & !\sram|sram|ram_block|auto_generated|address_reg_a [1]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a89~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a73~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~45 .lut_mask = 16'hCCB8;
defparam \sram|sram|ram_block|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y34_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N14
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~46 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~46_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~45_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a121~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~45_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a105~portadataout  & ((\sram|sram|ram_block|auto_generated|address_reg_a [1]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a105~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~45_combout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a121~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~46 .lut_mask = 16'hE2CC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y35_N28
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~49 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~49_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & ((\sram|sram|ram_block|auto_generated|mux2|_~46_combout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// (\sram|sram|ram_block|auto_generated|mux2|_~48_combout ))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~48_combout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~46_combout ),
	.datac(gnd),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~49 .lut_mask = 16'hCCAA;
defparam \sram|sram|ram_block|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y33_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y30_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y18_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N4
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~50 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~50_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|address_reg_a [1]) # (\sram|sram|ram_block|auto_generated|ram_block1a90~portadataout )))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a74~portadataout  & (!\sram|sram|ram_block|auto_generated|address_reg_a [1])))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a74~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~50 .lut_mask = 16'hAEA4;
defparam \sram|sram|ram_block|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y17_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N10
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~51 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~51_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~50_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a122~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~50_combout  & (((\sram|sram|ram_block|auto_generated|address_reg_a [1] & \sram|sram|ram_block|auto_generated|ram_block1a106~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a122~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~50_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~51 .lut_mask = 16'hBC8C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y49_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N12
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~52 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~52_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0]) # (\sram|sram|ram_block|auto_generated|ram_block1a42~portadataout )))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a10~portadataout  & (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a10~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~52 .lut_mask = 16'hAEA4;
defparam \sram|sram|ram_block|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y38_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y31_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N30
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~53 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~53_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~52_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a58~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~52_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a26~portadataout  & (\sram|sram|ram_block|auto_generated|address_reg_a [0])))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~52_combout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a26~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~53 .lut_mask = 16'hEA4A;
defparam \sram|sram|ram_block|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N20
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~54 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~54_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~51_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~53_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~51_combout ),
	.datab(gnd),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~53_combout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~54 .lut_mask = 16'hAAF0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y33_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y14_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y23_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N2
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~55 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~55_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a91~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a91~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~55 .lut_mask = 16'hE5E0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N24
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~56 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~56_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~55_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a123~portadataout )) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~55_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a107~portadataout ))))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~55_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a123~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a107~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~56 .lut_mask = 16'hAFC0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y52_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y41_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y6_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N18
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~57 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~57_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0]) # (\sram|sram|ram_block|auto_generated|ram_block1a43~portadataout )))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a11~portadataout  & (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a11~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~57 .lut_mask = 16'hAEA4;
defparam \sram|sram|ram_block|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y32_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N8
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~58 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~58_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~57_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a59~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~57_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a27~portadataout  & (\sram|sram|ram_block|auto_generated|address_reg_a [0])))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a27~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~57_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~58 .lut_mask = 16'hEC2C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N26
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~59 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~59_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~56_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~58_combout )))

	.dataa(gnd),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~56_combout ),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~58_combout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~59 .lut_mask = 16'hCCF0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y11_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y30_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N10
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~60 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~60_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a92~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a92~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a76~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~60 .lut_mask = 16'hFA0C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y41_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y10_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N4
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~61 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~61_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~60_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a124~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~60_combout  & (((\sram|sram|ram_block|auto_generated|address_reg_a [1] & \sram|sram|ram_block|auto_generated|ram_block1a108~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~60_combout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a124~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a108~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~61 .lut_mask = 16'hDA8A;
defparam \sram|sram|ram_block|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y49_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y22_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N22
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~62 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~62_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|ram_block1a44~portadataout ) # (\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a12~portadataout  & ((!\sram|sram|ram_block|auto_generated|address_reg_a [0]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a12~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a44~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~62 .lut_mask = 16'hF0CA;
defparam \sram|sram|ram_block|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y52_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y44_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N8
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~63 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~63_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~62_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a60~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~62_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a28~portadataout  & ((\sram|sram|ram_block|auto_generated|address_reg_a [0]))))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~62_combout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a28~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a60~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~63 .lut_mask = 16'hE4AA;
defparam \sram|sram|ram_block|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N18
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~64 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~64_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~61_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~63_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~61_combout ),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~64 .lut_mask = 16'hD8D8;
defparam \sram|sram|ram_block|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y29_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y36_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y25_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y29_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N0
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~65 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~65_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a93~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a77~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~65 .lut_mask = 16'hF4A4;
defparam \sram|sram|ram_block|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N6
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~66 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~66_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~65_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a125~portadataout ))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~65_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a109~portadataout )))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~65_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a109~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a125~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~65_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~66 .lut_mask = 16'hCFA0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y37_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y40_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N28
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~67 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~67_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a45~portadataout ) # ((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((!\sram|sram|ram_block|auto_generated|address_reg_a [0] & \sram|sram|ram_block|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a45~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~67 .lut_mask = 16'hADA8;
defparam \sram|sram|ram_block|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y34_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N22
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~68 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~68_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~67_combout  & (((\sram|sram|ram_block|auto_generated|ram_block1a61~portadataout ) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~67_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a29~portadataout  & (\sram|sram|ram_block|auto_generated|address_reg_a [0])))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a29~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~67_combout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~68 .lut_mask = 16'hEC2C;
defparam \sram|sram|ram_block|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N16
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~69 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~69_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~66_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~68_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~66_combout ),
	.datab(gnd),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~68_combout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~69 .lut_mask = 16'hAAF0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y47_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y12_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N12
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~70 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~70_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a94~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a78~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a94~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~70 .lut_mask = 16'hFC0A;
defparam \sram|sram|ram_block|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y45_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y8_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N6
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~71 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~71_combout  = (\sram|sram|ram_block|auto_generated|mux2|_~70_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a126~portadataout ) # ((!\sram|sram|ram_block|auto_generated|address_reg_a [1])))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~70_combout  & (((\sram|sram|ram_block|auto_generated|address_reg_a [1] & \sram|sram|ram_block|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~70_combout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a126~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~71 .lut_mask = 16'hDA8A;
defparam \sram|sram|ram_block|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y48_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y44_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X13_Y20_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y43_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N0
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~72 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~72_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a46~portadataout ) # ((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # 
// (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|ram_block1a14~portadataout  & !\sram|sram|ram_block|auto_generated|address_reg_a [0]))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a46~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a14~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~72 .lut_mask = 16'hF0AC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N2
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~73 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~73_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|mux2|_~72_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a62~portadataout ))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~72_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a30~portadataout )))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|mux2|_~72_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a30~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a62~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~72_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~73 .lut_mask = 16'hF588;
defparam \sram|sram|ram_block|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N16
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~74 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~74_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & (\sram|sram|ram_block|auto_generated|mux2|_~71_combout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// ((\sram|sram|ram_block|auto_generated|mux2|_~73_combout )))

	.dataa(\sram|sram|ram_block|auto_generated|mux2|_~71_combout ),
	.datab(gnd),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~73_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~74 .lut_mask = 16'hAFA0;
defparam \sram|sram|ram_block|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y42_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y42_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~77 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~77_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|address_reg_a [1])) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [1] & (\sram|sram|ram_block|auto_generated|ram_block1a47~portadataout )) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a47~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~77 .lut_mask = 16'hD9C8;
defparam \sram|sram|ram_block|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y39_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~78 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~78_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|mux2|_~77_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a63~portadataout ))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~77_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a31~portadataout )))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (((\sram|sram|ram_block|auto_generated|mux2|_~77_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datab(\sram|sram|ram_block|auto_generated|ram_block1a31~portadataout ),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~77_combout ),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~78 .lut_mask = 16'hF858;
defparam \sram|sram|ram_block|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y42_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y47_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y50_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y40_N0
cycloneive_ram_block \sram|sram|ram_block|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\sram|sram|ram_block|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({sp[12],sp[11],sp[10],sp[9],sp[8],sp[7],sp[6],sp[5],sp[4],sp[3],sp[2],sp[1],sp[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sram|sram|ram_block|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .init_file = "stack.mif";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .logical_ram_name = "lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ALTSYNCRAM";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \sram|sram|ram_block|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~75 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~75_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|address_reg_a [0])))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & 
// ((\sram|sram|ram_block|auto_generated|address_reg_a [0] & ((\sram|sram|ram_block|auto_generated|ram_block1a95~portadataout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [0] & (\sram|sram|ram_block|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a79~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(\sram|sram|ram_block|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~75 .lut_mask = 16'hF2C2;
defparam \sram|sram|ram_block|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~76 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~76_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [1] & ((\sram|sram|ram_block|auto_generated|mux2|_~75_combout  & ((\sram|sram|ram_block|auto_generated|ram_block1a127~portadataout ))) # 
// (!\sram|sram|ram_block|auto_generated|mux2|_~75_combout  & (\sram|sram|ram_block|auto_generated|ram_block1a111~portadataout )))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [1] & (((\sram|sram|ram_block|auto_generated|mux2|_~75_combout ))))

	.dataa(\sram|sram|ram_block|auto_generated|ram_block1a111~portadataout ),
	.datab(\sram|sram|ram_block|auto_generated|address_reg_a [1]),
	.datac(\sram|sram|ram_block|auto_generated|ram_block1a127~portadataout ),
	.datad(\sram|sram|ram_block|auto_generated|mux2|_~75_combout ),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~76 .lut_mask = 16'hF388;
defparam \sram|sram|ram_block|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \sram|sram|ram_block|auto_generated|mux2|_~79 (
// Equation(s):
// \sram|sram|ram_block|auto_generated|mux2|_~79_combout  = (\sram|sram|ram_block|auto_generated|address_reg_a [2] & ((\sram|sram|ram_block|auto_generated|mux2|_~76_combout ))) # (!\sram|sram|ram_block|auto_generated|address_reg_a [2] & 
// (\sram|sram|ram_block|auto_generated|mux2|_~78_combout ))

	.dataa(gnd),
	.datab(\sram|sram|ram_block|auto_generated|mux2|_~78_combout ),
	.datac(\sram|sram|ram_block|auto_generated|mux2|_~76_combout ),
	.datad(\sram|sram|ram_block|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\sram|sram|ram_block|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \sram|sram|ram_block|auto_generated|mux2|_~79 .lut_mask = 16'hF0CC;
defparam \sram|sram|ram_block|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

assign o_jp[0] = \o_jp[0]~output_o ;

assign o_jp[1] = \o_jp[1]~output_o ;

assign o_jp[2] = \o_jp[2]~output_o ;

assign o_jp[3] = \o_jp[3]~output_o ;

assign o_jp[4] = \o_jp[4]~output_o ;

assign o_jp[5] = \o_jp[5]~output_o ;

assign o_jp[6] = \o_jp[6]~output_o ;

assign o_jp[7] = \o_jp[7]~output_o ;

assign o_jp[8] = \o_jp[8]~output_o ;

assign o_jp[9] = \o_jp[9]~output_o ;

assign o_jp[10] = \o_jp[10]~output_o ;

assign o_jp[11] = \o_jp[11]~output_o ;

assign o_jp[12] = \o_jp[12]~output_o ;

assign o_jp[13] = \o_jp[13]~output_o ;

assign o_jp[14] = \o_jp[14]~output_o ;

assign o_jp[15] = \o_jp[15]~output_o ;

assign o_ip[0] = \o_ip[0]~output_o ;

assign o_ip[1] = \o_ip[1]~output_o ;

assign o_ip[2] = \o_ip[2]~output_o ;

assign o_ip[3] = \o_ip[3]~output_o ;

assign o_ip[4] = \o_ip[4]~output_o ;

assign o_ip[5] = \o_ip[5]~output_o ;

assign o_ip[6] = \o_ip[6]~output_o ;

assign o_ip[7] = \o_ip[7]~output_o ;

assign o_ip[8] = \o_ip[8]~output_o ;

assign o_ip[9] = \o_ip[9]~output_o ;

assign o_ip[10] = \o_ip[10]~output_o ;

assign o_ip[11] = \o_ip[11]~output_o ;

assign o_ip[12] = \o_ip[12]~output_o ;

assign o_ip[13] = \o_ip[13]~output_o ;

assign o_ip[14] = \o_ip[14]~output_o ;

assign o_ip[15] = \o_ip[15]~output_o ;

assign o_addr[0] = \o_addr[0]~output_o ;

assign o_addr[1] = \o_addr[1]~output_o ;

assign o_addr[2] = \o_addr[2]~output_o ;

assign o_addr[3] = \o_addr[3]~output_o ;

assign o_addr[4] = \o_addr[4]~output_o ;

assign o_addr[5] = \o_addr[5]~output_o ;

assign o_addr[6] = \o_addr[6]~output_o ;

assign o_addr[7] = \o_addr[7]~output_o ;

assign o_addr[8] = \o_addr[8]~output_o ;

assign o_addr[9] = \o_addr[9]~output_o ;

assign o_addr[10] = \o_addr[10]~output_o ;

assign o_addr[11] = \o_addr[11]~output_o ;

assign o_addr[12] = \o_addr[12]~output_o ;

assign o_addr[13] = \o_addr[13]~output_o ;

assign o_addr[14] = \o_addr[14]~output_o ;

assign o_addr[15] = \o_addr[15]~output_o ;

assign o_sp[0] = \o_sp[0]~output_o ;

assign o_sp[1] = \o_sp[1]~output_o ;

assign o_sp[2] = \o_sp[2]~output_o ;

assign o_sp[3] = \o_sp[3]~output_o ;

assign o_sp[4] = \o_sp[4]~output_o ;

assign o_sp[5] = \o_sp[5]~output_o ;

assign o_sp[6] = \o_sp[6]~output_o ;

assign o_sp[7] = \o_sp[7]~output_o ;

assign o_sp[8] = \o_sp[8]~output_o ;

assign o_sp[9] = \o_sp[9]~output_o ;

assign o_sp[10] = \o_sp[10]~output_o ;

assign o_sp[11] = \o_sp[11]~output_o ;

assign o_sp[12] = \o_sp[12]~output_o ;

assign o_sp[13] = \o_sp[13]~output_o ;

assign o_sp[14] = \o_sp[14]~output_o ;

assign o_sp[15] = \o_sp[15]~output_o ;

assign o_cmd[0] = \o_cmd[0]~output_o ;

assign o_cmd[1] = \o_cmd[1]~output_o ;

assign o_cmd[2] = \o_cmd[2]~output_o ;

assign o_cmd[3] = \o_cmd[3]~output_o ;

assign o_cmd[4] = \o_cmd[4]~output_o ;

assign o_cmd[5] = \o_cmd[5]~output_o ;

assign o_cmd[6] = \o_cmd[6]~output_o ;

assign o_cmd[7] = \o_cmd[7]~output_o ;

assign o_cmd[8] = \o_cmd[8]~output_o ;

assign o_cmd[9] = \o_cmd[9]~output_o ;

assign o_cmd[10] = \o_cmd[10]~output_o ;

assign o_cmd[11] = \o_cmd[11]~output_o ;

assign o_cmd[12] = \o_cmd[12]~output_o ;

assign o_cmd[13] = \o_cmd[13]~output_o ;

assign o_cmd[14] = \o_cmd[14]~output_o ;

assign o_cmd[15] = \o_cmd[15]~output_o ;

assign o_memory[0] = \o_memory[0]~output_o ;

assign o_memory[1] = \o_memory[1]~output_o ;

assign o_memory[2] = \o_memory[2]~output_o ;

assign o_memory[3] = \o_memory[3]~output_o ;

assign o_memory[4] = \o_memory[4]~output_o ;

assign o_memory[5] = \o_memory[5]~output_o ;

assign o_memory[6] = \o_memory[6]~output_o ;

assign o_memory[7] = \o_memory[7]~output_o ;

assign o_memory[8] = \o_memory[8]~output_o ;

assign o_memory[9] = \o_memory[9]~output_o ;

assign o_memory[10] = \o_memory[10]~output_o ;

assign o_memory[11] = \o_memory[11]~output_o ;

assign o_memory[12] = \o_memory[12]~output_o ;

assign o_memory[13] = \o_memory[13]~output_o ;

assign o_memory[14] = \o_memory[14]~output_o ;

assign o_memory[15] = \o_memory[15]~output_o ;

assign o_ss_data[0] = \o_ss_data[0]~output_o ;

assign o_ss_data[1] = \o_ss_data[1]~output_o ;

assign o_ss_data[2] = \o_ss_data[2]~output_o ;

assign o_ss_data[3] = \o_ss_data[3]~output_o ;

assign o_ss_data[4] = \o_ss_data[4]~output_o ;

assign o_ss_data[5] = \o_ss_data[5]~output_o ;

assign o_ss_data[6] = \o_ss_data[6]~output_o ;

assign o_ss_data[7] = \o_ss_data[7]~output_o ;

assign o_ss_data[8] = \o_ss_data[8]~output_o ;

assign o_ss_data[9] = \o_ss_data[9]~output_o ;

assign o_ss_data[10] = \o_ss_data[10]~output_o ;

assign o_ss_data[11] = \o_ss_data[11]~output_o ;

assign o_ss_data[12] = \o_ss_data[12]~output_o ;

assign o_ss_data[13] = \o_ss_data[13]~output_o ;

assign o_ss_data[14] = \o_ss_data[14]~output_o ;

assign o_ss_data[15] = \o_ss_data[15]~output_o ;

assign o_reg0[0] = \o_reg0[0]~output_o ;

assign o_reg0[1] = \o_reg0[1]~output_o ;

assign o_reg0[2] = \o_reg0[2]~output_o ;

assign o_reg0[3] = \o_reg0[3]~output_o ;

assign o_reg0[4] = \o_reg0[4]~output_o ;

assign o_reg0[5] = \o_reg0[5]~output_o ;

assign o_reg0[6] = \o_reg0[6]~output_o ;

assign o_reg0[7] = \o_reg0[7]~output_o ;

assign o_reg0[8] = \o_reg0[8]~output_o ;

assign o_reg0[9] = \o_reg0[9]~output_o ;

assign o_reg0[10] = \o_reg0[10]~output_o ;

assign o_reg0[11] = \o_reg0[11]~output_o ;

assign o_reg0[12] = \o_reg0[12]~output_o ;

assign o_reg0[13] = \o_reg0[13]~output_o ;

assign o_reg0[14] = \o_reg0[14]~output_o ;

assign o_reg0[15] = \o_reg0[15]~output_o ;

assign o_reg1[0] = \o_reg1[0]~output_o ;

assign o_reg1[1] = \o_reg1[1]~output_o ;

assign o_reg1[2] = \o_reg1[2]~output_o ;

assign o_reg1[3] = \o_reg1[3]~output_o ;

assign o_reg1[4] = \o_reg1[4]~output_o ;

assign o_reg1[5] = \o_reg1[5]~output_o ;

assign o_reg1[6] = \o_reg1[6]~output_o ;

assign o_reg1[7] = \o_reg1[7]~output_o ;

assign o_reg1[8] = \o_reg1[8]~output_o ;

assign o_reg1[9] = \o_reg1[9]~output_o ;

assign o_reg1[10] = \o_reg1[10]~output_o ;

assign o_reg1[11] = \o_reg1[11]~output_o ;

assign o_reg1[12] = \o_reg1[12]~output_o ;

assign o_reg1[13] = \o_reg1[13]~output_o ;

assign o_reg1[14] = \o_reg1[14]~output_o ;

assign o_reg1[15] = \o_reg1[15]~output_o ;

assign o_bp[0] = \o_bp[0]~output_o ;

assign o_bp[1] = \o_bp[1]~output_o ;

assign o_bp[2] = \o_bp[2]~output_o ;

assign o_bp[3] = \o_bp[3]~output_o ;

assign o_bp[4] = \o_bp[4]~output_o ;

assign o_bp[5] = \o_bp[5]~output_o ;

assign o_bp[6] = \o_bp[6]~output_o ;

assign o_bp[7] = \o_bp[7]~output_o ;

assign o_bp[8] = \o_bp[8]~output_o ;

assign o_bp[9] = \o_bp[9]~output_o ;

assign o_bp[10] = \o_bp[10]~output_o ;

assign o_bp[11] = \o_bp[11]~output_o ;

assign o_bp[12] = \o_bp[12]~output_o ;

assign o_bp[13] = \o_bp[13]~output_o ;

assign o_bp[14] = \o_bp[14]~output_o ;

assign o_bp[15] = \o_bp[15]~output_o ;

assign o_data_trans[0] = \o_data_trans[0]~output_o ;

assign o_data_trans[1] = \o_data_trans[1]~output_o ;

assign o_data_trans[2] = \o_data_trans[2]~output_o ;

assign o_data_trans[3] = \o_data_trans[3]~output_o ;

assign o_data_trans[4] = \o_data_trans[4]~output_o ;

assign o_data_trans[5] = \o_data_trans[5]~output_o ;

assign o_data_trans[6] = \o_data_trans[6]~output_o ;

assign o_data_trans[7] = \o_data_trans[7]~output_o ;

assign o_data_trans[8] = \o_data_trans[8]~output_o ;

assign o_data_trans[9] = \o_data_trans[9]~output_o ;

assign o_data_trans[10] = \o_data_trans[10]~output_o ;

assign o_data_trans[11] = \o_data_trans[11]~output_o ;

assign o_data_trans[12] = \o_data_trans[12]~output_o ;

assign o_data_trans[13] = \o_data_trans[13]~output_o ;

assign o_data_trans[14] = \o_data_trans[14]~output_o ;

assign o_data_trans[15] = \o_data_trans[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
