"D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q4/Register/Register_Design/src/register.vhd" VHDL Register_Design 1 0 0 -02
"D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q4/Register/Register_Design/src/register_tb.vhd" VHDL Register_Design 1 0 0 -02
. . 0 0 0