

================================================================
== Vivado HLS Report for 'dut_sinf_or_cosf'
================================================================
* Date:           Sun Dec 11 21:30:29 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   70|   66|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
* FSM state operations: 

 <State 1>: 5.79ns
ST_1: t_in_read [1/1] 0.00ns
._crit_edge_ifconv:0  %t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in) nounwind

ST_1: p_Val2_28 [1/1] 0.00ns
._crit_edge_ifconv:4  %p_Val2_28 = bitcast float %t_in_read to i32

ST_1: p_Result_s [1/1] 0.00ns
._crit_edge_ifconv:5  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_28, i32 31)

ST_1: loc_V [1/1] 0.00ns
._crit_edge_ifconv:6  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_28, i32 23, i32 30)

ST_1: loc_V_1 [1/1] 0.00ns
._crit_edge_ifconv:7  %loc_V_1 = trunc i32 %p_Val2_28 to i23

ST_1: closepath [1/1] 2.00ns
._crit_edge_ifconv:8  %closepath = icmp ult i8 %loc_V, 126

ST_1: p_op_i [1/1] 1.72ns
._crit_edge_ifconv:13  %p_op_i = add i8 -62, %loc_V

ST_1: addr_V [1/1] 1.37ns
._crit_edge_ifconv:14  %addr_V = select i1 %closepath, i8 63, i8 %p_op_i

ST_1: tmp [1/1] 0.00ns
._crit_edge_ifconv:15  %tmp = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)

ST_1: tmp_i2_i [1/1] 0.00ns
._crit_edge_ifconv:16  %tmp_i2_i = zext i4 %tmp to i64

ST_1: hls_ref_4oPi_table_100_V_addr [1/1] 0.00ns
._crit_edge_ifconv:17  %hls_ref_4oPi_table_100_V_addr = getelementptr [13 x i100]* @hls_ref_4oPi_table_100_V, i64 0, i64 %tmp_i2_i

ST_1: table_100_V [2/2] 2.42ns
._crit_edge_ifconv:18  %table_100_V = load i100* %hls_ref_4oPi_table_100_V_addr, align 16

ST_1: tmp_13 [1/1] 0.00ns
._crit_edge_ifconv:19  %tmp_13 = trunc i8 %addr_V to i4


 <State 2>: 6.04ns
ST_2: p_Result_13 [1/1] 0.00ns
._crit_edge_ifconv:11  %p_Result_13 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: table_100_V [1/2] 2.42ns
._crit_edge_ifconv:18  %table_100_V = load i100* %hls_ref_4oPi_table_100_V_addr, align 16

ST_2: tmp_48_i_i [1/1] 0.00ns
._crit_edge_ifconv:20  %tmp_48_i_i = zext i4 %tmp_13 to i100

ST_2: r_V_3 [1/1] 3.62ns
._crit_edge_ifconv:21  %r_V_3 = shl i100 %table_100_V, %tmp_48_i_i

ST_2: Med_V [1/1] 0.00ns
._crit_edge_ifconv:22  %Med_V = call i71 @_ssdm_op_PartSelect.i71.i100.i32.i32(i100 %r_V_3, i32 29, i32 99) nounwind

ST_2: p_Val2_12 [2/2] 0.00ns
._crit_edge_ifconv:23  %p_Val2_12 = call fastcc i95 @"dut_big_mult_v3small<71, 24, 17>"(i71 %Med_V, i24 %p_Result_13) nounwind


 <State 3>: 6.80ns
ST_3: p_Val2_12 [1/2] 2.39ns
._crit_edge_ifconv:23  %p_Val2_12 = call fastcc i95 @"dut_big_mult_v3small<71, 24, 17>"(i71 %Med_V, i24 %p_Result_13) nounwind

ST_3: p_Val2_13 [1/1] 0.00ns
._crit_edge_ifconv:24  %p_Val2_13 = call i49 @_ssdm_op_PartSelect.i49.i95.i32.i32(i95 %p_Val2_12, i32 19, i32 67)

ST_3: tmp_60_i [1/1] 0.00ns
._crit_edge_ifconv:25  %tmp_60_i = call i3 @_ssdm_op_PartSelect.i3.i95.i32.i32(i95 %p_Val2_12, i32 68, i32 70) nounwind

ST_3: p_Val2_30 [1/1] 1.37ns
._crit_edge_ifconv:26  %p_Val2_30 = select i1 %closepath, i3 0, i3 %tmp_60_i

ST_3: tmp_14 [1/1] 0.00ns
._crit_edge_ifconv:27  %tmp_14 = trunc i3 %p_Val2_30 to i1

ST_3: p_Val2_i [1/1] 3.04ns
._crit_edge_ifconv:28  %p_Val2_i = sub i49 0, %p_Val2_13

ST_3: p_Val2_18 [1/1] 1.37ns
._crit_edge_ifconv:29  %p_Val2_18 = select i1 %tmp_14, i49 %p_Val2_i, i49 %p_Val2_13

ST_3: p_Result_i3_i [1/1] 0.00ns
._crit_edge_ifconv:30  %p_Result_i3_i = call i18 @_ssdm_op_PartSelect.i18.i49.i32.i32(i49 %p_Val2_18, i32 31, i32 48) nounwind


 <State 4>: 6.77ns
ST_4: p_i [1/1] 1.72ns
._crit_edge_ifconv:9  %p_i = add i8 -125, %loc_V

ST_4: storemerge_i [1/1] 0.00ns (grouped into LUT with out node Ex_V)
._crit_edge_ifconv:10  %storemerge_i = select i1 %closepath, i8 %p_i, i8 0

ST_4: p_Result_14 [1/1] 0.00ns
._crit_edge_ifconv:31  %p_Result_14 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %p_Result_i3_i, i1 true) nounwind

ST_4: p_Result_15 [1/1] 0.00ns
._crit_edge_ifconv:32  %p_Result_15 = call i19 @llvm.part.select.i19(i19 %p_Result_14, i32 18, i32 0) nounwind

ST_4: p_Result_16 [1/1] 0.00ns
._crit_edge_ifconv:33  %p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 -1, i19 %p_Result_15) nounwind

ST_4: val_assign [1/1] 3.21ns
._crit_edge_ifconv:34  %val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_16, i1 true) nounwind

ST_4: Mx_zeros_V [1/1] 0.00ns
._crit_edge_ifconv:35  %Mx_zeros_V = trunc i32 %val_assign to i5

ST_4: tmp_61_i [1/1] 0.00ns
._crit_edge_ifconv:36  %tmp_61_i = zext i5 %Mx_zeros_V to i49

ST_4: p_Val2_22 [1/1] 3.56ns
._crit_edge_ifconv:37  %p_Val2_22 = shl i49 %p_Val2_18, %tmp_61_i

ST_4: p_Val2_23 [1/1] 0.00ns
._crit_edge_ifconv:38  %p_Val2_23 = call i31 @_ssdm_op_PartSelect.i31.i49.i32.i32(i49 %p_Val2_22, i32 18, i32 48)

ST_4: tmp_16 [1/1] 0.00ns
._crit_edge_ifconv:39  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_22, i32 17)

ST_4: tmp_64_i [1/1] 0.00ns (grouped into LUT with out node Ex_V)
._crit_edge_ifconv:42  %tmp_64_i = zext i5 %Mx_zeros_V to i8

ST_4: Ex_V [1/1] 1.72ns (out node of the LUT)
._crit_edge_ifconv:43  %Ex_V = sub i8 %storemerge_i, %tmp_64_i

ST_4: isNeg [1/1] 0.00ns
._crit_edge_ifconv:45  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)


 <State 5>: 8.35ns
ST_5: tmp_63_i [1/1] 0.00ns
._crit_edge_ifconv:40  %tmp_63_i = zext i1 %tmp_16 to i31

ST_5: p_Val2_31 [1/1] 2.44ns
._crit_edge_ifconv:41  %p_Val2_31 = add i31 %p_Val2_23, %tmp_63_i

ST_5: sh_i_cast [1/1] 0.00ns
._crit_edge_ifconv:44  %sh_i_cast = sext i8 %Ex_V to i9

ST_5: tmp_66_i [1/1] 1.72ns
._crit_edge_ifconv:46  %tmp_66_i = sub i9 0, %sh_i_cast

ST_5: sh_assign [1/1] 1.37ns
._crit_edge_ifconv:47  %sh_assign = select i1 %isNeg, i9 %tmp_66_i, i9 %sh_i_cast

ST_5: sh_assign_1_i_cast1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:48  %sh_assign_1_i_cast1 = sext i9 %sh_assign to i32

ST_5: sh_assign_1_i_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:49  %sh_assign_1_i_cast = sext i9 %sh_assign to i31

ST_5: tmp_67_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:50  %tmp_67_i = zext i31 %p_Val2_31 to i32

ST_5: tmp_68_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:51  %tmp_68_i = lshr i31 %p_Val2_31, %sh_assign_1_i_cast

ST_5: tmp_68_i_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:52  %tmp_68_i_cast = zext i31 %tmp_68_i to i32

ST_5: tmp_70_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:53  %tmp_70_i = shl i32 %tmp_67_i, %sh_assign_1_i_cast1

ST_5: p_Val2_0_i234_in_i [1/1] 2.80ns (out node of the LUT)
._crit_edge_ifconv:54  %p_Val2_0_i234_in_i = select i1 %isNeg, i32 %tmp_68_i_cast, i32 %tmp_70_i

ST_5: p_Result_s_45 [1/1] 0.00ns
._crit_edge_ifconv:55  %p_Result_s_45 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 24, i32 30)

ST_5: p_Val2_3 [1/1] 0.00ns
._crit_edge_ifconv:56  %p_Val2_3 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 7, i32 23)

ST_5: tmp_s [1/1] 0.00ns
._crit_edge_ifconv:57  %tmp_s = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 15, i32 23)

ST_5: sel_tmp [1/1] 1.62ns
._crit_edge_ifconv:61  %sel_tmp = icmp eq i3 %p_Val2_30, 1

ST_5: sel_tmp1 [1/1] 1.62ns
._crit_edge_ifconv:62  %sel_tmp1 = icmp eq i3 %p_Val2_30, 2

ST_5: sel_tmp2 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:63  %sel_tmp2 = or i1 %sel_tmp1, %sel_tmp

ST_5: not_sel_tmp [1/1] 1.62ns
._crit_edge_ifconv:64  %not_sel_tmp = icmp ne i3 %p_Val2_30, 3

ST_5: not_sel_tmp1 [1/1] 1.62ns
._crit_edge_ifconv:65  %not_sel_tmp1 = icmp ne i3 %p_Val2_30, -4

ST_5: tmp7 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:66  %tmp7 = and i1 %not_sel_tmp, %not_sel_tmp1

ST_5: sel_tmp3 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:67  %sel_tmp3 = and i1 %tmp7, %sel_tmp2

ST_5: sel_tmp4 [1/1] 1.62ns
._crit_edge_ifconv:68  %sel_tmp4 = icmp eq i3 %p_Val2_30, -3

ST_5: sel_tmp5 [1/1] 1.62ns
._crit_edge_ifconv:69  %sel_tmp5 = icmp eq i3 %p_Val2_30, -2

ST_5: tmp8 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:70  %tmp8 = or i1 %sel_tmp3, %sel_tmp5

ST_5: sin_basis [1/1] 1.37ns (out node of the LUT)
._crit_edge_ifconv:71  %sin_basis = or i1 %tmp8, %sel_tmp4

ST_5: p_Result_17 [1/1] 0.00ns
._crit_edge_ifconv:72  %p_Result_17 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_s_45)

ST_5: tmp_2 [1/1] 0.00ns
._crit_edge_ifconv:75  %tmp_2 = zext i8 %p_Result_17 to i64

ST_5: hls_sin_cos_K0_V_addr [1/1] 0.00ns
._crit_edge_ifconv:76  %hls_sin_cos_K0_V_addr = getelementptr [256 x i30]* @hls_sin_cos_K0_V, i64 0, i64 %tmp_2

ST_5: p_Val2_s [2/2] 2.45ns
._crit_edge_ifconv:77  %p_Val2_s = load i30* %hls_sin_cos_K0_V_addr, align 4

ST_5: hls_sin_cos_K1_V_addr [1/1] 0.00ns
._crit_edge_ifconv:80  %hls_sin_cos_K1_V_addr = getelementptr [256 x i23]* @hls_sin_cos_K1_V, i64 0, i64 %tmp_2

ST_5: hls_sin_cos_K1_V_load [2/2] 2.45ns
._crit_edge_ifconv:81  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

ST_5: hls_sin_cos_K2_V_addr [1/1] 0.00ns
._crit_edge_ifconv:86  %hls_sin_cos_K2_V_addr = getelementptr [256 x i15]* @hls_sin_cos_K2_V, i64 0, i64 %tmp_2

ST_5: hls_sin_cos_K2_V_load [2/2] 2.46ns
._crit_edge_ifconv:87  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2


 <State 6>: 6.38ns
ST_6: OP1_V_3 [1/1] 0.00ns
._crit_edge_ifconv:58  %OP1_V_3 = zext i9 %tmp_s to i18

ST_6: p_Val2_4 [1/1] 6.38ns
._crit_edge_ifconv:59  %p_Val2_4 = mul i18 %OP1_V_3, %OP1_V_3

ST_6: tmp_1 [1/1] 0.00ns
._crit_edge_ifconv:60  %tmp_1 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %p_Val2_4, i32 1, i32 17)

ST_6: p_Val2_s [1/2] 2.45ns
._crit_edge_ifconv:77  %p_Val2_s = load i30* %hls_sin_cos_K0_V_addr, align 4

ST_6: hls_sin_cos_K1_V_load [1/2] 2.45ns
._crit_edge_ifconv:81  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

ST_6: hls_sin_cos_K2_V_load [1/2] 2.46ns
._crit_edge_ifconv:87  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2


 <State 7>: 6.38ns
ST_7: OP1_V [1/1] 0.00ns
._crit_edge_ifconv:79  %OP1_V = zext i17 %p_Val2_3 to i40

ST_7: OP2_V_1 [1/1] 0.00ns
._crit_edge_ifconv:82  %OP2_V_1 = sext i23 %hls_sin_cos_K1_V_load to i40

ST_7: p_Val2_6 [1/1] 6.38ns
._crit_edge_ifconv:83  %p_Val2_6 = mul i40 %OP2_V_1, %OP1_V

ST_7: tmp_3 [1/1] 0.00ns
._crit_edge_ifconv:84  %tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %p_Val2_6, i32 16, i32 39)

ST_7: OP1_V_1 [1/1] 0.00ns
._crit_edge_ifconv:85  %OP1_V_1 = zext i17 %tmp_1 to i32

ST_7: OP2_V_2 [1/1] 0.00ns
._crit_edge_ifconv:88  %OP2_V_2 = sext i15 %hls_sin_cos_K2_V_load to i32

ST_7: p_Val2_7 [1/1] 6.38ns
._crit_edge_ifconv:89  %p_Val2_7 = mul i32 %OP1_V_1, %OP2_V_2

ST_7: tmp_4 [1/1] 0.00ns
._crit_edge_ifconv:90  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_7, i32 16, i32 31)


 <State 8>: 3.94ns
ST_8: p_Val2_8 [1/1] 0.00ns
._crit_edge_ifconv:78  %p_Val2_8 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %p_Val2_s, i1 false)

ST_8: tmp_5 [1/1] 0.00ns
._crit_edge_ifconv:91  %tmp_5 = sext i31 %p_Val2_8 to i32

ST_8: tmp_6 [1/1] 0.00ns
._crit_edge_ifconv:92  %tmp_6 = sext i24 %tmp_3 to i32

ST_8: p_Val2_9 [1/1] 1.97ns
._crit_edge_ifconv:93  %p_Val2_9 = add nsw i32 %tmp_5, %tmp_6

ST_8: tmp_53_cast [1/1] 0.00ns
._crit_edge_ifconv:94  %tmp_53_cast = sext i16 %tmp_4 to i32

ST_8: r_V [1/1] 1.97ns
._crit_edge_ifconv:95  %r_V = add i32 %p_Val2_9, %tmp_53_cast


 <State 9>: 7.45ns
ST_9: Mx_V_ret_s [1/1] 1.37ns
._crit_edge_ifconv:74  %Mx_V_ret_s = select i1 %sin_basis, i31 %p_Val2_31, i31 -1

ST_9: OP1_V_2_cast [1/1] 0.00ns
._crit_edge_ifconv:96  %OP1_V_2_cast = sext i32 %r_V to i62

ST_9: OP2_V_3_cast [1/1] 0.00ns
._crit_edge_ifconv:97  %OP2_V_3_cast = zext i31 %Mx_V_ret_s to i62

ST_9: p_Val2_25 [6/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 10>: 6.08ns
ST_10: p_Val2_25 [5/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 11>: 6.08ns
ST_11: p_Val2_25 [4/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 12>: 6.08ns
ST_12: p_Val2_25 [3/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 13>: 6.08ns
ST_13: p_Val2_25 [2/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 14>: 6.08ns
ST_14: Ex_V_ret_s [1/1] 0.00ns (grouped into LUT with out node r_V_1)
._crit_edge_ifconv:73  %Ex_V_ret_s = select i1 %sin_basis, i8 %Ex_V, i8 0

ST_14: p_Val2_25 [1/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

ST_14: p_0 [1/1] 0.00ns
._crit_edge_ifconv:99  %p_0 = call i31 @_ssdm_op_PartSelect.i31.i62.i32.i32(i62 %p_Val2_25, i32 31, i32 61)

ST_14: rhs_V [1/1] 0.00ns (grouped into LUT with out node r_V_1)
._crit_edge_ifconv:100  %rhs_V = sext i8 %Ex_V_ret_s to i9

ST_14: r_V_1 [1/1] 1.72ns (out node of the LUT)
._crit_edge_ifconv:101  %r_V_1 = sub i9 0, %rhs_V

ST_14: resultf [2/2] 0.00ns
._crit_edge_ifconv:102  %resultf = call fastcc float @"dut_my_to_float<31, 1>"(i31 %p_0, i9 %r_V_1) nounwind


 <State 15>: 8.14ns
ST_15: stg_125 [1/1] 0.00ns
._crit_edge_ifconv:1  call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @hls_sin_cos_K0_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_15: stg_126 [1/1] 0.00ns
._crit_edge_ifconv:2  call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @hls_sin_cos_K1_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_15: stg_127 [1/1] 0.00ns
._crit_edge_ifconv:3  call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @hls_sin_cos_K2_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_15: stg_128 [1/1] 0.00ns
._crit_edge_ifconv:12  call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @hls_ref_4oPi_table_100_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_15: resultf [1/2] 6.77ns
._crit_edge_ifconv:102  %resultf = call fastcc float @"dut_my_to_float<31, 1>"(i31 %p_0, i9 %r_V_1) nounwind

ST_15: p_Val2_26 [1/1] 0.00ns
._crit_edge_ifconv:103  %p_Val2_26 = bitcast float %resultf to i32

ST_15: p_Result_18 [1/1] 0.00ns
._crit_edge_ifconv:104  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_26, i32 31)

ST_15: p_Result_19 [1/1] 0.00ns
._crit_edge_ifconv:105  %p_Result_19 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_s, i3 %p_Val2_30)

ST_15: k_V_off1 [1/1] 0.80ns
._crit_edge_ifconv:106  %k_V_off1 = add i3 -1, %p_Val2_30

ST_15: tmp_19 [1/1] 0.00ns
._crit_edge_ifconv:107  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off1, i32 1, i32 2)

ST_15: icmp [1/1] 1.36ns
._crit_edge_ifconv:108  %icmp = icmp eq i2 %tmp_19, 0

ST_15: stg_136 [1/1] 0.00ns
._crit_edge_ifconv:109  br i1 %icmp, label %switch.early.test57, label %switch.early.test

ST_15: p_old [1/1] 0.80ns
switch.early.test:0  %p_old = add i3 %p_Val2_30, 3

ST_15: tmp_22 [1/1] 0.00ns
switch.early.test:1  %tmp_22 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_old, i32 1, i32 2)

ST_15: icmp1 [1/1] 1.36ns
switch.early.test:2  %icmp1 = icmp eq i2 %tmp_22, 0

ST_15: stg_140 [1/1] 0.00ns
switch.early.test:3  br i1 %icmp1, label %1, label %0

ST_15: k_V_off2 [1/1] 0.80ns
switch.early.test57:0  %k_V_off2 = add i3 %p_Val2_30, -3

ST_15: tmp_20 [1/1] 0.00ns
switch.early.test57:1  %tmp_20 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off2, i32 1, i32 2)

ST_15: icmp5 [1/1] 1.36ns
switch.early.test57:2  %icmp5 = icmp ne i2 %tmp_20, 0

ST_15: k_V_off [1/1] 0.80ns
switch.early.test57:3  %k_V_off = add i3 %p_Val2_30, 3

ST_15: tmp_21 [1/1] 0.00ns
switch.early.test57:4  %tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off, i32 1, i32 2)

ST_15: icmp8 [1/1] 1.36ns
switch.early.test57:5  %icmp8 = icmp eq i2 %tmp_21, 0

ST_15: or_cond1 [1/1] 1.37ns
switch.early.test57:6  %or_cond1 = or i1 %icmp5, %icmp8

ST_15: stg_148 [1/1] 0.00ns
switch.early.test57:7  br i1 %or_cond1, label %1, label %0

ST_15: stg_149 [1/1] 1.91ns
:0  switch i4 %p_Result_19, label %._crit_edge273_ifconv [
    i4 -4, label %branch20
    i4 -5, label %branch19
    i4 -6, label %branch18
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
    i4 -7, label %branch17
  ]

ST_15: stg_150 [1/1] 1.57ns
branch17:0  br label %._crit_edge273_ifconv

ST_15: stg_151 [1/1] 1.57ns
branch14:0  br label %._crit_edge273_ifconv

ST_15: stg_152 [1/1] 1.57ns
branch13:0  br label %._crit_edge273_ifconv

ST_15: stg_153 [1/1] 1.57ns
branch12:0  br label %._crit_edge273_ifconv

ST_15: stg_154 [1/1] 1.57ns
branch11:0  br label %._crit_edge273_ifconv

ST_15: stg_155 [1/1] 1.57ns
branch18:0  br label %._crit_edge273_ifconv

ST_15: stg_156 [1/1] 1.57ns
branch19:0  br label %._crit_edge273_ifconv

ST_15: stg_157 [1/1] 1.57ns
branch20:0  br label %._crit_edge273_ifconv

ST_15: stg_158 [1/1] 1.91ns
:0  switch i4 %p_Result_19, label %._crit_edge273_ifconv [
    i4 -3, label %branch37
    i4 -5, label %branch35
    i4 2, label %branch26
    i4 -6, label %branch34
    i4 4, label %branch28
    i4 5, label %branch29
    i4 -8, label %branch32
    i4 7, label %branch31
  ]

ST_15: stg_159 [1/1] 1.57ns
branch31:0  br label %._crit_edge273_ifconv

ST_15: stg_160 [1/1] 1.57ns
branch32:0  br label %._crit_edge273_ifconv

ST_15: stg_161 [1/1] 1.57ns
branch29:0  br label %._crit_edge273_ifconv

ST_15: stg_162 [1/1] 1.57ns
branch28:0  br label %._crit_edge273_ifconv

ST_15: stg_163 [1/1] 1.57ns
branch34:0  br label %._crit_edge273_ifconv

ST_15: stg_164 [1/1] 1.57ns
branch26:0  br label %._crit_edge273_ifconv

ST_15: stg_165 [1/1] 1.57ns
branch35:0  br label %._crit_edge273_ifconv

ST_15: stg_166 [1/1] 1.57ns
branch37:0  br label %._crit_edge273_ifconv

ST_15: tmp_7 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:0  %tmp_7 = phi i1 [ true, %branch11 ], [ true, %branch12 ], [ true, %branch13 ], [ true, %branch14 ], [ true, %branch17 ], [ true, %branch18 ], [ true, %branch19 ], [ true, %branch20 ], [ true, %branch26 ], [ true, %branch28 ], [ true, %branch29 ], [ true, %branch31 ], [ true, %branch32 ], [ true, %branch34 ], [ true, %branch35 ], [ true, %branch37 ], [ false, %0 ], [ false, %1 ]

ST_15: p_Result_12 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:1  %p_Result_12 = or i1 %tmp_7, %p_Result_18

ST_15: tmp_8 [1/1] 2.00ns
._crit_edge273_ifconv:2  %tmp_8 = icmp eq i8 %loc_V, 0

ST_15: tmp_9 [1/1] 2.39ns
._crit_edge273_ifconv:3  %tmp_9 = icmp eq i23 %loc_V_1, 0

ST_15: or_cond [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:4  %or_cond = and i1 %tmp_8, %tmp_9

ST_15: tmp_i [1/1] 2.00ns
._crit_edge273_ifconv:5  %tmp_i = icmp eq i8 %loc_V, -1

ST_15: tmp_23 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:6  %tmp_23 = trunc i32 %p_Val2_26 to i31

ST_15: p_Result_20 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:7  %p_Result_20 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_12, i31 %tmp_23)

ST_15: ret_i_i [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:8  %ret_i_i = bitcast i32 %p_Result_20 to float

ST_15: sel_tmp6_demorgan [1/1] 0.00ns (grouped into LUT with out node sel_tmp7)
._crit_edge273_ifconv:9  %sel_tmp6_demorgan = and i1 %tmp_8, %tmp_9

ST_15: sel_tmp6 [1/1] 0.00ns (grouped into LUT with out node sel_tmp7)
._crit_edge273_ifconv:10  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_15: sel_tmp7 [1/1] 1.37ns (out node of the LUT)
._crit_edge273_ifconv:11  %sel_tmp7 = and i1 %tmp_i, %sel_tmp6

ST_15: sel_tmp8 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:12  %sel_tmp8 = select i1 %sel_tmp7, float 0x7FFFFFFFE0000000, float 1.000000e+00

ST_15: tmp_10 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:13  %tmp_10 = or i1 %sel_tmp7, %or_cond

ST_15: p_s [1/1] 1.37ns (out node of the LUT)
._crit_edge273_ifconv:14  %p_s = select i1 %tmp_10, float %sel_tmp8, float %ret_i_i

ST_15: stg_182 [1/1] 0.00ns
._crit_edge273_ifconv:15  ret float %p_s



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
