Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto d927fc97b4c94d61828d64ced361c9df --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Timer.sv" Line 2. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer_tb
WARNING: [XSIM 43-3368] "C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject/teamproject.srcs/sim_1/new/timer_tb.sv" Line 41. Negative delay (-1000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
