Time resolution is 1 ps
$stop called at time : 98 ns : File "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sim_1/new/stack_test.v" Line 101
