# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -suppress 12110 -i -t ps source_work.tb_ahb_tx_cdl 
# Start time: 10:08:41 on Apr 28,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
do /home/ecegrid/a/mg56/ECE337_CDL/wave1.do
# ** Error: (vish-4014) No objects found matching '/tb_ahb_tx_cdl/DUT/AHB/present_value'.
# Executing ONERROR command at macro /home/ecegrid/a/mg56/ECE337_CDL/wave1.do line 36
# ** Error: (vish-4014) No objects found matching '/tb_ahb_tx_cdl/DUT/AHB/past_value'.
# Executing ONERROR command at macro /home/ecegrid/a/mg56/ECE337_CDL/wave1.do line 37
run -all
# ** Error: Incorrect 'dmode' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 370 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'dplus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 370 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'dminus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 370 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : source/tb_ahb_tx_cdl.sv(387)
#    Time: 380100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at source/tb_ahb_tx_cdl.sv line 387
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/DUT/AHB/prev_tx_transfer_active
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'dmode' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 370 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'dplus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 370 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'dminus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 370 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : source/tb_ahb_tx_cdl.sv(387)
#    Time: 380100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at source/tb_ahb_tx_cdl.sv line 387
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 10:12:02 on Apr 28,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv 
# -- Compiling module tb_ahb_tx_cdl
# 
# Top level modules:
# 	tb_ahb_tx_cdl
# End time: 10:12:02 on Apr 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'dmode' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 470 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'dplus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 470 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'dminus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 470 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv(387)
#    Time: 480100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv line 387
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/DUT/TX/tx_packet_data
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'dmode' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 470 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'dplus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 470 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'dminus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 470 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv(387)
#    Time: 480100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv line 387
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 10:16:32 on Apr 28,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv 
# -- Compiling module tb_ahb_tx_cdl
# 
# Top level modules:
# 	tb_ahb_tx_cdl
# End time: 10:16:32 on Apr 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'dmode' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 670 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'dplus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 670 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'dminus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 670 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv(387)
#    Time: 680100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv line 387
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'dmode' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 670 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'dplus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 670 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'dminus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 670 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv(387)
#    Time: 680100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv line 387
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 10:17:36 on Apr 28,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv 
# -- Compiling module tb_ahb_tx_cdl
# 
# Top level modules:
# 	tb_ahb_tx_cdl
# End time: 10:17:36 on Apr 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'dmode' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 1270 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'dplus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 1270 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'dminus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 1270 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv(387)
#    Time: 1280100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv line 387
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/DUT/TX/ENC/end_packet
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'dmode' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 1270 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'dplus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 1270 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'dminus_out' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 1270 ns  Scope: tb_ahb_tx_cdl.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv(387)
#    Time: 1280100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_tx_cdl.sv line 387
