WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 26069363 heartbeat IPC: 0.424281 cumulative IPC: 0.424281 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 49542636 heartbeat IPC: 0.426017 cumulative IPC: 0.425147 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 73082828 heartbeat IPC: 0.424806 cumulative IPC: 0.425033 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 96622849 heartbeat IPC: 0.424809 cumulative IPC: 0.424977 (Simulation time: 0 hr 3 min 59 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 120159653 heartbeat IPC: 0.424867 cumulative IPC: 0.424955 (Simulation time: 0 hr 4 min 55 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 117659610 cumulative IPC: 0.424955 (Simulation time: 0 hr 4 min 55 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 117659610 (Simulation time: 0 hr 4 min 55 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.424955 instructions: 50000002 cycles: 117659610
CPU 0 Branch Prediction Accuracy: 87.8417% MPKI: 31.1734 Average ROB Occupancy at Mispredict: 12.9141
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1623
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     903879  HIT:      13863  MISS:     890016
LLC LOAD         ACCESS:     900509  HIT:      12423  MISS:     888086
LLC RFO          ACCESS:        303  HIT:          0  MISS:        303
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        989  HIT:        867  MISS:        122
LLC TRANSLATION  ACCESS:       2078  HIT:        573  MISS:       1505
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 78.8911 cycles
cpu0_DTLB TOTAL       ACCESS:   13572375  HIT:   13497419  MISS:      74956
cpu0_DTLB LOAD         ACCESS:   13572375  HIT:   13497419  MISS:      74956
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 49.1832 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16660921  HIT:   13494341  MISS:    3166580
cpu0_L1D LOAD         ACCESS:   11793107  HIT:    8629263  MISS:    3163844
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4852406  HIT:    4852010  MISS:        396
cpu0_L1D TRANSLATION  ACCESS:      15408  HIT:      13068  MISS:       2340
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.2536 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1206652  HIT:     303480  MISS:     903172
cpu0_L2C LOAD         ACCESS:    1201422  HIT:     300913  MISS:     900509
cpu0_L2C RFO          ACCESS:        303  HIT:          0  MISS:        303
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       2622  HIT:       2340  MISS:        282
cpu0_L2C TRANSLATION  ACCESS:       2305  HIT:        227  MISS:       2078
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 98.721 cycles
cpu0_STLB TOTAL       ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB LOAD         ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 232.708 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     838655
  ROW_BUFFER_MISS:      51239
 AVG DBUS CONGESTED CYCLE:    3.86433
 WQ ROW_BUFFER_HIT:        647
  ROW_BUFFER_MISS:        337  FULL:          0
