<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: src/cmsis_include/component/smc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">smc.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*                       SAM Software Package License                           */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/* All rights reserved.                                                         */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* this software without specific prior written permission.                     */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifndef _SAM3XA_SMC_COMPONENT_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define _SAM3XA_SMC_COMPONENT_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structSmcCs__number.html">   41</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structSmcCs__number.html#a4357a8090da91516ab58baa891547485">   42</a></span>  __IO uint32_t <a class="code hl_variable" href="structSmcCs__number.html#a4357a8090da91516ab58baa891547485">SMC_SETUP</a>;   </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structSmcCs__number.html#af67a89be9275ad71ad3c5a380e8971b5">   43</a></span>  __IO uint32_t <a class="code hl_variable" href="structSmcCs__number.html#af67a89be9275ad71ad3c5a380e8971b5">SMC_PULSE</a>;   </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structSmcCs__number.html#a42516353dc8e3b13854b36d1a5ac017a">   44</a></span>  __IO uint32_t <a class="code hl_variable" href="structSmcCs__number.html#a42516353dc8e3b13854b36d1a5ac017a">SMC_CYCLE</a>;   </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structSmcCs__number.html#af95b65a758dfcce14593409962bede29">   45</a></span>  __IO uint32_t <a class="code hl_variable" href="structSmcCs__number.html#af95b65a758dfcce14593409962bede29">SMC_TIMINGS</a>; </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structSmcCs__number.html#acfee80d4a6702b950e2950f8a3935170">   46</a></span>  __IO uint32_t <a class="code hl_variable" href="structSmcCs__number.html#acfee80d4a6702b950e2950f8a3935170">SMC_MODE</a>;    </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>} <a class="code hl_struct" href="structSmcCs__number.html">SmcCs_number</a>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define SMCCS_NUMBER_NUMBER 8</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structSmc.html">   50</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structSmc.html#a978c96db7247c2c20112952a355f2101">   51</a></span>  __IO uint32_t     <a class="code hl_variable" href="structSmc.html#a978c96db7247c2c20112952a355f2101">SMC_CFG</a>;                            </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structSmc.html#a98b61a26af7376eead0b9eda2bbb6362">   52</a></span>  __O  uint32_t     <a class="code hl_variable" href="structSmc.html#a98b61a26af7376eead0b9eda2bbb6362">SMC_CTRL</a>;                           </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structSmc.html#a34ace03a9e2508e8e02f575a3983838e">   53</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a34ace03a9e2508e8e02f575a3983838e">SMC_SR</a>;                             </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structSmc.html#a02b819ee65ee0f4f5373d28f331e6673">   54</a></span>  __O  uint32_t     <a class="code hl_variable" href="structSmc.html#a02b819ee65ee0f4f5373d28f331e6673">SMC_IER</a>;                            </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structSmc.html#a4027d8d353133acd84da9e2b5b49099a">   55</a></span>  __O  uint32_t     <a class="code hl_variable" href="structSmc.html#a4027d8d353133acd84da9e2b5b49099a">SMC_IDR</a>;                            </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structSmc.html#a229aac1f1120353e221fcd448f335b7c">   56</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a229aac1f1120353e221fcd448f335b7c">SMC_IMR</a>;                            </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structSmc.html#ae68058315445a89857fce8af972b5d9e">   57</a></span>  __IO uint32_t     <a class="code hl_variable" href="structSmc.html#ae68058315445a89857fce8af972b5d9e">SMC_ADDR</a>;                           </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structSmc.html#a44e5bdcbb1bc64e7e52d9ba41f65bc5b">   58</a></span>  __IO uint32_t     <a class="code hl_variable" href="structSmc.html#a44e5bdcbb1bc64e7e52d9ba41f65bc5b">SMC_BANK</a>;                           </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structSmc.html#a77957a13952c33a5ebc10681624ddd31">   59</a></span>  __O  uint32_t     <a class="code hl_variable" href="structSmc.html#a77957a13952c33a5ebc10681624ddd31">SMC_ECC_CTRL</a>;                       </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structSmc.html#a5c083e4b46f67dfded4f79ccfdb9f3d0">   60</a></span>  __IO uint32_t     <a class="code hl_variable" href="structSmc.html#a5c083e4b46f67dfded4f79ccfdb9f3d0">SMC_ECC_MD</a>;                         </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structSmc.html#a575f353e27ba9007234d7a14447a05e6">   61</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a575f353e27ba9007234d7a14447a05e6">SMC_ECC_SR1</a>;                        </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structSmc.html#ab89c53e5ddf9ec024dd48bfd27ed8005">   62</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#ab89c53e5ddf9ec024dd48bfd27ed8005">SMC_ECC_PR0</a>;                        </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structSmc.html#a8c098ee1523c4ad107e5869ceed53a1e">   63</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a8c098ee1523c4ad107e5869ceed53a1e">SMC_ECC_PR1</a>;                        </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structSmc.html#aebb0a7290fdc342f80d06061c8227c3e">   64</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#aebb0a7290fdc342f80d06061c8227c3e">SMC_ECC_SR2</a>;                        </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structSmc.html#afb4b61e99f5328a38323beaef784b4c1">   65</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#afb4b61e99f5328a38323beaef784b4c1">SMC_ECC_PR2</a>;                        </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structSmc.html#aa2fc49a4051e3a18dbeafed428b21098">   66</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#aa2fc49a4051e3a18dbeafed428b21098">SMC_ECC_PR3</a>;                        </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structSmc.html#ae6c351f0494602f519c04f46398ff6e3">   67</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#ae6c351f0494602f519c04f46398ff6e3">SMC_ECC_PR4</a>;                        </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structSmc.html#a8cf6cec1a511470c51debae32f3b92e2">   68</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a8cf6cec1a511470c51debae32f3b92e2">SMC_ECC_PR5</a>;                        </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structSmc.html#a5152bbbc3d1fb3a8e55aa15057dc1044">   69</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a5152bbbc3d1fb3a8e55aa15057dc1044">SMC_ECC_PR6</a>;                        </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structSmc.html#a5ccd0d18f5a11884c6ffd07e967e8e06">   70</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a5ccd0d18f5a11884c6ffd07e967e8e06">SMC_ECC_PR7</a>;                        </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structSmc.html#a3598ffd49136a4a67e1faf2b9b2b31d9">   71</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a3598ffd49136a4a67e1faf2b9b2b31d9">SMC_ECC_PR8</a>;                        </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structSmc.html#ae638d9eb98141c1852ef395781e776f1">   72</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#ae638d9eb98141c1852ef395781e776f1">SMC_ECC_PR9</a>;                        </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structSmc.html#a4181cbef71c91a70f8fe8a9f7261d62f">   73</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a4181cbef71c91a70f8fe8a9f7261d62f">SMC_ECC_PR10</a>;                       </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structSmc.html#a219a01426b81cafe5ae58deac7933e17">   74</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a219a01426b81cafe5ae58deac7933e17">SMC_ECC_PR11</a>;                       </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structSmc.html#adb1820b2d7ab6e447de6885c09569d25">   75</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#adb1820b2d7ab6e447de6885c09569d25">SMC_ECC_PR12</a>;                       </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structSmc.html#a17cdf1461e3f525f2ef7707bc3eacfe6">   76</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a17cdf1461e3f525f2ef7707bc3eacfe6">SMC_ECC_PR13</a>;                       </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structSmc.html#a0fca066946b6010bd973cddcb03b106d">   77</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a0fca066946b6010bd973cddcb03b106d">SMC_ECC_PR14</a>;                       </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structSmc.html#a61555624c14b9b2989a849bfdeec65c6">   78</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a61555624c14b9b2989a849bfdeec65c6">SMC_ECC_PR15</a>;                       </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structSmc.html#a6fb8cd6cbc7389d24dd8b2875c7d13e8">   79</a></span>       <a class="code hl_struct" href="structSmcCs__number.html">SmcCs_number</a> SMC_CS_NUMBER[SMCCS_NUMBER_NUMBER]; </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structSmc.html#a064ec51418cde07dd1281af2e8cc41dc">   80</a></span>  __IO uint32_t     <a class="code hl_variable" href="structSmc.html#a064ec51418cde07dd1281af2e8cc41dc">SMC_OCMS</a>;                           </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structSmc.html#a46b820e8828572b5dc7d4f23d02f283c">   81</a></span>  __O  uint32_t     <a class="code hl_variable" href="structSmc.html#a46b820e8828572b5dc7d4f23d02f283c">SMC_KEY1</a>;                           </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structSmc.html#a2eb3bbf5d49b0c04da8f55d78226a2cd">   82</a></span>  __O  uint32_t     <a class="code hl_variable" href="structSmc.html#a2eb3bbf5d49b0c04da8f55d78226a2cd">SMC_KEY2</a>;                           </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  __I  uint32_t     Reserved1[50];</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structSmc.html#abf8f6e42ca08b2f7f277f954a500ec6b">   84</a></span>  __O  uint32_t     <a class="code hl_variable" href="structSmc.html#abf8f6e42ca08b2f7f277f954a500ec6b">SMC_WPCR</a>;                           </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structSmc.html#a5a966b80123a48e786f00b8309a8b315">   85</a></span>  __I  uint32_t     <a class="code hl_variable" href="structSmc.html#a5a966b80123a48e786f00b8309a8b315">SMC_WPSR</a>;                           </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>} <a class="code hl_struct" href="structSmc.html">Smc</a>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* -------- SMC_CFG : (SMC Offset: 0x000) SMC NFC Configuration Register -------- */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define SMC_CFG_PAGESIZE_Pos 0</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define SMC_CFG_PAGESIZE_Msk (0x3u &lt;&lt; SMC_CFG_PAGESIZE_Pos) </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define SMC_CFG_PAGESIZE(value) ((SMC_CFG_PAGESIZE_Msk &amp; ((value) &lt;&lt; SMC_CFG_PAGESIZE_Pos)))</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define   SMC_CFG_PAGESIZE_PS512 (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define   SMC_CFG_PAGESIZE_PS1024 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define   SMC_CFG_PAGESIZE_PS2048 (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define   SMC_CFG_PAGESIZE_PS4096 (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define SMC_CFG_WSPARE (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define SMC_CFG_RSPARE (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define SMC_CFG_EDGECTRL (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define SMC_CFG_RBEDGE (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define SMC_CFG_DTOCYC_Pos 16</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define SMC_CFG_DTOCYC_Msk (0xfu &lt;&lt; SMC_CFG_DTOCYC_Pos) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define SMC_CFG_DTOCYC(value) ((SMC_CFG_DTOCYC_Msk &amp; ((value) &lt;&lt; SMC_CFG_DTOCYC_Pos)))</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define SMC_CFG_DTOMUL_Pos 20</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define SMC_CFG_DTOMUL_Msk (0x7u &lt;&lt; SMC_CFG_DTOMUL_Pos) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define SMC_CFG_DTOMUL(value) ((SMC_CFG_DTOMUL_Msk &amp; ((value) &lt;&lt; SMC_CFG_DTOMUL_Pos)))</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define   SMC_CFG_DTOMUL_X1 (0x0u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define   SMC_CFG_DTOMUL_X16 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define   SMC_CFG_DTOMUL_X128 (0x2u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define   SMC_CFG_DTOMUL_X256 (0x3u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define   SMC_CFG_DTOMUL_X1024 (0x4u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define   SMC_CFG_DTOMUL_X4096 (0x5u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define   SMC_CFG_DTOMUL_X65536 (0x6u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define   SMC_CFG_DTOMUL_X1048576 (0x7u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/* -------- SMC_CTRL : (SMC Offset: 0x004) SMC NFC Control Register -------- */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define SMC_CTRL_NFCEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define SMC_CTRL_NFCDIS (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* -------- SMC_SR : (SMC Offset: 0x008) SMC NFC Status Register -------- */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define SMC_SR_SMCSTS (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define SMC_SR_RB_RISE (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define SMC_SR_RB_FALL (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define SMC_SR_NFCBUSY (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define SMC_SR_NFCWR (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define SMC_SR_NFCSID_Pos 12</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define SMC_SR_NFCSID_Msk (0x7u &lt;&lt; SMC_SR_NFCSID_Pos) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define SMC_SR_XFRDONE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define SMC_SR_CMDDONE (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define SMC_SR_DTOE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define SMC_SR_UNDEF (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define SMC_SR_AWB (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define SMC_SR_NFCASE (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define SMC_SR_RB_EDGE0 (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* -------- SMC_IER : (SMC Offset: 0x00C) SMC NFC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define SMC_IER_RB_RISE (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define SMC_IER_RB_FALL (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define SMC_IER_XFRDONE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define SMC_IER_CMDDONE (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define SMC_IER_DTOE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define SMC_IER_UNDEF (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define SMC_IER_AWB (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define SMC_IER_NFCASE (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define SMC_IER_RB_EDGE0 (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* -------- SMC_IDR : (SMC Offset: 0x010) SMC NFC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define SMC_IDR_RB_RISE (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define SMC_IDR_RB_FALL (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define SMC_IDR_XFRDONE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define SMC_IDR_CMDDONE (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define SMC_IDR_DTOE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define SMC_IDR_UNDEF (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define SMC_IDR_AWB (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define SMC_IDR_NFCASE (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define SMC_IDR_RB_EDGE0 (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* -------- SMC_IMR : (SMC Offset: 0x014) SMC NFC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define SMC_IMR_RB_RISE (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define SMC_IMR_RB_FALL (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define SMC_IMR_XFRDONE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define SMC_IMR_CMDDONE (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define SMC_IMR_DTOE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define SMC_IMR_UNDEF (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define SMC_IMR_AWB (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define SMC_IMR_NFCASE (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define SMC_IMR_RB_EDGE0 (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/* -------- SMC_ADDR : (SMC Offset: 0x018) SMC NFC Address Cycle Zero Register -------- */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define SMC_ADDR_ADDR_CYCLE0_Pos 0</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define SMC_ADDR_ADDR_CYCLE0_Msk (0xffu &lt;&lt; SMC_ADDR_ADDR_CYCLE0_Pos) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define SMC_ADDR_ADDR_CYCLE0(value) ((SMC_ADDR_ADDR_CYCLE0_Msk &amp; ((value) &lt;&lt; SMC_ADDR_ADDR_CYCLE0_Pos)))</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/* -------- SMC_BANK : (SMC Offset: 0x01C) SMC Bank Address Register -------- */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define SMC_BANK_BANK_Pos 0</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define SMC_BANK_BANK_Msk (0x7u &lt;&lt; SMC_BANK_BANK_Pos) </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define SMC_BANK_BANK(value) ((SMC_BANK_BANK_Msk &amp; ((value) &lt;&lt; SMC_BANK_BANK_Pos)))</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/* -------- SMC_ECC_CTRL : (SMC Offset: 0x020) SMC ECC Control Register -------- */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define SMC_ECC_CTRL_RST (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define SMC_ECC_CTRL_SWRST (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/* -------- SMC_ECC_MD : (SMC Offset: 0x024) SMC ECC Mode Register -------- */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_Pos 0</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_Msk (0x3u &lt;&lt; SMC_ECC_MD_ECC_PAGESIZE_Pos) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE(value) ((SMC_ECC_MD_ECC_PAGESIZE_Msk &amp; ((value) &lt;&lt; SMC_ECC_MD_ECC_PAGESIZE_Pos)))</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define   SMC_ECC_MD_ECC_PAGESIZE_PS512 (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define   SMC_ECC_MD_ECC_PAGESIZE_PS1024 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define   SMC_ECC_MD_ECC_PAGESIZE_PS2048 (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define   SMC_ECC_MD_ECC_PAGESIZE_PS4096 (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_Pos 4</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_Msk (0x3u &lt;&lt; SMC_ECC_MD_TYPCORREC_Pos) </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define SMC_ECC_MD_TYPCORREC(value) ((SMC_ECC_MD_TYPCORREC_Msk &amp; ((value) &lt;&lt; SMC_ECC_MD_TYPCORREC_Pos)))</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define   SMC_ECC_MD_TYPCORREC_CPAGE (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define   SMC_ECC_MD_TYPCORREC_C256B (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define   SMC_ECC_MD_TYPCORREC_C512B (0x2u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/* -------- SMC_ECC_SR1 : (SMC Offset: 0x028) SMC ECC Status 1 Register -------- */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define SMC_ECC_SR1_RECERR0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define SMC_ECC_SR1_ECCERR0 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define SMC_ECC_SR1_MULERR0 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define SMC_ECC_SR1_RECERR1 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define SMC_ECC_SR1_ECCERR1 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define SMC_ECC_SR1_MULERR1 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define SMC_ECC_SR1_RECERR2 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define SMC_ECC_SR1_ECCERR2 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define SMC_ECC_SR1_MULERR2 (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define SMC_ECC_SR1_RECERR3 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define SMC_ECC_SR1_ECCERR3 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define SMC_ECC_SR1_MULERR3 (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define SMC_ECC_SR1_RECERR4 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define SMC_ECC_SR1_ECCERR4 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define SMC_ECC_SR1_MULERR4 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define SMC_ECC_SR1_RECERR5 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define SMC_ECC_SR1_ECCERR5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define SMC_ECC_SR1_MULERR5 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define SMC_ECC_SR1_RECERR6 (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define SMC_ECC_SR1_ECCERR6 (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define SMC_ECC_SR1_MULERR6 (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define SMC_ECC_SR1_RECERR7 (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define SMC_ECC_SR1_ECCERR7 (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define SMC_ECC_SR1_MULERR7 (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/* -------- SMC_ECC_PR0 : (SMC Offset: 0x02C) SMC ECC Parity 0 Register -------- */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define SMC_ECC_PR0_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define SMC_ECC_PR0_BITADDR_Msk (0xfu &lt;&lt; SMC_ECC_PR0_BITADDR_Pos) </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_Pos 4</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_Msk (0xfffu &lt;&lt; SMC_ECC_PR0_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define SMC_ECC_PR0_BITADDR_W9BIT_Pos 0</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define SMC_ECC_PR0_BITADDR_W9BIT_Msk (0x7u &lt;&lt; SMC_ECC_PR0_BITADDR_W9BIT_Pos) </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_W9BIT_Pos 3</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_W9BIT_Msk (0x1ffu &lt;&lt; SMC_ECC_PR0_WORDADDR_W9BIT_Pos) </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define SMC_ECC_PR0_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define SMC_ECC_PR0_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR0_NPARITY_Pos) </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define SMC_ECC_PR0_BITADDR_W8BIT_Pos 0</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define SMC_ECC_PR0_BITADDR_W8BIT_Msk (0x7u &lt;&lt; SMC_ECC_PR0_BITADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_W8BIT_Pos 3</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR0_WORDADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define SMC_ECC_PR0_NPARITY_W8BIT_Pos 12</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define SMC_ECC_PR0_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR0_NPARITY_W8BIT_Pos) </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/* -------- SMC_ECC_PR1 : (SMC Offset: 0x030) SMC ECC parity 1 Register -------- */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define SMC_ECC_PR1_NPARITY_Pos 0</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define SMC_ECC_PR1_NPARITY_Msk (0xffffu &lt;&lt; SMC_ECC_PR1_NPARITY_Pos) </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define SMC_ECC_PR1_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define SMC_ECC_PR1_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR1_BITADDR_Pos) </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define SMC_ECC_PR1_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define SMC_ECC_PR1_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR1_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define SMC_ECC_PR1_NPARITY_W9BIT_Pos 12</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define SMC_ECC_PR1_NPARITY_W9BIT_Msk (0xfffu &lt;&lt; SMC_ECC_PR1_NPARITY_W9BIT_Pos) </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define SMC_ECC_PR1_WORDADDR_W8BIT_Pos 3</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define SMC_ECC_PR1_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR1_WORDADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define SMC_ECC_PR1_NPARITY_W8BIT_Pos 12</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define SMC_ECC_PR1_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR1_NPARITY_W8BIT_Pos) </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">/* -------- SMC_ECC_SR2 : (SMC Offset: 0x034) SMC ECC status 2 Register -------- */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define SMC_ECC_SR2_RECERR8 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define SMC_ECC_SR2_ECCERR8 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define SMC_ECC_SR2_MULERR8 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define SMC_ECC_SR2_RECERR9 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define SMC_ECC_SR2_ECCERR9 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define SMC_ECC_SR2_MULERR9 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define SMC_ECC_SR2_RECERR10 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define SMC_ECC_SR2_ECCERR10 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define SMC_ECC_SR2_MULERR10 (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define SMC_ECC_SR2_RECERR11 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define SMC_ECC_SR2_ECCERR11 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define SMC_ECC_SR2_MULERR11 (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define SMC_ECC_SR2_RECERR12 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define SMC_ECC_SR2_ECCERR12 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define SMC_ECC_SR2_MULERR12 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define SMC_ECC_SR2_RECERR13 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define SMC_ECC_SR2_ECCERR13 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define SMC_ECC_SR2_MULERR13 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define SMC_ECC_SR2_RECERR14 (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define SMC_ECC_SR2_ECCERR14 (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define SMC_ECC_SR2_MULERR14 (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define SMC_ECC_SR2_RECERR15 (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define SMC_ECC_SR2_ECCERR15 (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define SMC_ECC_SR2_MULERR15 (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/* -------- SMC_ECC_PR2 : (SMC Offset: 0x038) SMC ECC parity 2 Register -------- */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define SMC_ECC_PR2_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define SMC_ECC_PR2_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR2_BITADDR_Pos) </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define SMC_ECC_PR2_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define SMC_ECC_PR2_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR2_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define SMC_ECC_PR2_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define SMC_ECC_PR2_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR2_NPARITY_Pos) </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define SMC_ECC_PR2_WORDADDR_W8BIT_Pos 3</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define SMC_ECC_PR2_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR2_WORDADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define SMC_ECC_PR2_NPARITY_W8BIT_Pos 12</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define SMC_ECC_PR2_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR2_NPARITY_W8BIT_Pos) </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/* -------- SMC_ECC_PR3 : (SMC Offset: 0x03C) SMC ECC parity 3 Register -------- */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define SMC_ECC_PR3_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define SMC_ECC_PR3_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR3_BITADDR_Pos) </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define SMC_ECC_PR3_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define SMC_ECC_PR3_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR3_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define SMC_ECC_PR3_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define SMC_ECC_PR3_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR3_NPARITY_Pos) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define SMC_ECC_PR3_WORDADDR_W8BIT_Pos 3</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define SMC_ECC_PR3_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR3_WORDADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define SMC_ECC_PR3_NPARITY_W8BIT_Pos 12</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define SMC_ECC_PR3_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR3_NPARITY_W8BIT_Pos) </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* -------- SMC_ECC_PR4 : (SMC Offset: 0x040) SMC ECC parity 4 Register -------- */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define SMC_ECC_PR4_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define SMC_ECC_PR4_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR4_BITADDR_Pos) </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define SMC_ECC_PR4_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define SMC_ECC_PR4_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR4_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define SMC_ECC_PR4_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define SMC_ECC_PR4_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR4_NPARITY_Pos) </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define SMC_ECC_PR4_WORDADDR_W8BIT_Pos 3</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define SMC_ECC_PR4_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR4_WORDADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define SMC_ECC_PR4_NPARITY_W8BIT_Pos 12</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#define SMC_ECC_PR4_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR4_NPARITY_W8BIT_Pos) </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/* -------- SMC_ECC_PR5 : (SMC Offset: 0x044) SMC ECC parity 5 Register -------- */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define SMC_ECC_PR5_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define SMC_ECC_PR5_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR5_BITADDR_Pos) </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define SMC_ECC_PR5_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define SMC_ECC_PR5_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR5_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define SMC_ECC_PR5_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define SMC_ECC_PR5_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR5_NPARITY_Pos) </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define SMC_ECC_PR5_WORDADDR_W8BIT_Pos 3</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define SMC_ECC_PR5_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR5_WORDADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define SMC_ECC_PR5_NPARITY_W8BIT_Pos 12</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define SMC_ECC_PR5_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR5_NPARITY_W8BIT_Pos) </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">/* -------- SMC_ECC_PR6 : (SMC Offset: 0x048) SMC ECC parity 6 Register -------- */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define SMC_ECC_PR6_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define SMC_ECC_PR6_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR6_BITADDR_Pos) </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define SMC_ECC_PR6_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define SMC_ECC_PR6_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR6_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define SMC_ECC_PR6_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define SMC_ECC_PR6_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR6_NPARITY_Pos) </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define SMC_ECC_PR6_WORDADDR_W8BIT_Pos 3</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define SMC_ECC_PR6_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR6_WORDADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define SMC_ECC_PR6_NPARITY_W8BIT_Pos 12</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define SMC_ECC_PR6_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR6_NPARITY_W8BIT_Pos) </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/* -------- SMC_ECC_PR7 : (SMC Offset: 0x04C) SMC ECC parity 7 Register -------- */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define SMC_ECC_PR7_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define SMC_ECC_PR7_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR7_BITADDR_Pos) </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define SMC_ECC_PR7_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define SMC_ECC_PR7_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR7_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define SMC_ECC_PR7_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define SMC_ECC_PR7_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR7_NPARITY_Pos) </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define SMC_ECC_PR7_WORDADDR_W8BIT_Pos 3</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define SMC_ECC_PR7_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR7_WORDADDR_W8BIT_Pos) </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define SMC_ECC_PR7_NPARITY_W8BIT_Pos 12</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define SMC_ECC_PR7_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR7_NPARITY_W8BIT_Pos) </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/* -------- SMC_ECC_PR8 : (SMC Offset: 0x050) SMC ECC parity 8 Register -------- */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define SMC_ECC_PR8_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define SMC_ECC_PR8_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR8_BITADDR_Pos) </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define SMC_ECC_PR8_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define SMC_ECC_PR8_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR8_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define SMC_ECC_PR8_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define SMC_ECC_PR8_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR8_NPARITY_Pos) </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/* -------- SMC_ECC_PR9 : (SMC Offset: 0x054) SMC ECC parity 9 Register -------- */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define SMC_ECC_PR9_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define SMC_ECC_PR9_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR9_BITADDR_Pos) </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define SMC_ECC_PR9_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define SMC_ECC_PR9_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR9_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define SMC_ECC_PR9_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define SMC_ECC_PR9_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR9_NPARITY_Pos) </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/* -------- SMC_ECC_PR10 : (SMC Offset: 0x058) SMC ECC parity 10 Register -------- */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define SMC_ECC_PR10_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define SMC_ECC_PR10_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR10_BITADDR_Pos) </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define SMC_ECC_PR10_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define SMC_ECC_PR10_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR10_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define SMC_ECC_PR10_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define SMC_ECC_PR10_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR10_NPARITY_Pos) </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/* -------- SMC_ECC_PR11 : (SMC Offset: 0x05C) SMC ECC parity 11 Register -------- */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define SMC_ECC_PR11_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define SMC_ECC_PR11_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR11_BITADDR_Pos) </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define SMC_ECC_PR11_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define SMC_ECC_PR11_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR11_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define SMC_ECC_PR11_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define SMC_ECC_PR11_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR11_NPARITY_Pos) </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/* -------- SMC_ECC_PR12 : (SMC Offset: 0x060) SMC ECC parity 12 Register -------- */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define SMC_ECC_PR12_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define SMC_ECC_PR12_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR12_BITADDR_Pos) </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define SMC_ECC_PR12_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define SMC_ECC_PR12_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR12_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define SMC_ECC_PR12_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define SMC_ECC_PR12_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR12_NPARITY_Pos) </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/* -------- SMC_ECC_PR13 : (SMC Offset: 0x064) SMC ECC parity 13 Register -------- */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define SMC_ECC_PR13_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define SMC_ECC_PR13_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR13_BITADDR_Pos) </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define SMC_ECC_PR13_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define SMC_ECC_PR13_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR13_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define SMC_ECC_PR13_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define SMC_ECC_PR13_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR13_NPARITY_Pos) </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/* -------- SMC_ECC_PR14 : (SMC Offset: 0x068) SMC ECC parity 14 Register -------- */</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define SMC_ECC_PR14_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define SMC_ECC_PR14_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR14_BITADDR_Pos) </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define SMC_ECC_PR14_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#define SMC_ECC_PR14_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR14_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define SMC_ECC_PR14_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define SMC_ECC_PR14_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR14_NPARITY_Pos) </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/* -------- SMC_ECC_PR15 : (SMC Offset: 0x06C) SMC ECC parity 15 Register -------- */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define SMC_ECC_PR15_BITADDR_Pos 0</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define SMC_ECC_PR15_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR15_BITADDR_Pos) </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define SMC_ECC_PR15_WORDADDR_Pos 3</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define SMC_ECC_PR15_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR15_WORDADDR_Pos) </span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#define SMC_ECC_PR15_NPARITY_Pos 12</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define SMC_ECC_PR15_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR15_NPARITY_Pos) </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/* -------- SMC_SETUP : (SMC Offset: N/A) SMC Setup Register -------- */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define SMC_SETUP_NWE_SETUP_Pos 0</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define SMC_SETUP_NWE_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NWE_SETUP_Pos) </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define SMC_SETUP_NWE_SETUP(value) ((SMC_SETUP_NWE_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NWE_SETUP_Pos)))</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_Pos 8</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NCS_WR_SETUP_Pos) </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP(value) ((SMC_SETUP_NCS_WR_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NCS_WR_SETUP_Pos)))</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP_Pos 16</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NRD_SETUP_Pos) </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP(value) ((SMC_SETUP_NRD_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NRD_SETUP_Pos)))</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_Pos 24</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NCS_RD_SETUP_Pos) </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP(value) ((SMC_SETUP_NCS_RD_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NCS_RD_SETUP_Pos)))</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/* -------- SMC_PULSE : (SMC Offset: N/A) SMC Pulse Register -------- */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#define SMC_PULSE_NWE_PULSE_Pos 0</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define SMC_PULSE_NWE_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NWE_PULSE_Pos) </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define SMC_PULSE_NWE_PULSE(value) ((SMC_PULSE_NWE_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NWE_PULSE_Pos)))</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_Pos 8</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NCS_WR_PULSE_Pos) </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE(value) ((SMC_PULSE_NCS_WR_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NCS_WR_PULSE_Pos)))</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE_Pos 16</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NRD_PULSE_Pos) </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE(value) ((SMC_PULSE_NRD_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NRD_PULSE_Pos)))</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_Pos 24</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NCS_RD_PULSE_Pos) </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE(value) ((SMC_PULSE_NCS_RD_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NCS_RD_PULSE_Pos)))</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">/* -------- SMC_CYCLE : (SMC Offset: N/A) SMC Cycle Register -------- */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_Pos 0</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_Msk (0x1ffu &lt;&lt; SMC_CYCLE_NWE_CYCLE_Pos) </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE(value) ((SMC_CYCLE_NWE_CYCLE_Msk &amp; ((value) &lt;&lt; SMC_CYCLE_NWE_CYCLE_Pos)))</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_Pos 16</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_Msk (0x1ffu &lt;&lt; SMC_CYCLE_NRD_CYCLE_Pos) </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE(value) ((SMC_CYCLE_NRD_CYCLE_Msk &amp; ((value) &lt;&lt; SMC_CYCLE_NRD_CYCLE_Pos)))</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/* -------- SMC_TIMINGS : (SMC Offset: N/A) SMC Timings Register -------- */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#define SMC_TIMINGS_TCLR_Pos 0</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#define SMC_TIMINGS_TCLR_Msk (0xfu &lt;&lt; SMC_TIMINGS_TCLR_Pos) </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#define SMC_TIMINGS_TCLR(value) ((SMC_TIMINGS_TCLR_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TCLR_Pos)))</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define SMC_TIMINGS_TADL_Pos 4</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define SMC_TIMINGS_TADL_Msk (0xfu &lt;&lt; SMC_TIMINGS_TADL_Pos) </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define SMC_TIMINGS_TADL(value) ((SMC_TIMINGS_TADL_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TADL_Pos)))</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define SMC_TIMINGS_TAR_Pos 8</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define SMC_TIMINGS_TAR_Msk (0xfu &lt;&lt; SMC_TIMINGS_TAR_Pos) </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define SMC_TIMINGS_TAR(value) ((SMC_TIMINGS_TAR_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TAR_Pos)))</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define SMC_TIMINGS_OCMS (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define SMC_TIMINGS_TRR_Pos 16</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define SMC_TIMINGS_TRR_Msk (0xfu &lt;&lt; SMC_TIMINGS_TRR_Pos) </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#define SMC_TIMINGS_TRR(value) ((SMC_TIMINGS_TRR_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TRR_Pos)))</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define SMC_TIMINGS_TWB_Pos 24</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define SMC_TIMINGS_TWB_Msk (0xfu &lt;&lt; SMC_TIMINGS_TWB_Pos) </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#define SMC_TIMINGS_TWB(value) ((SMC_TIMINGS_TWB_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TWB_Pos)))</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define SMC_TIMINGS_RBNSEL_Pos 28</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#define SMC_TIMINGS_RBNSEL_Msk (0x7u &lt;&lt; SMC_TIMINGS_RBNSEL_Pos) </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#define SMC_TIMINGS_RBNSEL(value) ((SMC_TIMINGS_RBNSEL_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_RBNSEL_Pos)))</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#define SMC_TIMINGS_NFSEL (0x1u &lt;&lt; 31) </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/* -------- SMC_MODE : (SMC Offset: N/A) SMC Mode Register -------- */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define SMC_MODE_READ_MODE (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#define   SMC_MODE_READ_MODE_NCS_CTRL (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define   SMC_MODE_READ_MODE_NRD_CTRL (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define SMC_MODE_WRITE_MODE (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define   SMC_MODE_WRITE_MODE_NCS_CTRL (0x0u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define   SMC_MODE_WRITE_MODE_NWE_CTRL (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">#define SMC_MODE_EXNW_MODE_Pos 4</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define SMC_MODE_EXNW_MODE_Msk (0x3u &lt;&lt; SMC_MODE_EXNW_MODE_Pos) </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define SMC_MODE_EXNW_MODE(value) ((SMC_MODE_EXNW_MODE_Msk &amp; ((value) &lt;&lt; SMC_MODE_EXNW_MODE_Pos)))</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define   SMC_MODE_EXNW_MODE_DISABLED (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define   SMC_MODE_EXNW_MODE_FROZEN (0x2u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define   SMC_MODE_EXNW_MODE_READY (0x3u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define SMC_MODE_BAT (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#define SMC_MODE_DBW (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define   SMC_MODE_DBW_BIT_8 (0x0u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#define   SMC_MODE_DBW_BIT_16 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES_Pos 16</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES_Msk (0xfu &lt;&lt; SMC_MODE_TDF_CYCLES_Pos) </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES(value) ((SMC_MODE_TDF_CYCLES_Msk &amp; ((value) &lt;&lt; SMC_MODE_TDF_CYCLES_Pos)))</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#define SMC_MODE_TDF_MODE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">/* -------- SMC_OCMS : (SMC Offset: 0x110) SMC OCMS Register -------- */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">#define SMC_OCMS_SMSE (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define SMC_OCMS_SRSE (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/* -------- SMC_KEY1 : (SMC Offset: 0x114) SMC OCMS KEY1 Register -------- */</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define SMC_KEY1_KEY1_Pos 0</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define SMC_KEY1_KEY1_Msk (0xffffffffu &lt;&lt; SMC_KEY1_KEY1_Pos) </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">#define SMC_KEY1_KEY1(value) ((SMC_KEY1_KEY1_Msk &amp; ((value) &lt;&lt; SMC_KEY1_KEY1_Pos)))</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/* -------- SMC_KEY2 : (SMC Offset: 0x118) SMC OCMS KEY2 Register -------- */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#define SMC_KEY2_KEY2_Pos 0</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#define SMC_KEY2_KEY2_Msk (0xffffffffu &lt;&lt; SMC_KEY2_KEY2_Pos) </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">#define SMC_KEY2_KEY2(value) ((SMC_KEY2_KEY2_Msk &amp; ((value) &lt;&lt; SMC_KEY2_KEY2_Pos)))</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">/* -------- SMC_WPCR : (SMC Offset: 0x1E4) Write Protection Control Register -------- */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define SMC_WPCR_WP_EN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define SMC_WPCR_WP_KEY_Pos 8</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define SMC_WPCR_WP_KEY_Msk (0xffffffu &lt;&lt; SMC_WPCR_WP_KEY_Pos) </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define SMC_WPCR_WP_KEY(value) ((SMC_WPCR_WP_KEY_Msk &amp; ((value) &lt;&lt; SMC_WPCR_WP_KEY_Pos)))</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define   SMC_WPCR_WP_KEY_PASSWD (0x534D43u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/* -------- SMC_WPSR : (SMC Offset: 0x1E8) Write Protection Status Register -------- */</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define SMC_WPSR_WP_VS_Pos 0</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define SMC_WPSR_WP_VS_Msk (0xfu &lt;&lt; SMC_WPSR_WP_VS_Pos) </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#define SMC_WPSR_WP_VSRC_Pos 8</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define SMC_WPSR_WP_VSRC_Msk (0xffffu &lt;&lt; SMC_WPSR_WP_VSRC_Pos) </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_SMC_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructSmcCs__number_html"><div class="ttname"><a href="structSmcCs__number.html">SmcCs_number</a></div><div class="ttdoc">SmcCs_number hardware registers.</div><div class="ttdef"><b>Definition:</b> smc.h:41</div></div>
<div class="ttc" id="astructSmcCs__number_html_a42516353dc8e3b13854b36d1a5ac017a"><div class="ttname"><a href="structSmcCs__number.html#a42516353dc8e3b13854b36d1a5ac017a">SmcCs_number::SMC_CYCLE</a></div><div class="ttdeci">__IO uint32_t SMC_CYCLE</div><div class="ttdoc">(SmcCs_number Offset: 0x8) SMC Cycle Register</div><div class="ttdef"><b>Definition:</b> smc.h:44</div></div>
<div class="ttc" id="astructSmcCs__number_html_a4357a8090da91516ab58baa891547485"><div class="ttname"><a href="structSmcCs__number.html#a4357a8090da91516ab58baa891547485">SmcCs_number::SMC_SETUP</a></div><div class="ttdeci">__IO uint32_t SMC_SETUP</div><div class="ttdoc">(SmcCs_number Offset: 0x0) SMC Setup Register</div><div class="ttdef"><b>Definition:</b> smc.h:42</div></div>
<div class="ttc" id="astructSmcCs__number_html_acfee80d4a6702b950e2950f8a3935170"><div class="ttname"><a href="structSmcCs__number.html#acfee80d4a6702b950e2950f8a3935170">SmcCs_number::SMC_MODE</a></div><div class="ttdeci">__IO uint32_t SMC_MODE</div><div class="ttdoc">(SmcCs_number Offset: 0x10) SMC Mode Register</div><div class="ttdef"><b>Definition:</b> smc.h:46</div></div>
<div class="ttc" id="astructSmcCs__number_html_af67a89be9275ad71ad3c5a380e8971b5"><div class="ttname"><a href="structSmcCs__number.html#af67a89be9275ad71ad3c5a380e8971b5">SmcCs_number::SMC_PULSE</a></div><div class="ttdeci">__IO uint32_t SMC_PULSE</div><div class="ttdoc">(SmcCs_number Offset: 0x4) SMC Pulse Register</div><div class="ttdef"><b>Definition:</b> smc.h:43</div></div>
<div class="ttc" id="astructSmcCs__number_html_af95b65a758dfcce14593409962bede29"><div class="ttname"><a href="structSmcCs__number.html#af95b65a758dfcce14593409962bede29">SmcCs_number::SMC_TIMINGS</a></div><div class="ttdeci">__IO uint32_t SMC_TIMINGS</div><div class="ttdoc">(SmcCs_number Offset: 0xC) SMC Timings Register</div><div class="ttdef"><b>Definition:</b> smc.h:45</div></div>
<div class="ttc" id="astructSmc_html"><div class="ttname"><a href="structSmc.html">Smc</a></div><div class="ttdef"><b>Definition:</b> smc.h:50</div></div>
<div class="ttc" id="astructSmc_html_a02b819ee65ee0f4f5373d28f331e6673"><div class="ttname"><a href="structSmc.html#a02b819ee65ee0f4f5373d28f331e6673">Smc::SMC_IER</a></div><div class="ttdeci">__O uint32_t SMC_IER</div><div class="ttdoc">(Smc Offset: 0x00C) SMC NFC Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> smc.h:54</div></div>
<div class="ttc" id="astructSmc_html_a064ec51418cde07dd1281af2e8cc41dc"><div class="ttname"><a href="structSmc.html#a064ec51418cde07dd1281af2e8cc41dc">Smc::SMC_OCMS</a></div><div class="ttdeci">__IO uint32_t SMC_OCMS</div><div class="ttdoc">(Smc Offset: 0x110) SMC OCMS Register</div><div class="ttdef"><b>Definition:</b> smc.h:80</div></div>
<div class="ttc" id="astructSmc_html_a0fca066946b6010bd973cddcb03b106d"><div class="ttname"><a href="structSmc.html#a0fca066946b6010bd973cddcb03b106d">Smc::SMC_ECC_PR14</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR14</div><div class="ttdoc">(Smc Offset: 0x068) SMC ECC parity 14 Register</div><div class="ttdef"><b>Definition:</b> smc.h:77</div></div>
<div class="ttc" id="astructSmc_html_a17cdf1461e3f525f2ef7707bc3eacfe6"><div class="ttname"><a href="structSmc.html#a17cdf1461e3f525f2ef7707bc3eacfe6">Smc::SMC_ECC_PR13</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR13</div><div class="ttdoc">(Smc Offset: 0x064) SMC ECC parity 13 Register</div><div class="ttdef"><b>Definition:</b> smc.h:76</div></div>
<div class="ttc" id="astructSmc_html_a219a01426b81cafe5ae58deac7933e17"><div class="ttname"><a href="structSmc.html#a219a01426b81cafe5ae58deac7933e17">Smc::SMC_ECC_PR11</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR11</div><div class="ttdoc">(Smc Offset: 0x05C) SMC ECC parity 11 Register</div><div class="ttdef"><b>Definition:</b> smc.h:74</div></div>
<div class="ttc" id="astructSmc_html_a229aac1f1120353e221fcd448f335b7c"><div class="ttname"><a href="structSmc.html#a229aac1f1120353e221fcd448f335b7c">Smc::SMC_IMR</a></div><div class="ttdeci">__I uint32_t SMC_IMR</div><div class="ttdoc">(Smc Offset: 0x014) SMC NFC Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> smc.h:56</div></div>
<div class="ttc" id="astructSmc_html_a2eb3bbf5d49b0c04da8f55d78226a2cd"><div class="ttname"><a href="structSmc.html#a2eb3bbf5d49b0c04da8f55d78226a2cd">Smc::SMC_KEY2</a></div><div class="ttdeci">__O uint32_t SMC_KEY2</div><div class="ttdoc">(Smc Offset: 0x118) SMC OCMS KEY2 Register</div><div class="ttdef"><b>Definition:</b> smc.h:82</div></div>
<div class="ttc" id="astructSmc_html_a34ace03a9e2508e8e02f575a3983838e"><div class="ttname"><a href="structSmc.html#a34ace03a9e2508e8e02f575a3983838e">Smc::SMC_SR</a></div><div class="ttdeci">__I uint32_t SMC_SR</div><div class="ttdoc">(Smc Offset: 0x008) SMC NFC Status Register</div><div class="ttdef"><b>Definition:</b> smc.h:53</div></div>
<div class="ttc" id="astructSmc_html_a3598ffd49136a4a67e1faf2b9b2b31d9"><div class="ttname"><a href="structSmc.html#a3598ffd49136a4a67e1faf2b9b2b31d9">Smc::SMC_ECC_PR8</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR8</div><div class="ttdoc">(Smc Offset: 0x050) SMC ECC parity 8 Register</div><div class="ttdef"><b>Definition:</b> smc.h:71</div></div>
<div class="ttc" id="astructSmc_html_a4027d8d353133acd84da9e2b5b49099a"><div class="ttname"><a href="structSmc.html#a4027d8d353133acd84da9e2b5b49099a">Smc::SMC_IDR</a></div><div class="ttdeci">__O uint32_t SMC_IDR</div><div class="ttdoc">(Smc Offset: 0x010) SMC NFC Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> smc.h:55</div></div>
<div class="ttc" id="astructSmc_html_a4181cbef71c91a70f8fe8a9f7261d62f"><div class="ttname"><a href="structSmc.html#a4181cbef71c91a70f8fe8a9f7261d62f">Smc::SMC_ECC_PR10</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR10</div><div class="ttdoc">(Smc Offset: 0x058) SMC ECC parity 10 Register</div><div class="ttdef"><b>Definition:</b> smc.h:73</div></div>
<div class="ttc" id="astructSmc_html_a44e5bdcbb1bc64e7e52d9ba41f65bc5b"><div class="ttname"><a href="structSmc.html#a44e5bdcbb1bc64e7e52d9ba41f65bc5b">Smc::SMC_BANK</a></div><div class="ttdeci">__IO uint32_t SMC_BANK</div><div class="ttdoc">(Smc Offset: 0x01C) SMC Bank Address Register</div><div class="ttdef"><b>Definition:</b> smc.h:58</div></div>
<div class="ttc" id="astructSmc_html_a46b820e8828572b5dc7d4f23d02f283c"><div class="ttname"><a href="structSmc.html#a46b820e8828572b5dc7d4f23d02f283c">Smc::SMC_KEY1</a></div><div class="ttdeci">__O uint32_t SMC_KEY1</div><div class="ttdoc">(Smc Offset: 0x114) SMC OCMS KEY1 Register</div><div class="ttdef"><b>Definition:</b> smc.h:81</div></div>
<div class="ttc" id="astructSmc_html_a5152bbbc3d1fb3a8e55aa15057dc1044"><div class="ttname"><a href="structSmc.html#a5152bbbc3d1fb3a8e55aa15057dc1044">Smc::SMC_ECC_PR6</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR6</div><div class="ttdoc">(Smc Offset: 0x048) SMC ECC parity 6 Register</div><div class="ttdef"><b>Definition:</b> smc.h:69</div></div>
<div class="ttc" id="astructSmc_html_a575f353e27ba9007234d7a14447a05e6"><div class="ttname"><a href="structSmc.html#a575f353e27ba9007234d7a14447a05e6">Smc::SMC_ECC_SR1</a></div><div class="ttdeci">__I uint32_t SMC_ECC_SR1</div><div class="ttdoc">(Smc Offset: 0x028) SMC ECC Status 1 Register</div><div class="ttdef"><b>Definition:</b> smc.h:61</div></div>
<div class="ttc" id="astructSmc_html_a5a966b80123a48e786f00b8309a8b315"><div class="ttname"><a href="structSmc.html#a5a966b80123a48e786f00b8309a8b315">Smc::SMC_WPSR</a></div><div class="ttdeci">__I uint32_t SMC_WPSR</div><div class="ttdoc">(Smc Offset: 0x1E8) Write Protection Status Register</div><div class="ttdef"><b>Definition:</b> smc.h:85</div></div>
<div class="ttc" id="astructSmc_html_a5c083e4b46f67dfded4f79ccfdb9f3d0"><div class="ttname"><a href="structSmc.html#a5c083e4b46f67dfded4f79ccfdb9f3d0">Smc::SMC_ECC_MD</a></div><div class="ttdeci">__IO uint32_t SMC_ECC_MD</div><div class="ttdoc">(Smc Offset: 0x024) SMC ECC Mode Register</div><div class="ttdef"><b>Definition:</b> smc.h:60</div></div>
<div class="ttc" id="astructSmc_html_a5ccd0d18f5a11884c6ffd07e967e8e06"><div class="ttname"><a href="structSmc.html#a5ccd0d18f5a11884c6ffd07e967e8e06">Smc::SMC_ECC_PR7</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR7</div><div class="ttdoc">(Smc Offset: 0x04C) SMC ECC parity 7 Register</div><div class="ttdef"><b>Definition:</b> smc.h:70</div></div>
<div class="ttc" id="astructSmc_html_a61555624c14b9b2989a849bfdeec65c6"><div class="ttname"><a href="structSmc.html#a61555624c14b9b2989a849bfdeec65c6">Smc::SMC_ECC_PR15</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR15</div><div class="ttdoc">(Smc Offset: 0x06C) SMC ECC parity 15 Register</div><div class="ttdef"><b>Definition:</b> smc.h:78</div></div>
<div class="ttc" id="astructSmc_html_a77957a13952c33a5ebc10681624ddd31"><div class="ttname"><a href="structSmc.html#a77957a13952c33a5ebc10681624ddd31">Smc::SMC_ECC_CTRL</a></div><div class="ttdeci">__O uint32_t SMC_ECC_CTRL</div><div class="ttdoc">(Smc Offset: 0x020) SMC ECC Control Register</div><div class="ttdef"><b>Definition:</b> smc.h:59</div></div>
<div class="ttc" id="astructSmc_html_a8c098ee1523c4ad107e5869ceed53a1e"><div class="ttname"><a href="structSmc.html#a8c098ee1523c4ad107e5869ceed53a1e">Smc::SMC_ECC_PR1</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR1</div><div class="ttdoc">(Smc Offset: 0x030) SMC ECC parity 1 Register</div><div class="ttdef"><b>Definition:</b> smc.h:63</div></div>
<div class="ttc" id="astructSmc_html_a8cf6cec1a511470c51debae32f3b92e2"><div class="ttname"><a href="structSmc.html#a8cf6cec1a511470c51debae32f3b92e2">Smc::SMC_ECC_PR5</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR5</div><div class="ttdoc">(Smc Offset: 0x044) SMC ECC parity 5 Register</div><div class="ttdef"><b>Definition:</b> smc.h:68</div></div>
<div class="ttc" id="astructSmc_html_a978c96db7247c2c20112952a355f2101"><div class="ttname"><a href="structSmc.html#a978c96db7247c2c20112952a355f2101">Smc::SMC_CFG</a></div><div class="ttdeci">__IO uint32_t SMC_CFG</div><div class="ttdoc">(Smc Offset: 0x000) SMC NFC Configuration Register</div><div class="ttdef"><b>Definition:</b> smc.h:51</div></div>
<div class="ttc" id="astructSmc_html_a98b61a26af7376eead0b9eda2bbb6362"><div class="ttname"><a href="structSmc.html#a98b61a26af7376eead0b9eda2bbb6362">Smc::SMC_CTRL</a></div><div class="ttdeci">__O uint32_t SMC_CTRL</div><div class="ttdoc">(Smc Offset: 0x004) SMC NFC Control Register</div><div class="ttdef"><b>Definition:</b> smc.h:52</div></div>
<div class="ttc" id="astructSmc_html_aa2fc49a4051e3a18dbeafed428b21098"><div class="ttname"><a href="structSmc.html#aa2fc49a4051e3a18dbeafed428b21098">Smc::SMC_ECC_PR3</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR3</div><div class="ttdoc">(Smc Offset: 0x03C) SMC ECC parity 3 Register</div><div class="ttdef"><b>Definition:</b> smc.h:66</div></div>
<div class="ttc" id="astructSmc_html_ab89c53e5ddf9ec024dd48bfd27ed8005"><div class="ttname"><a href="structSmc.html#ab89c53e5ddf9ec024dd48bfd27ed8005">Smc::SMC_ECC_PR0</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR0</div><div class="ttdoc">(Smc Offset: 0x02C) SMC ECC Parity 0 Register</div><div class="ttdef"><b>Definition:</b> smc.h:62</div></div>
<div class="ttc" id="astructSmc_html_abf8f6e42ca08b2f7f277f954a500ec6b"><div class="ttname"><a href="structSmc.html#abf8f6e42ca08b2f7f277f954a500ec6b">Smc::SMC_WPCR</a></div><div class="ttdeci">__O uint32_t SMC_WPCR</div><div class="ttdoc">(Smc Offset: 0x1E4) Write Protection Control Register</div><div class="ttdef"><b>Definition:</b> smc.h:84</div></div>
<div class="ttc" id="astructSmc_html_adb1820b2d7ab6e447de6885c09569d25"><div class="ttname"><a href="structSmc.html#adb1820b2d7ab6e447de6885c09569d25">Smc::SMC_ECC_PR12</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR12</div><div class="ttdoc">(Smc Offset: 0x060) SMC ECC parity 12 Register</div><div class="ttdef"><b>Definition:</b> smc.h:75</div></div>
<div class="ttc" id="astructSmc_html_ae638d9eb98141c1852ef395781e776f1"><div class="ttname"><a href="structSmc.html#ae638d9eb98141c1852ef395781e776f1">Smc::SMC_ECC_PR9</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR9</div><div class="ttdoc">(Smc Offset: 0x054) SMC ECC parity 9 Register</div><div class="ttdef"><b>Definition:</b> smc.h:72</div></div>
<div class="ttc" id="astructSmc_html_ae68058315445a89857fce8af972b5d9e"><div class="ttname"><a href="structSmc.html#ae68058315445a89857fce8af972b5d9e">Smc::SMC_ADDR</a></div><div class="ttdeci">__IO uint32_t SMC_ADDR</div><div class="ttdoc">(Smc Offset: 0x018) SMC NFC Address Cycle Zero Register</div><div class="ttdef"><b>Definition:</b> smc.h:57</div></div>
<div class="ttc" id="astructSmc_html_ae6c351f0494602f519c04f46398ff6e3"><div class="ttname"><a href="structSmc.html#ae6c351f0494602f519c04f46398ff6e3">Smc::SMC_ECC_PR4</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR4</div><div class="ttdoc">(Smc Offset: 0x040) SMC ECC parity 4 Register</div><div class="ttdef"><b>Definition:</b> smc.h:67</div></div>
<div class="ttc" id="astructSmc_html_aebb0a7290fdc342f80d06061c8227c3e"><div class="ttname"><a href="structSmc.html#aebb0a7290fdc342f80d06061c8227c3e">Smc::SMC_ECC_SR2</a></div><div class="ttdeci">__I uint32_t SMC_ECC_SR2</div><div class="ttdoc">(Smc Offset: 0x034) SMC ECC status 2 Register</div><div class="ttdef"><b>Definition:</b> smc.h:64</div></div>
<div class="ttc" id="astructSmc_html_afb4b61e99f5328a38323beaef784b4c1"><div class="ttname"><a href="structSmc.html#afb4b61e99f5328a38323beaef784b4c1">Smc::SMC_ECC_PR2</a></div><div class="ttdeci">__I uint32_t SMC_ECC_PR2</div><div class="ttdoc">(Smc Offset: 0x038) SMC ECC parity 2 Register</div><div class="ttdef"><b>Definition:</b> smc.h:65</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
