.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set RX__0__MASK, 0x10
.set RX__0__PC, CYREG_PRT3_PC4
.set RX__0__PORT, 3
.set RX__0__SHIFT, 4
.set RX__AG, CYREG_PRT3_AG
.set RX__AMUX, CYREG_PRT3_AMUX
.set RX__BIE, CYREG_PRT3_BIE
.set RX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RX__BYP, CYREG_PRT3_BYP
.set RX__CTL, CYREG_PRT3_CTL
.set RX__DM0, CYREG_PRT3_DM0
.set RX__DM1, CYREG_PRT3_DM1
.set RX__DM2, CYREG_PRT3_DM2
.set RX__DR, CYREG_PRT3_DR
.set RX__INP_DIS, CYREG_PRT3_INP_DIS
.set RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RX__LCD_EN, CYREG_PRT3_LCD_EN
.set RX__MASK, 0x10
.set RX__PORT, 3
.set RX__PRT, CYREG_PRT3_PRT
.set RX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RX__PS, CYREG_PRT3_PS
.set RX__SHIFT, 4
.set RX__SLW, CYREG_PRT3_SLW

/* SW */
.set SW__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set SW__0__MASK, 0x20
.set SW__0__PC, CYREG_PRT1_PC5
.set SW__0__PORT, 1
.set SW__0__SHIFT, 5
.set SW__AG, CYREG_PRT1_AG
.set SW__AMUX, CYREG_PRT1_AMUX
.set SW__BIE, CYREG_PRT1_BIE
.set SW__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SW__BYP, CYREG_PRT1_BYP
.set SW__CTL, CYREG_PRT1_CTL
.set SW__DM0, CYREG_PRT1_DM0
.set SW__DM1, CYREG_PRT1_DM1
.set SW__DM2, CYREG_PRT1_DM2
.set SW__DR, CYREG_PRT1_DR
.set SW__INP_DIS, CYREG_PRT1_INP_DIS
.set SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SW__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SW__LCD_EN, CYREG_PRT1_LCD_EN
.set SW__MASK, 0x20
.set SW__PORT, 1
.set SW__PRT, CYREG_PRT1_PRT
.set SW__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SW__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SW__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SW__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SW__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SW__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SW__PS, CYREG_PRT1_PS
.set SW__SHIFT, 5
.set SW__SLW, CYREG_PRT1_SLW

/* TX */
.set TX__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set TX__0__MASK, 0x08
.set TX__0__PC, CYREG_PRT3_PC3
.set TX__0__PORT, 3
.set TX__0__SHIFT, 3
.set TX__AG, CYREG_PRT3_AG
.set TX__AMUX, CYREG_PRT3_AMUX
.set TX__BIE, CYREG_PRT3_BIE
.set TX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TX__BYP, CYREG_PRT3_BYP
.set TX__CTL, CYREG_PRT3_CTL
.set TX__DM0, CYREG_PRT3_DM0
.set TX__DM1, CYREG_PRT3_DM1
.set TX__DM2, CYREG_PRT3_DM2
.set TX__DR, CYREG_PRT3_DR
.set TX__INP_DIS, CYREG_PRT3_INP_DIS
.set TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TX__LCD_EN, CYREG_PRT3_LCD_EN
.set TX__MASK, 0x08
.set TX__PORT, 3
.set TX__PRT, CYREG_PRT3_PRT
.set TX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TX__PS, CYREG_PRT3_PS
.set TX__SHIFT, 3
.set TX__SLW, CYREG_PRT3_SLW

/* ADC_bSAR_SEQ */
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set ADC_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB09_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set ADC_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set ADC_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB12_MSK
.set ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ADC_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB12_ST

/* ADC_FinalBuf */
.set ADC_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_FinalBuf__DRQ_NUMBER, 0
.set ADC_FinalBuf__NUMBEROF_TDS, 0
.set ADC_FinalBuf__PRIORITY, 2
.set ADC_FinalBuf__TERMIN_EN, 0
.set ADC_FinalBuf__TERMIN_SEL, 0
.set ADC_FinalBuf__TERMOUT0_EN, 1
.set ADC_FinalBuf__TERMOUT0_SEL, 0
.set ADC_FinalBuf__TERMOUT1_EN, 0
.set ADC_FinalBuf__TERMOUT1_SEL, 0

/* ADC_IntClock */
.set ADC_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_IntClock__INDEX, 0x01
.set ADC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_IntClock__PM_ACT_MSK, 0x02
.set ADC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_IntClock__PM_STBY_MSK, 0x02

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_TempBuf */
.set ADC_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TempBuf__DRQ_NUMBER, 1
.set ADC_TempBuf__NUMBEROF_TDS, 0
.set ADC_TempBuf__PRIORITY, 2
.set ADC_TempBuf__TERMIN_EN, 0
.set ADC_TempBuf__TERMIN_SEL, 0
.set ADC_TempBuf__TERMOUT0_EN, 1
.set ADC_TempBuf__TERMOUT0_SEL, 1
.set ADC_TempBuf__TERMOUT1_EN, 0
.set ADC_TempBuf__TERMOUT1_SEL, 0

/* CAN_CanIP */
.set CAN_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_CanIP__PM_ACT_MSK, 0x01
.set CAN_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_CanIP__PM_STBY_MSK, 0x01
.set CAN_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_isr */
.set CAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_isr__INTC_MASK, 0x10000
.set CAN_isr__INTC_NUMBER, 16
.set CAN_isr__INTC_PRIOR_NUM, 7
.set CAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VRx */
.set VRx__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set VRx__0__MASK, 0x80
.set VRx__0__PC, CYREG_PRT1_PC7
.set VRx__0__PORT, 1
.set VRx__0__SHIFT, 7
.set VRx__AG, CYREG_PRT1_AG
.set VRx__AMUX, CYREG_PRT1_AMUX
.set VRx__BIE, CYREG_PRT1_BIE
.set VRx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set VRx__BYP, CYREG_PRT1_BYP
.set VRx__CTL, CYREG_PRT1_CTL
.set VRx__DM0, CYREG_PRT1_DM0
.set VRx__DM1, CYREG_PRT1_DM1
.set VRx__DM2, CYREG_PRT1_DM2
.set VRx__DR, CYREG_PRT1_DR
.set VRx__INP_DIS, CYREG_PRT1_INP_DIS
.set VRx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set VRx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set VRx__LCD_EN, CYREG_PRT1_LCD_EN
.set VRx__MASK, 0x80
.set VRx__PORT, 1
.set VRx__PRT, CYREG_PRT1_PRT
.set VRx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set VRx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set VRx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set VRx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set VRx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set VRx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set VRx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set VRx__PS, CYREG_PRT1_PS
.set VRx__SHIFT, 7
.set VRx__SLW, CYREG_PRT1_SLW

/* VRy */
.set VRy__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set VRy__0__MASK, 0x40
.set VRy__0__PC, CYREG_PRT1_PC6
.set VRy__0__PORT, 1
.set VRy__0__SHIFT, 6
.set VRy__AG, CYREG_PRT1_AG
.set VRy__AMUX, CYREG_PRT1_AMUX
.set VRy__BIE, CYREG_PRT1_BIE
.set VRy__BIT_MASK, CYREG_PRT1_BIT_MASK
.set VRy__BYP, CYREG_PRT1_BYP
.set VRy__CTL, CYREG_PRT1_CTL
.set VRy__DM0, CYREG_PRT1_DM0
.set VRy__DM1, CYREG_PRT1_DM1
.set VRy__DM2, CYREG_PRT1_DM2
.set VRy__DR, CYREG_PRT1_DR
.set VRy__INP_DIS, CYREG_PRT1_INP_DIS
.set VRy__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set VRy__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set VRy__LCD_EN, CYREG_PRT1_LCD_EN
.set VRy__MASK, 0x40
.set VRy__PORT, 1
.set VRy__PRT, CYREG_PRT1_PRT
.set VRy__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set VRy__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set VRy__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set VRy__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set VRy__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set VRy__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set VRy__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set VRy__PS, CYREG_PRT1_PS
.set VRy__SHIFT, 6
.set VRy__SLW, CYREG_PRT1_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED1__0__MASK, 0x02
.set LED1__0__PC, CYREG_PRT2_PC1
.set LED1__0__PORT, 2
.set LED1__0__SHIFT, 1
.set LED1__AG, CYREG_PRT2_AG
.set LED1__AMUX, CYREG_PRT2_AMUX
.set LED1__BIE, CYREG_PRT2_BIE
.set LED1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED1__BYP, CYREG_PRT2_BYP
.set LED1__CTL, CYREG_PRT2_CTL
.set LED1__DM0, CYREG_PRT2_DM0
.set LED1__DM1, CYREG_PRT2_DM1
.set LED1__DM2, CYREG_PRT2_DM2
.set LED1__DR, CYREG_PRT2_DR
.set LED1__INP_DIS, CYREG_PRT2_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT2_LCD_EN
.set LED1__MASK, 0x02
.set LED1__PORT, 2
.set LED1__PRT, CYREG_PRT2_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED1__PS, CYREG_PRT2_PS
.set LED1__SHIFT, 1
.set LED1__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* PWM_L1_PWMUDB */
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_L1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_L1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_L1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set PWM_L1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_L1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_L1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_L1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set PWM_L1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_L1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_L1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_L1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_L1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_L1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set PWM_L1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_L1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_L1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_L1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_L1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_L1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* PWM_L2_PWMUDB */
.set PWM_L2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_L2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_L2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWM_L2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_L2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_L2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_L2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_L2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWM_L2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_L2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_L2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_L2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_L2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_L2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_L2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_L2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWM_L2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_L2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_L2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_L2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_L2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_L2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x03
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x08
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x08

/* Control_LED1 */
.set Control_LED1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_LED1_Sync_ctrl_reg__0__POS, 0
.set Control_LED1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Control_LED1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Control_LED1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Control_LED1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Control_LED1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Control_LED1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Control_LED1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Control_LED1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Control_LED1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Control_LED1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Control_LED1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Control_LED1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Control_LED1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set Control_LED1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Control_LED1_Sync_ctrl_reg__MASK, 0x01
.set Control_LED1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Control_LED1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Control_LED1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0, 5
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1, 5
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2, 5
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3, 5
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
