{
  "family": "NUC1xx_registers",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "NUC1xx_registers": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "PWM": {
          "instances": [
            {
              "name": "PWMA",
              "base": "0x40040000"
            },
            {
              "name": "PWMB",
              "base": "0x40140000"
            }
          ],
          "registers": {
            "PPR": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM Prescaler Register"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "PWM Clock Select Register"
            },
            "PCR": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM Control Register"
            },
            "CNR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Counter Register 0"
            },
            "CMR0": {
              "offset": "0x10",
              "size": 32,
              "description": "PWM Comparator Register 0"
            },
            "PDR0": {
              "offset": "0x14",
              "size": 32,
              "description": "PWM Data Register 0"
            },
            "CNR1": {
              "offset": "0x18",
              "size": 32,
              "description": "PWM Counter Register 1"
            },
            "CMR1": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWM Comparator Register 1"
            },
            "PDR1": {
              "offset": "0x20",
              "size": 32,
              "description": "PWM Data Register 1"
            },
            "CNR2": {
              "offset": "0x24",
              "size": 32,
              "description": "PWM Counter Register 2"
            },
            "CMR2": {
              "offset": "0x28",
              "size": 32,
              "description": "PWM Comparator Register 2"
            },
            "PDR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "PWM Data Register 2"
            },
            "CNR3": {
              "offset": "0x30",
              "size": 32,
              "description": "PWM Counter Register 3"
            },
            "CMR3": {
              "offset": "0x34",
              "size": 32,
              "description": "PWM Comparator Register 3"
            },
            "PDR3": {
              "offset": "0x38",
              "size": 32,
              "description": "PWM Data Register 3"
            },
            "PBCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "New description for register"
            },
            "PIER": {
              "offset": "0x40",
              "size": 32,
              "description": "PWM Interrupt Enable Register"
            },
            "PIIR": {
              "offset": "0x44",
              "size": 32,
              "description": "PWM Interrupt Indication Register"
            },
            "CCR0": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture Control Register 0"
            },
            "CCR2": {
              "offset": "0x54",
              "size": 32,
              "description": "Capture Control Register 2"
            },
            "CRLR0": {
              "offset": "0x58",
              "size": 32,
              "description": "Capture Rising Latch Register (Channel 0)"
            },
            "CFLR0": {
              "offset": "0x5C",
              "size": 32,
              "description": "Capture Falling Latch Register (Channel 0)"
            },
            "CRLR1": {
              "offset": "0x60",
              "size": 32,
              "description": "Capture Rising Latch Register (Channel 1)"
            },
            "CFLR1": {
              "offset": "0x64",
              "size": 32,
              "description": "Capture Falling Latch Register (Channel 1)"
            },
            "CRLR2": {
              "offset": "0x68",
              "size": 32,
              "description": "Capture Rising Latch Register (channel 2)"
            },
            "CFLR2": {
              "offset": "0x6C",
              "size": 32,
              "description": "Capture Falling Latch Register (channel 2)"
            },
            "CRLR3": {
              "offset": "0x70",
              "size": 32,
              "description": "Capture Rising Latch Register (channel 3)"
            },
            "CFLR3": {
              "offset": "0x74",
              "size": 32,
              "description": "Capture Falling Latch Register (channel 3)"
            },
            "CAPENR": {
              "offset": "0x78",
              "size": 32,
              "description": "Capture Input Enable Register"
            },
            "POE": {
              "offset": "0x7C",
              "size": 32,
              "description": "PWM Output Enable Register"
            }
          },
          "bits": {
            "PPR": {
              "CP01": {
                "bit": 0,
                "description": "Clock prescaler 0 (PWM-timer 0 & 1 for group A and PWM-timer 4 & 5 for group B)\nClock input is divided by (CP01 + 1) before it is fed to the corresponding PWM-timer\nIf CP01=0, then the clock prescaler 0 output clock will be stopped. So corresponding PWM-timer will be stopped also.",
                "width": 8
              },
              "CP23": {
                "bit": 8,
                "description": "Clock prescaler 2 (PWM-timer2 & 3 for group A and PWM-timer 6 & 7 for group B)\nClock input is divided by (CP23 + 1) before it is fed to the corresponding PWM-timer.\nIf CP23=0, then the clock prescaler 2 output clock will be stopped. So corresponding PWM-timer will be stopped also.",
                "width": 8
              },
              "DZI01": {
                "bit": 16,
                "description": "Dead Zone Interval for Pair of Channel 0 and Channel 1 (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B)\nThese 8 bits determine dead zone length.\nThe unit time of dead zone length is received from corresponding CSR bits.",
                "width": 8
              },
              "DZI23": {
                "bit": 24,
                "description": "Dead Zone Interval for Pair of Channel2 and Channel3 (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B)\nThese 8 bits determine dead zone length.\nThe unit time of dead zone length is received from corresponding CSR bits.",
                "width": 8
              }
            },
            "CSR": {
              "CSR0": {
                "bit": 0,
                "description": "PWM Timer 0 Clock Source Selection (PWM timer 0 for group A and PWM timer 4 for group B)\nSelect clock input for PWM timer.\n(Table is the same as CSR3)",
                "width": 3
              },
              "CSR1": {
                "bit": 4,
                "description": "PWM Timer 1 Clock Source Selection (PWM timer 1 for group A and PWM timer 5 for group B)\nSelect clock input for PWM timer.\n(Table is the same as CSR3)",
                "width": 3
              },
              "CSR2": {
                "bit": 8,
                "description": "PWM Timer 2 Clock Source Selection (PWM timer 2 for group A and PWM timer 6 for group B)\nSelect clock input for PWM timer.\n(Table is the same as CSR3)",
                "width": 3
              },
              "CSR3": {
                "bit": 12,
                "description": "PWM Timer 3 Clock Source Selection (PWM timer 3 for group A and PWM timer 7 for group B)\nSelect clock input for PWM timer.\nCSR3 [14:12]\tInput clock divided by\t\n100\t1\t\n011\t16\t\n010\t8\t\n001\t4\t\n000\t2",
                "width": 3
              }
            },
            "PCR": {
              "CH0EN": {
                "bit": 0,
                "description": "PWM-Timer 0 Enable (PWM timer 0 for group A and PWM timer 4 for group B)\n1 = Enable corresponding PWM-Timer Start Run\n0 = Stop corresponding PWM-Timer Running"
              },
              "CH0INV": {
                "bit": 2,
                "description": "PWM-Timer 0 Output Inverter Enable (PWM timer 0 for group A and PWM timer 4 for group B)\n1 = Inverter enable\n0 = Inverter disable"
              },
              "CH0MOD": {
                "bit": 3,
                "description": "PWM-Timer 0 Auto-reload/One-Shot Mode (PWM timer 0 for group A and PWM timer 4 for group B)\n1 = Auto-reload Mode\n0 = One-Shot Mode\nNote: If there is a rising transition at this bit, it will cause CNR0 and CMR0 be clear."
              },
              "DZEN01": {
                "bit": 4,
                "description": "Dead-Zone 0 Generator Enable (PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B)\n1 = Enable\n0 = Disable\nNote: When Dead-Zone Generator is enabled, the pair of PWM0 and PWM1 becomes a complementary pair for PWM group A and the pair of PWM4 and PWM5 becomes a complementary pair for PWM group B."
              },
              "DZEN23": {
                "bit": 5,
                "description": "Dead-Zone 2 Generator Enable (PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B)\n1 = Enable\n0 = Disable\nNote: When Dead-Zone Generator is enabled, the pair of PWM2 and PWM3 becomes a complementary pair for PWM group A and the pair of PWM6 and PWM7 becomes a complementary pair for PWM group B."
              },
              "CH1EN": {
                "bit": 8,
                "description": "PWM-Timer 1 Enable (PWM timer 1 for group A and PWM timer 5 for group B)\n1 = Enable corresponding PWM-Timer Start Run\n0 = Stop corresponding PWM-Timer Running"
              },
              "CH1INV": {
                "bit": 10,
                "description": "PWM-Timer 1 Output Inverter Enable (PWM timer 1 for group A and PWM timer 5 for group B)\n1 = Inverter enable\n0 = Inverter disable"
              },
              "CH1MOD": {
                "bit": 11,
                "description": "PWM-Timer 1 Auto-reload/One-Shot Mode (PWM timer 1 for group A and PWM timer 5 for group B)\n1 = Auto-load Mode\n0 = One-Shot Mode\nNote: If there is a rising transition at this bit, it will cause CNR1 and CMR1 be clear."
              },
              "CH2EN": {
                "bit": 16,
                "description": "PWM-Timer 2 Enable (PWM timer 2 for group A and PWM timer 6 for group B)\n1 = Enable corresponding PWM-Timer Start Run\n0 = Stop corresponding PWM-Timer Running"
              },
              "CH2INV": {
                "bit": 18,
                "description": "PWM-Timer 2 Output Inverter Enable (PWM timer 2 for group A and PWM timer 6 for group B)\n1 = Inverter enable\n0 = Inverter disable"
              },
              "CH2MOD": {
                "bit": 19,
                "description": "PWM-Timer 2 Auto-reload/One-Shot Mode (PWM timer 2 for group A and PWM timer 6 for group B)\n1 = Auto-reload Mode\n0 = One-Shot Mode\nNote: If there is a rising transition at this bit, it will cause CNR2 and CMR2 be clear."
              },
              "CH3EN": {
                "bit": 24,
                "description": "PWM-Timer 3 Enable (PWM timer 3 for group A and PWM timer 7 for group B)\n1 = Enable corresponding PWM-Timer Start Run\n0 = Stop corresponding PWM-Timer Running"
              },
              "CH3INV": {
                "bit": 26,
                "description": "PWM-Timer 3 Output Inverter Enable (PWM timer 3 for group A and PWM timer 7 for group B)\n1 = Inverter enable\n0 = Inverter disable"
              },
              "CH3MOD": {
                "bit": 27,
                "description": "PWM-Timer 3 Auto-reload/One-Shot Mode (PWM timer 3 for group A and PWM timer 7 for group B)\n1 = Auto-reload Mode\n0 = One-Shot Mode\nNote: If there is a rising transition at this bit, it will cause CNR3 and CMR3 be clear."
              }
            },
            "CNR0": {
              "CNR": {
                "bit": 0,
                "description": "PWM Counter/Timer Loaded Value\nCNR determines the PWM period.\nPWM frequency = PWM01_CLK/(prescale+1)*(clock divider)/(CNR+1).\nDuty ratio = (CMR+1)/(CNR+1).\nCMR >= CNR: PWM output is always high.\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n(Unit : 1 PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "CMR0": {
              "CMR": {
                "bit": 0,
                "description": "PWM Comparator Register\nCMR determines the PWM duty.\nPWM frequency = PWM01_CLK/(prescale+1)*(clock divider)/(CNR+1).\nDuty ratio = (CMR+1)/(CNR+1).\nCMR >= CNR: PWM output is always high.\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n(Unit : 1 PWM clock cycle)\nNote: Any write to CMR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "PDR0": {
              "PDR": {
                "bit": 0,
                "description": "PWM Data Register\nUser can monitor PDR to know current value in 16-bit down counter.",
                "width": 16
              }
            },
            "CNR1": {
              "CNR": {
                "bit": 0,
                "description": "PWM Counter/Timer Loaded Value\nCNR determines the PWM period.\nPWM frequency = PWM01_CLK/(prescale+1)*(clock divider)/(CNR+1).\nDuty ratio = (CMR+1)/(CNR+1).\nCMR >= CNR: PWM output is always high.\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n(Unit : 1 PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "CMR1": {
              "CMR": {
                "bit": 0,
                "description": "PWM Comparator Register\nCMR determines the PWM duty.\nPWM frequency = PWM01_CLK/(prescale+1)*(clock divider)/(CNR+1).\nDuty ratio = (CMR+1)/(CNR+1).\nCMR >= CNR: PWM output is always high.\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n(Unit : 1 PWM clock cycle)\nNote: Any write to CMR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "PDR1": {
              "PDR": {
                "bit": 0,
                "description": "PWM Data Register\nUser can monitor PDR to know current value in 16-bit down counter.",
                "width": 16
              }
            },
            "CNR2": {
              "CNR": {
                "bit": 0,
                "description": "PWM Counter/Timer Loaded Value\nCNR determines the PWM period.\nPWM frequency = PWM23_CLK/(prescale+1)*(clock divider)/(CNR+1).\nDuty ratio = (CMR+1)/(CNR+1).\nCMR >= CNR: PWM output is always high.\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n(Unit : 1 PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "CMR2": {
              "CMR": {
                "bit": 0,
                "description": "PWM Comparator Register\nCMR determines the PWM duty.\nPWM frequency = PWM23_CLK/(prescale+1)*(clock divider)/(CNR+1).\nDuty ratio = (CMR+1)/(CNR+1).\nCMR >= CNR: PWM output is always high.\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n(Unit : 1 PWM clock cycle)\nNote: Any write to CMR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "PDR2": {
              "PDR": {
                "bit": 0,
                "description": "PWM Data Register\nUser can monitor PDR to know current value in 16-bit down counter.",
                "width": 16
              }
            },
            "CNR3": {
              "CNR": {
                "bit": 0,
                "description": "PWM Counter/Timer Loaded Value\nCNR determines the PWM period.\nPWM frequency = PWM23_CLK/(prescale+1)*(clock divider)/(CNR+1).\nDuty ratio = (CMR+1)/(CNR+1).\nCMR >= CNR: PWM output is always high.\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n(Unit : 1 PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "CMR3": {
              "CMR": {
                "bit": 0,
                "description": "PWM Comparator Register\nCMR determines the PWM duty.\nPWM frequency = PWM23_CLK/(prescale+1)*(clock divider)/(CNR+1).\nDuty ratio = (CMR+1)/(CNR+1).\nCMR >= CNR: PWM output is always high.\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n(Unit : 1 PWM clock cycle)\nNote: Any write to CMR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "PDR3": {
              "PDR": {
                "bit": 0,
                "description": "PWM Data Register\nUser can monitor PDR to know current value in 16-bit down counter.",
                "width": 16
              }
            },
            "PBCR": {
              "BCn": {
                "bit": 0,
                "description": "PWM Backward Compatible Register\n0 = PWM register action is compatible with Medium Density\n1 = PWM register action is not compatible with Medium Density\nPlease reference CCR0/CCR2 register bit 6, 7, 22, 23 description"
              }
            },
            "PIER": {
              "PWMIE0": {
                "bit": 0,
                "description": "PWM Channel 0 Interrupt Enable\n1 = Enable\n0 = Disable"
              },
              "PWMIE1": {
                "bit": 1,
                "description": "PWM Channel 1 Interrupt Enable\n1 = Enable\n0 = Disable"
              },
              "PWMIE2": {
                "bit": 2,
                "description": "PWM Channel 2 Interrupt Enable\n1 = Enable\n0 = Disable"
              },
              "PWMIE3": {
                "bit": 3,
                "description": "PWM Channel 3 Interrupt Enable\n1 = Enable\n0 = Disable"
              }
            },
            "PIIR": {
              "PWMIF0": {
                "bit": 0,
                "description": "PWM Channel 0 Interrupt Status\nFlag is set by hardware when PWM0 down counter reaches zero, software can write 1 to clear this bit to zero."
              },
              "PWMIF1": {
                "bit": 1,
                "description": "PWM Channel 1 Interrupt Status\nFlag is set by hardware when PWM1 down counter reaches zero, software can write 1 to clear this bit to zero."
              },
              "PWMIF2": {
                "bit": 2,
                "description": "PWM Channel 2 Interrupt Status\nFlag is set by hardware when PWM2 down counter reaches zero, software can write 1 to clear this bit to zero."
              },
              "PWMIF3": {
                "bit": 3,
                "description": "PWM Channel 3 Interrupt Status\nFlag is set by hardware when PWM3 down counter reaches zero, software can write 1 to clear this bit to zero."
              }
            },
            "CCR0": {
              "INV0": {
                "bit": 0,
                "description": "Channel 0 Inverter Enable\n1 = Inverter enable. Reverse the input signal from GPIO before fed to Capture timer\n0 = Inverter disable"
              },
              "CRL_IE0": {
                "bit": 1,
                "description": "Channel 0 Rising Latch Interrupt Enable\n1 = Enable rising latch interrupt\n0 = Disable rising latch interrupt\nWhen Enable, if Capture detects PWM group channel 0 has rising transition, Capture issues an Interrupt."
              },
              "CFL_IE0": {
                "bit": 2,
                "description": "Channel 0 Falling Latch Interrupt Enable\n1 = Enable falling latch interrupt\n0 = Disable falling latch interrupt\nWhen Enable, if Capture detects PWM group channel 0 has falling transition, Capture issues an Interrupt."
              },
              "CAPCH0EN": {
                "bit": 3,
                "description": "Channel 0 Capture Function Enable\n1 = Enable capture function on PWM group channel 0.\n0 = Disable capture function on PWM group channel 0.\nWhen Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch).\nWhen Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 0 Interrupt."
              },
              "CAPIF0": {
                "bit": 4,
                "description": "Channel 0 Capture Interrupt Indication Flag\nIf PWM group channel 0 rising latch interrupt is enabled (CRL_IE0=1), a rising transition occurs at PWM group channel 0 will result in CAPIF0 to high; Similarly, a falling transition will cause CAPIF0 to be set high if PWM group channel 0 falling latch interrupt is enabled (CFL_IE0=1).\nWrite 1 to clear this bit to zero"
              },
              "CRLRI0": {
                "bit": 6,
                "description": "CRLR0 Latched Indicator Bit\nWhen PWM group input channel 0 has a rising transition, CRLR0 was latched with the value of PWM down-counter and this bit is set by hardware.\nIn Medium Density, software can write 0 to clear this bit to zero.\nIn Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1."
              },
              "CFLRI0": {
                "bit": 7,
                "description": "CFLR0 Latched Indicator Bit\nWhen PWM group input channel 0 has a falling transition, CFLR0 was latched with the value of PWM down-counter and this bit is set by hardware.\nIn Medium Density, software can write 0 to clear this bit to zero.\nIn Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1."
              },
              "INV1": {
                "bit": 16,
                "description": "Channel 1 Inverter Enable\n1 = Inverter enable. Reverse the input signal from GPIO before fed to Capture timer\n0 = Inverter disable"
              },
              "CRL_IE1": {
                "bit": 17,
                "description": "Channel 1 Rising Latch Interrupt Enable\n1 = Enable rising latch interrupt\n0 = Disable rising latch interrupt\nWhen Enable, if Capture detects PWM group channel 1 has rising transition, Capture issues an Interrupt."
              },
              "CFL_IE1": {
                "bit": 18,
                "description": "Channel 1 Falling Latch Interrupt Enable\n1 = Enable falling latch interrupt\n0 = Disable falling latch interrupt\nWhen Enable, if Capture detects PWM group channel 1 has falling transition, Capture issues an Interrupt."
              },
              "CAPCH1EN": {
                "bit": 19,
                "description": "Channel 1 Capture Function Enable\n1 = Enable capture function on PWM group channel 1.\n0 = Disable capture function on PWM group channel 1.\nWhen Enable, Capture latched the PMW-counter and saved to CRLR (Rising latch) and CFLR (Falling latch).\nWhen Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 1 Interrupt."
              },
              "CAPIF1": {
                "bit": 20,
                "description": "Channel 1 Capture Interrupt Indication Flag\nIf PWM group channel 1 rising latch interrupt is enabled (CRL_IE1=1), a rising transition occurs at PWM group channel 1 will result in CAPIF1 to high; Similarly, a falling transition will cause CAPIF1 to be set high if PWM group channel 1 falling latch interrupt is enabled (CFL_IE1=1).\nWrite 1 to clear this bit to zero"
              },
              "CRLRI1": {
                "bit": 22,
                "description": "CRLR1 Latched Indicator Bit\nWhen PWM group input channel 1 has a rising transition, CRLR1 was latched with the value of PWM down-counter and this bit is set by hardware.\nIn Medium Density, software can write 0 to clear this bit to zero.\nIn Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1."
              },
              "CFLRI1": {
                "bit": 23,
                "description": "CFLR1 Latched Indicator Bit\nWhen PWM group input channel 1 has a falling transition, CFLR1 was latched with the value of PWM down-counter and this bit is set by hardware.\nIn Medium Density, software can write 0 to clear this bit to zero.\nIn Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1."
              }
            },
            "CCR2": {
              "INV2": {
                "bit": 0,
                "description": "Channel 2 Inverter Enable\n1 = Inverter enable. Reverse the input signal from GPIO before fed to Capture timer\n0 = Inverter disable"
              },
              "CRL_IE2": {
                "bit": 1,
                "description": "Channel 2 Rising Latch Interrupt Enable\n1 = Enable rising latch interrupt\n0 = Disable rising latch interrupt\nWhen Enable, if Capture detects PWM group channel 2 has rising transition, Capture issues an Interrupt."
              },
              "CFL_IE2": {
                "bit": 2,
                "description": "Channel 2 Falling Latch Interrupt Enable\n1 = Enable falling latch interrupt\n0 = Disable falling latch interrupt\nWhen Enable, if Capture detects PWM group channel 2 has falling transition, Capture issues an Interrupt."
              },
              "CAPCH2EN": {
                "bit": 3,
                "description": "Channel 2 Capture Function Enable\n1 = Enable capture function on PWM group channel 2.\n0 = Disable capture function on PWM group channel 2.\nWhen Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch).\nWhen Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 2 Interrupt."
              },
              "CAPIF2": {
                "bit": 4,
                "description": "Channel 2 Capture Interrupt Indication Flag\nIf PWM group channel 2 rising latch interrupt is enabled (CRL_IE2=1), a rising transition occurs at PWM group channel 2 will result in CAPIF2 to high; Similarly, a falling transition will cause CAPIF2 to be set high if PWM group channel 2 falling latch interrupt is enabled (CFL_IE2=1).\nWrite 1 to clear this bit to zero"
              },
              "CRLRI2": {
                "bit": 6,
                "description": "CRLR2 Latched Indicator Bit\nWhen PWM group input channel 2 has a rising transition, CRLR2 was latched with the value of PWM down-counter and this bit is set by hardware.\nIn Medium Density, software can write 0 to clear this bit to zero.\nIn Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1."
              },
              "CFLRI2": {
                "bit": 7,
                "description": "CFLR2 Latched Indicator Bit\nWhen PWM group input channel 2 has a falling transition, CFLR2 was latched with the value of PWM down-counter and this bit is set by hardware.\nIn Medium Density, software can write 0 to clear this bit to zero.\nIn Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1."
              },
              "INV3": {
                "bit": 16,
                "description": "Channel 3 Inverter Enable\n1 = Inverter enable. Reverse the input signal from GPIO before fed to Capture timer\n0 = Inverter disable"
              },
              "CRL_IE3": {
                "bit": 17,
                "description": "Channel 3 Rising Latch Interrupt Enable\n1 = Enable rising latch interrupt\n0 = Disable rising latch interrupt\nWhen Enable, if Capture detects PWM group channel 3 has rising transition, Capture issues an Interrupt."
              },
              "CFL_IE3": {
                "bit": 18,
                "description": "Channel 3 Falling Latch Interrupt Enable\n1 = Enable falling latch interrupt\n0 = Disable falling latch interrupt\nWhen Enable, if Capture detects PWM group channel 3 has falling transition, Capture issues an Interrupt."
              },
              "CAPCH3EN": {
                "bit": 19,
                "description": "Channel 3 Capture Function Enable\n1 = Enable capture function on PWM group channel 3.\n0 = Disable capture function on PWM group channel 3.\nWhen Enable, Capture latched the PMW-counter and saved to CRLR (Rising latch) and CFLR (Falling latch).\nWhen Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 3 Interrupt."
              },
              "CAPIF3": {
                "bit": 20,
                "description": "Channel 3 Capture Interrupt Indication Flag\nIf PWM group channel 3 rising latch interrupt is enabled (CRL_IE3=1), a rising transition occurs at PWM group channel 3 will result in CAPIF3 to high; Similarly, a falling transition will cause CAPIF3 to be set high if PWM group channel 3 falling latch interrupt is enabled (CFL_IE3=1).\nWrite 1 to clear this bit to zero"
              },
              "CRLRI3": {
                "bit": 22,
                "description": "CRLR3 Latched Indicator Bit\nWhen PWM group input channel 3 has a rising transition, CRLR3 was latched with the value of PWM down-counter and this bit is set by hardware.\nIn Medium Density, software can write 0 to clear this bit to zero.\nIn Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1."
              },
              "CFLRI3": {
                "bit": 23,
                "description": "CFLR3 Latched Indicator Bit\nWhen PWM group input channel 3 has a falling transition, CFLR3 was latched with the value of PWM down-counter and this bit is set by hardware.\nIn Medium Density, software can write 0 to clear this bit to zero.\nIn Low Density, software can write 0 to clear this bit to zero if BCn bit is 0, and can Write 1 to clear this bit to zero if BCn bit is 1."
              }
            },
            "CRLR0": {
              "CRLR": {
                "bit": 0,
                "description": "Capture Rising Latch Register\nLatch the PWM counter when Channel 0 has rising transition.",
                "width": 16
              }
            },
            "CFLR0": {
              "CFLR": {
                "bit": 0,
                "description": "Capture Falling Latch Register\nLatch the PWM counter when Channel 0 has Falling transition.",
                "width": 16
              }
            },
            "CRLR1": {
              "CRLR": {
                "bit": 0,
                "description": "Capture Rising Latch Register\nLatch the PWM counter when Channel 1 has rising transition.",
                "width": 16
              }
            },
            "CFLR1": {
              "CFLR": {
                "bit": 0,
                "description": "Capture Falling Latch Register\nLatch the PWM counter when Channel 1 has Falling transition.",
                "width": 16
              }
            },
            "CRLR2": {
              "CRLR": {
                "bit": 0,
                "description": "Capture Rising Latch Register\nLatch the PWM counter when Channel 2 has rising transition.",
                "width": 16
              }
            },
            "CFLR2": {
              "CFLR": {
                "bit": 0,
                "description": "Capture Falling Latch Register\nLatch the PWM counter when Channel 2 has Falling transition.",
                "width": 16
              }
            },
            "CRLR3": {
              "CRLR": {
                "bit": 0,
                "description": "Capture Rising Latch Register\nLatch the PWM counter when Channel 3 has rising transition.",
                "width": 16
              }
            },
            "CFLR3": {
              "CFLR": {
                "bit": 0,
                "description": "Capture Falling Latch Register\nLatch the PWM counter when Channel 3 has Falling transition.",
                "width": 16
              }
            },
            "CAPENR": {
              "CAPENR": {
                "bit": 0,
                "description": "Capture Input Enable Register\nThere are four capture inputs from pad. Bit0~Bit3 are used to control each inputs enable or disable. \n0 = Disable (PWMx multi-function pin input does not affect input capture function)\n1 = Enable (PWMx multi-function pin input will affect its input capture function.)\n\n\n\nCAPENR\nBit 3210 for PWM group A\nBit xxx1 Capture channel 0 is from pin PA.12 \nBit xx1x Capture channel 1 is from pin PA.13 \nBit x1xx Capture channel 2 is from pin PA.14\nBit 1xxx Capture channel 3 is from pin PA.15 \nBit 3210 for PWM group B\nBit xxx1 Capture channel 0 is from pin PE.11\nBit xx1x Capture channel 1 is from pin PE.5\nBit x1xx Capture channel 2 is from pin PE.0\nBit 1xxx Capture channel 3 is from pin PE.1",
                "width": 4
              }
            },
            "POE": {
              "PWM0": {
                "bit": 0,
                "description": "PWM Channel 0 Output Enable Register\n1 = Enable PWM channel 0 output to pin\n0 = Disable PWM channel 0 output to pin\nNote: The corresponding GPIO pin also must be switched to PWM function."
              },
              "PWM1": {
                "bit": 1,
                "description": "PWM Channel 1 Output Enable Register\n1 = Enable PWM channel 1 output to pin\n0 = Disable PWM channel 1 output to pin\nNote: The corresponding GPIO pin also must be switched to PWM function."
              },
              "PWM2": {
                "bit": 2,
                "description": "PWM Channel 2 Output Enable Register\n1 = Enable PWM channel 2 output to pin\n0 = Disable PWM channel 2 output to pin\nNote: The corresponding GPIO pin also must be switched to PWM function."
              },
              "PWM3": {
                "bit": 3,
                "description": "PWM Channel 3 Output Enable Register\n1 = Enable PWM channel 3 output to pin\n0 = Disable PWM channel 3 output to pin\nNote: The corresponding GPIO pin also must be switched to PWM function."
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x400E0000"
            }
          ],
          "registers": {
            "ADDR0": {
              "offset": "0x00",
              "size": 32,
              "description": "A/D Data Register 0"
            },
            "ADDR1": {
              "offset": "0x04",
              "size": 32,
              "description": "A/D Data Register 1"
            },
            "ADDR2": {
              "offset": "0x08",
              "size": 32,
              "description": "A/D Data Register 2"
            },
            "ADDR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "A/D Data Register 3"
            },
            "ADDR4": {
              "offset": "0x10",
              "size": 32,
              "description": "A/D Data Register 4"
            },
            "ADDR5": {
              "offset": "0x14",
              "size": 32,
              "description": "A/D Data Register 5"
            },
            "ADDR6": {
              "offset": "0x18",
              "size": 32,
              "description": "A/D Data Register 6"
            },
            "ADDR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "A/D Data Register 7"
            },
            "ADCR": {
              "offset": "0x20",
              "size": 32,
              "description": "A/D Control Register"
            },
            "ADCHER": {
              "offset": "0x24",
              "size": 32,
              "description": "A/D Channel Enable Register"
            },
            "ADCMPR0": {
              "offset": "0x28",
              "size": 32,
              "description": "A/D Compare Register 0"
            },
            "ADCMPR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "A/D Compare Register 1"
            },
            "ADSR": {
              "offset": "0x30",
              "size": 32,
              "description": "A/D Status Register"
            },
            "ADCALR": {
              "offset": "0x34",
              "size": 32,
              "description": "A/D Calibration Register"
            },
            "ADPDMA": {
              "offset": "0x40",
              "size": 32,
              "description": "New description for register"
            }
          },
          "bits": {
            "ADDR0": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains conversion result of ADC.\nFor Medium density, RSLT[15:12] always read as 0.\nFor Low density, if DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12]. If DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2's complement format will be filled in RSLT[11:0] and signed bits will be filled in RSLT[15:12]",
                "width": 16
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR1": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains conversion result of ADC.\nFor Medium density, RSLT[15:12] always read as 0.\nFor Low density, if DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12]. If DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2's complement format will be filled in RSLT[11:0] and signed bits will be filled in RSLT[15:12].",
                "width": 16
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR2": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains conversion result of ADC.\nFor Medium density, RSLT[15:12] always read as 0.\nFor Low density, if DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12]. If DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2's complement format will be filled in RSLT[11:0] and signed bits will be filled in RSLT[15:12].",
                "width": 16
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR3": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains conversion result of ADC.\nFor Medium density, RSLT[15:12] always read as 0.\nFor Low density, if DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12]. If DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2's complement format will be filled in RSLT[11:0] and signed bits will be filled in RSLT[15:12].",
                "width": 16
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR4": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains conversion result of ADC.\nFor Medium density, RSLT[15:12] always read as 0.\nFor Low density, if DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12]. If DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2's complement format will be filled in RSLT[11:0] and signed bits will be filled in RSLT[15:12].",
                "width": 16
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR5": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains conversion result of ADC.\nFor Medium density, RSLT[15:12] always read as 0.\nFor Low density, if DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12]. If DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2's complement format will be filled in RSLT[11:0] and signed bits will be filled in RSLT[15:12].",
                "width": 16
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR6": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains conversion result of ADC.\nFor Medium density, RSLT[15:12] always read as 0.\nFor Low density, if DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12]. If DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2's complement format will be filled in RSLT[11:0] and signed bits will be filled in RSLT[15:12].",
                "width": 16
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR7": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains conversion result of ADC.\nFor Medium density, RSLT[15:12] always read as 0.\nFor Low density, if DMOF bit (ADCR[31]) set to 0, 12 bits ADC conversion result with unsigned format will be filled in RSLT[11:0] and zero will be filled in RSLT[15:12]. If DMOF bit (ADCR[31]) set to 1, 12 bits ADC conversion result with 2's complement format will be filled in RSLT[11:0] and signed bits will be filled in RSLT[15:12].",
                "width": 16
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1 and previous conversion result is gone. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADCR": {
              "ADEN": {
                "bit": 0,
                "description": "A/D Converter Enable\n1 = Enable\n0 = Disable\nBefore starting A/D conversion function, this bit should be set to 1. Clear it to 0 to disable A/D converter analog circuit for saving power consumption."
              },
              "ADIE": {
                "bit": 1,
                "description": "A/D Interrupt Enable\n1 = Enable A/D interrupt function\n0 = Disable A/D interrupt function\nA/D conversion end interrupt request is generated if ADIE bit is set to 1."
              },
              "ADMD": {
                "bit": 2,
                "description": "A/D Converter Operation Mode\n00 = Single conversion\n01 = Reserved\n10 = Single-cycle scan\n11 = Continuous scan\nWhen changing the operation mode, software should disable ADST bit firstly.",
                "width": 2
              },
              "TRGS": {
                "bit": 4,
                "description": "Hardware Trigger Source\n00 = A/D conversion is started by external STADC pin.\nOthers = Reserved\nSoftware should disable TRGE and ADST before change TRGS. \nIn hardware trigger mode, the ADST bit is set by the external trigger from STADC.",
                "width": 2
              },
              "TRGCOND": {
                "bit": 6,
                "description": "External Trigger Condition\nThese two bits decide external pin STADC trigger event is level or edge. The signal must be kept at stable state at least 8 PCLKs for level trigger and 4 PCLKs at high and low state for edge trigger.\n00 = Low level\n01 = High level\n10 = Falling edge\n11 = Positive edge",
                "width": 2
              },
              "TRGEN": {
                "bit": 8,
                "description": "External Trigger Enable\nEnable or disable triggering of A/D conversion by external STADC pin.\n1= Enable\n0= Disable"
              },
              "PTEN": {
                "bit": 9,
                "description": "PDMA Transfer Enable\n1 = Enable PDMA data transfer in ADDR 0~7\n0 = Disable PDMA data transfer.\nWhen A/D conversion is completed, the converted data is loaded into ADDR 0~7, software can enable this bit to generate a PDMA data transfer request.\nWhen PTEN=1, software must set ADIE=0 to disable interrupt."
              },
              "DIFFEN": {
                "bit": 10,
                "description": "A/D Differential Input Mode Enable\n1 = A/D is in differential analog input mode\n0 = A/D is in single-end analog input mode\nDifferential input voltage (Vdiff) = Vplus - Vminus\nThe Vplus of differential input paired channel 0 is from ADC0 pin; Vminus is from ADC1 pin.\nThe Vplus of differential input paired channel 1 is from ADC2 pin; Vminus is from ADC3 pin.\nThe Vplus of differential input paired channel 2 is from ADC4 pin; Vminus is from ADC5 pin.\nThe Vplus of differential input paired channel 3 is from ADC6 pin; Vminus is from ADC7 pin.\nIn differential input mode, only one of the two corresponding channels needs to be enabled in ADCHER. The conversion result will be placed to the corresponding data register of the enabled channel. If both channels of a differential input paired channel are enabled, the ADC will convert it twice in scan mode. And then write the conversion result to the two corresponding data registers."
              },
              "ADST": {
                "bit": 11,
                "description": "A/D Conversion Start\n1 = Conversion start.\n0 = Conversion stopped and A/D converter enter idle state.\nADST bit can be controlled by two sources: software write and external pin STADC. ADST is cleared to 0 by hardware automatically at the ends of single mode and single-cycle scan mode on specified channels. In continuous scan mode, A/D conversion is continuously performed sequentially until this bit is cleared to 0 or chip reset."
              },
              "DMOF": {
                "bit": 31,
                "description": "A/D differential input Mode Output Format\nThis bit is only supported in Low Density.\n1 = A/D Conversion result will be filled in RSLT at ADDRx registers with 2'complement format.\n0 = A/D Conversion result will be filled in RSLT at ADDRx registers with unsigned format."
              }
            },
            "ADCHER": {
              "CHEN0": {
                "bit": 0,
                "description": "Analog Input Channel 0 Enable\n1 = Enable\n0 = Disable\nChannel 0 is the default enable channel if CHEN0~7 are set as 0s."
              },
              "CHEN1": {
                "bit": 1,
                "description": "Analog Input Channel 1 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN2": {
                "bit": 2,
                "description": "Analog Input Channel 2 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN3": {
                "bit": 3,
                "description": "Analog Input Channel 3 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN4": {
                "bit": 4,
                "description": "Analog Input Channel 4 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN5": {
                "bit": 5,
                "description": "Analog Input Channel 5 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN6": {
                "bit": 6,
                "description": "Analog Input Channel 6 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN7": {
                "bit": 7,
                "description": "Analog Input Channel 7 Enable\n1 = Enable\n0 = Disable"
              },
              "PRESEL": {
                "bit": 8,
                "description": "Analog Input Channel 7 select\n00: External analog input\n01: Internal bandgap voltage\n10: Internal temperature sensor\n11: Reserved",
                "width": 2
              }
            },
            "ADCMPR0": {
              "CMPEN": {
                "bit": 0,
                "description": "Compare Enable\n1 = Enable compare.\n0 = Disable compare.\nSet this bit to 1 to enable ADC controller to compare CMPD[11:0] with specified channel conversion result when converted data is loaded into ADDR register."
              },
              "CMPIE": {
                "bit": 1,
                "description": "Compare Interrupt Enable\n1 = Enable\n0 = Disable\nIf the compare function is enabled and the compare condition matches the setting of CMPCOND and CMPMATCNT, CMPF0 bit will be asserted, in the meanwhile, if CMPIE is set to 1, a compare interrupt request is generated."
              },
              "CMPCOND": {
                "bit": 2,
                "description": "Compare Condition\n1 = Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPD (ADCMPR0[27:16]), the internal match counter will increase one.\n0 = Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPD (ADCMPR0[27:16]), the internal match counter will increase one.\nWhen the internal counter reaches the value to (CMPMATCNT +1), the CMPF0 bit will be set."
              },
              "CMPCH": {
                "bit": 3,
                "description": "Compare Channel Selection\n000 = Channel 0 conversion result is selected to be compared.\n001 = Channel 1 conversion result is selected to be compared.\n010 = Channel 2 conversion result is selected to be compared.\n011 = Channel 3 conversion result is selected to be compared.\n100 = Channel 4 conversion result is selected to be compared.\n101 = Channel 5 conversion result is selected to be compared.\n110 = Channel 6 conversion result is selected to be compared.\n111 = Channel 7 conversion result is selected to be compared.",
                "width": 3
              },
              "CMPMATCNT": {
                "bit": 8,
                "description": "Compare Match Count\nWhen the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND[2], the internal match counter will increase 1. When the internal counter reaches the value to (CMPMATCNT +1), the CMPF0 bit will be set.",
                "width": 4
              },
              "CMPD": {
                "bit": 16,
                "description": "Comparison Data\nThe 12 bits data is used to compare with conversion result of specified channel. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software.\nThe following description is only supported in Low Density.\nWhen DMOF bit is set to 0, ADC comparator compares CMPD with conversion result with unsigned format. CMPD should be filled in unsigned format.\nWhen DMOF bit is set to 1, ADC comparator compares CMPD with conversion result with 2's complement format. CMPD should be filled in 2's complement format.",
                "width": 12
              }
            },
            "ADCMPR1": {
              "CMPEN": {
                "bit": 0,
                "description": "Compare Enable\n1 = Enable compare.\n0 = Disable compare.\nSet this bit to 1 to enable ADC controller to compare CMPD[11:0] with specified channel conversion result when converted data is loaded into ADDR register."
              },
              "CMPIE": {
                "bit": 1,
                "description": "Compare Interrupt Enable\n1 = Enable\n0 = Disable\nIf the compare function is enabled and the compare condition matches the setting of CMPCOND and CMPMATCNT, CMPF1 bit will be asserted, in the meanwhile, if CMPIE is set to 1, a compare interrupt request is generated."
              },
              "CMPCOND": {
                "bit": 2,
                "description": "Compare Condition\n1 = Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPD (ADCMPR1[27:16]), the internal match counter will increase one.\n0 = Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPD (ADCMPR1[27:16]), the internal match counter will increase one.\nWhen the internal counter reaches the value to (CMPMATCNT +1), the CMPF1 bit will be set."
              },
              "CMPCH": {
                "bit": 3,
                "description": "Compare Channel Selection\n000 = Channel 0 conversion result is selected to be compared.\n001 = Channel 1 conversion result is selected to be compared.\n010 = Channel 2 conversion result is selected to be compared.\n011 = Channel 3 conversion result is selected to be compared.\n100 = Channel 4 conversion result is selected to be compared.\n101 = Channel 5 conversion result is selected to be compared.\n110 = Channel 6 conversion result is selected to be compared.\n111 = Channel 7 conversion result is selected to be compared.",
                "width": 3
              },
              "CMPMATCNT": {
                "bit": 8,
                "description": "Compare Match Count\nWhen the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND[2], the internal match counter will increase 1. When the internal counter reaches the value to (CMPMATCNT +1), the CMPF1 bit will be set.",
                "width": 4
              },
              "CMPD": {
                "bit": 16,
                "description": "Comparison Data\nThe 12 bits data is used to compare with conversion result of specified channel. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software.\nThe following description is only supported in Low Density.\nWhen DMOF bit is set to 0, ADC comparator compares CMPD with conversion result with unsigned format. CMPD should be filled in unsigned format.\nWhen DMOF bit is set to 1, ADC comparator compares CMPD with conversion result with 2's complement format. CMPD should be filled in 2's complement format.",
                "width": 12
              }
            },
            "ADSR": {
              "ADF": {
                "bit": 0,
                "description": "A/D Conversion End Flag\nA status flag that indicates the end of A/D conversion.\nADF is set to 1 at these two conditions:\nWhen A/D conversion ends in single mode\nWhen A/D conversion ends on all specified channels in scan mode.\nThis flag can be cleared by writing 1 to itself."
              },
              "CMPF0": {
                "bit": 1,
                "description": "Compare Flag\nWhen the selected channel A/D conversion result meets the setting conditions of ADCMPR0 then this bit will be set to 1. And it can be cleared by writing 1 to itself.\n1 = Conversion result in ADDR meets ADCMPR0 setting\n0 = Conversion result in ADDR does not meet ADCMPR0 setting"
              },
              "CMPF1": {
                "bit": 2,
                "description": "Compare Flag\nWhen the selected channel A/D conversion result meets the setting conditions of ADCMPR1 then this bit will be set to 1. And it can be cleared by writing 1 to itself.\n1 = Conversion result in ADDR meets ADCMPR1 setting\n0 = Conversion result in ADDR does not meet ADCMPR1 setting"
              },
              "BUSY": {
                "bit": 3,
                "description": "BUSY/IDLE\n1 = A/D converter is busy at conversion.\n0 = A/D converter is in idle state.\nThis bit is mirror of as ADST bit in ADCR.\nIt is read only."
              },
              "CHANNEL": {
                "bit": 4,
                "description": "Current Conversion Channel\nThis filed reflects current conversion channel when BUSY=1. When BUSY=0, it shows the next channel will be converted.\nIt is read only.",
                "width": 3
              },
              "VALID": {
                "bit": 8,
                "description": "Data Valid flag\nIt is a mirror of VALID bit in ADDRx\nIt is read only.",
                "width": 8
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run flag\nIt is a mirror of OVERRUN bit in ADDRx\nIt is read only.",
                "width": 8
              }
            },
            "ADCALR": {
              "CALEN": {
                "bit": 0,
                "description": "Self Calibration Enable\n1 = Enable self calibration\n0 = Disable self calibration\nSoftware can set this bit to 1 enables A/D converter to do self calibration function. It needs 127 ADC clocks to complete calibration. This bit must be kept at 1 after CALDONE asserted. Clearing this bit will disable self calibration function."
              },
              "CALDONE": {
                "bit": 1,
                "description": "Calibration is Done \n1 = A/D converter self calibration is done\n0 = A/D converter has not been calibrated or calibration is in progress if CALEN bit is set.\nWhen 0 is written to CALEN bit, CALDONE bit is cleared by hardware immediately. It is a read only bit."
              }
            },
            "ADPDMA": {
              "AD_PDMA": {
                "bit": 0,
                "description": "ADC PDMA current transfer data register\nWhen PDMA transferring, read this register can monitor current PDMA transfer data. This is a read only register.",
                "width": 12
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN",
              "base": "0x40180000"
            }
          ],
          "registers": {
            "CAN_CON": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "CAN_STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Status Register"
            },
            "CAN_ERR": {
              "offset": "0x08",
              "size": 32,
              "description": "Error Counter"
            },
            "CAN_BTIME": {
              "offset": "0x0C",
              "size": 32,
              "description": "Bit Timing Register"
            },
            "CAN_IIDR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Identifier Register"
            },
            "CAN_TEST": {
              "offset": "0x14",
              "size": 32,
              "description": "Test Register"
            },
            "CAN_BRPE": {
              "offset": "0x18",
              "size": 32,
              "description": "BRP Extension Register"
            },
            "CAN_IF1_CREQ": {
              "offset": "0x20",
              "size": 32,
              "description": "IF1 Command Request Register"
            },
            "CAN_IF1_CMASK": {
              "offset": "0x24",
              "size": 32,
              "description": "IF1 Command Mask Registers"
            },
            "CAN_IF1_MASK1": {
              "offset": "0x28",
              "size": 32,
              "description": "IF1 Mask 1 Register"
            },
            "CAN_IF1_MASK2": {
              "offset": "0x2C",
              "size": 32,
              "description": "IF1 Mask 2 Register"
            },
            "CAN_IF1_ARB1": {
              "offset": "0x30",
              "size": 32,
              "description": "IF1 Arbitration 1 Register"
            },
            "CAN_IF1_ARB2": {
              "offset": "0x34",
              "size": 32,
              "description": "IF1 Arbitration 2 Register"
            },
            "CAN_IF1_MCON": {
              "offset": "0x38",
              "size": 32,
              "description": "IF1 Message Control Registers"
            },
            "CAN_IF1_DAT_A1": {
              "offset": "0x3C",
              "size": 32,
              "description": "IF1 Data A1 Registers"
            },
            "CAN_IF1_DAT_A2": {
              "offset": "0x40",
              "size": 32,
              "description": "IF1 Data A2 Registers"
            },
            "CAN_IF1_DAT_B1": {
              "offset": "0x44",
              "size": 32,
              "description": "IF1 Data B1 Registers"
            },
            "CAN_IF1_DAT_B2": {
              "offset": "0x48",
              "size": 32,
              "description": "IF1 Data B2 Registers"
            },
            "CAN_IF2_CREQ": {
              "offset": "0x80",
              "size": 32,
              "description": "IF2 Command Request Register"
            },
            "CAN_IF2_CMASK": {
              "offset": "0x84",
              "size": 32,
              "description": "IF2 Command Mask Register"
            },
            "CAN_IF2_MASK1": {
              "offset": "0x88",
              "size": 32,
              "description": "IF2 Mask 1 Registers"
            },
            "CAN_IF2_MASK2": {
              "offset": "0x8C",
              "size": 32,
              "description": "IF2 Mask 2 Registers"
            },
            "CAN_IF2_ARB1": {
              "offset": "0x90",
              "size": 32,
              "description": "IF2 Arbitration 1 Register"
            },
            "CAN_IF2_ARB2": {
              "offset": "0x94",
              "size": 32,
              "description": "IF2 Arbitration 2 Register"
            },
            "CAN_IF2_MCON": {
              "offset": "0x98",
              "size": 32,
              "description": "IF2 Message Control Register"
            },
            "CAN_IF2_DAT_A1": {
              "offset": "0x9C",
              "size": 32,
              "description": "IF2 Data A1 Registers"
            },
            "CAN_IF2_DAT_A2": {
              "offset": "0xA0",
              "size": 32,
              "description": "IF2 Data A2 Registers"
            },
            "CAN_IF2_DAT_B1": {
              "offset": "0xA4",
              "size": 32,
              "description": "IF2 Data B1 Registers"
            },
            "CAN_IF2_DAT_B2": {
              "offset": "0xA8",
              "size": 32,
              "description": "IF2 Data B2 Registers"
            },
            "CAN_TXREQ1": {
              "offset": "0x100",
              "size": 32,
              "description": "Transmission Request Registers 1"
            },
            "CAN_TXREQ2": {
              "offset": "0x104",
              "size": 32,
              "description": "Transmission Request Register 2"
            },
            "CAN_NDAT1": {
              "offset": "0x120",
              "size": 32,
              "description": "New Data Register 1"
            },
            "CAN_NDAT2": {
              "offset": "0x124",
              "size": 32,
              "description": "New Data Register 2"
            },
            "CAN_IPND1": {
              "offset": "0x140",
              "size": 32,
              "description": "Interrupt Pending Register 1"
            },
            "CAN_IPND2": {
              "offset": "0x144",
              "size": 32,
              "description": "Interrupt Pending Register 2"
            },
            "CAN_MVLD1": {
              "offset": "0x160",
              "size": 32,
              "description": "Message Valid Register 1"
            },
            "CAN_MVLD2": {
              "offset": "0x164",
              "size": 32,
              "description": "Message Valid Register 2"
            },
            "CAN_WU_EN": {
              "offset": "0x168",
              "size": 32,
              "description": "Wake Up Function Enable"
            },
            "CAN_WU_STATUS": {
              "offset": "0x16C",
              "size": 32,
              "description": "Wake Up Function Status"
            }
          },
          "bits": {
            "CAN_CON": {
              "Init": {
                "bit": 0,
                "description": "Init Initialization\n1 = Initialization is started.\n0 = Normal Operation."
              },
              "IE": {
                "bit": 1,
                "description": "Module Interrupt Enable\n1 = Enabled.\n0 = Disabled."
              },
              "SIE": {
                "bit": 2,
                "description": "Status Change Interrupt Enable\n1 = Enabled - An interrupt will be generated when a message transfer is successfully completed or a CAN bus error is detected.\n0 = Disabled - No Status Change Interrupt will be generated."
              },
              "EIE": {
                "bit": 3,
                "description": "Error Interrupt Enable\n1 = Enabled - A change in the bits BOff or EWarn in the Status Register will generate an interrupt.\n0 = Disabled - No Error Status Interrupt will be generated."
              },
              "DAR": {
                "bit": 5,
                "description": "Disable Automatic Re-transmission \n1 = Automatic Retransmission disabled.\n0 = Automatic Retransmission of disturbed messages enabled."
              },
              "CCE": {
                "bit": 6,
                "description": "Configuration Change Enable\n1 = Write access to the Bit Timing Register (CAN_BTIME & CAN_BRP) allowed. (while Init bit =1).\n0 = No write access to the Bit Timing Register."
              },
              "Test": {
                "bit": 7,
                "description": "Test Mode Enable\n1 = Test Mode.\n0 = Normal Operation."
              }
            },
            "CAN_STATUS": {
              "LEC": {
                "bit": 0,
                "description": "Last Error Code (Type of the last error to occur on the CAN bus)\nThe LEC field holds a code, which indicates the type of the last error to occur on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error. The unused code '7' may be written by the CPU to check for updates. Table 5-17 describes the error codes.",
                "width": 3
              },
              "TxOK": {
                "bit": 3,
                "description": "Transmitted a Message Successfully\n1 = Since this bit was last reset by the CPU, a message has been successfully (error free and acknowledged by at least one other node) transmitted.\n0 = Since this bit was reset by the CPU, no message has been successfully transmitted. This bit is never reset by the CAN Core."
              },
              "RxOK": {
                "bit": 4,
                "description": "Received a Message Successfully\n1 = A message has been successfully received since this bit was last reset by the CPU (independent of the result of acceptance filtering).\n0 = No message has been successfully received since this bit was last reset by the CPU. This bit is never reset by the CAN Core."
              },
              "EPass": {
                "bit": 5,
                "description": "Error Passive (Read Only)\n1 = The CAN Core is in the error passive state as defined in the CAN Specification.\n0 = The CAN Core is error active."
              },
              "EWarn": {
                "bit": 6,
                "description": "Error Warning Status (Read Only)\n1 = At least one of the error counters in the EML has reached the error warning limit of 96.\n0 = Both error counters are below the error warning limit of 96."
              },
              "BOff": {
                "bit": 7,
                "description": "Busoff Status (Read Only) \n1 = The CAN module is in busoff state.\n0 = The CAN module is not in busoff state."
              }
            },
            "CAN_ERR": {
              "TEC": {
                "bit": 0,
                "description": "Transmit Error Counter\nActual state of the Transmit Error Counter. Values between 0 and 255.",
                "width": 8
              },
              "REC": {
                "bit": 8,
                "description": "Receive Error Counter\nActual state of the Receive Error Counter. Values between 0 and 127.",
                "width": 7
              },
              "RP": {
                "bit": 15,
                "description": "Receive Error Passive\n1 = The Receive Error Counter has reached the error passive level as defined in the CAN Specification.\n0 = The Receive Error Counter is below the error passive level."
              }
            },
            "CAN_BTIME": {
              "BRP": {
                "bit": 0,
                "description": "Baud Rate Prescaler \n0x01-0x3F: The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are [0...63]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.",
                "width": 6
              },
              "SJW": {
                "bit": 6,
                "description": "(Re)Synchronization Jump Width\n0x0-0x3: Valid programmed values are [0 ... 3]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.",
                "width": 2
              },
              "TSeg1": {
                "bit": 8,
                "description": "Time Segment before the sample Point Minus Sync_seg\n0x01-0x0F: valid values for TSeg1 are [1 ... 15]. The actual interpretation by the hardware of this value is such that one more than the value programmed is used.",
                "width": 4
              },
              "TSeg2": {
                "bit": 12,
                "description": "Time Segment After sample Point \n0x0-0x7: Valid values for TSeg2 are [0 ... 7]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.",
                "width": 3
              }
            },
            "CAN_IIDR": {
              "IntId": {
                "bit": 0,
                "description": "Interrupt Identifier (Indicates the source of the interrupt. Ref. Table 5-18)\nIf several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the application software has cleared it. If IntId is different from 0x0000 and IE is set, the IRQ interrupt signal to the EIC is active. The interrupt remains active until IntId is back to value 0x0000 (the cause of the interrupt is reset) or until IE is reset.\nThe Status Interrupt has the highest priority. Among the message interrupts, the Message Object' s interrupt priority decreases with increasing message number.\nA message interrupt is cleared by clearing the Message Object's IntPnd bit. The Status Interrupt is cleared by reading the Status Register.",
                "width": 16
              }
            },
            "CAN_TEST": {
              "Res": {
                "bit": 0,
                "description": "Reserved\nThere are reserved bits.\nThese bits are always read as '0' and must always be written with '0'.",
                "width": 2
              },
              "Basic": {
                "bit": 2,
                "description": "Basic Mode\n1= IF1 Registers used as Tx Buffer, IF2 Registers used as Rx Buffer.\n0 = Basic Mode disabled."
              },
              "Silent": {
                "bit": 3,
                "description": "Silent Mode\n1 = The module is in Silent Mode.\n0 = Normal operation."
              },
              "LBack": {
                "bit": 4,
                "description": "Loop Back Mode\n1 = Loop Back Mode is enabled.\n0 = Loop Back Mode is disabled."
              },
              "Tx": {
                "bit": 5,
                "description": "Tx[1:0]: Control of CAN_TX pin\n00 = Reset value, CAN_TX is controlled by the CAN Core\n01 = Sample Point can be monitored at CAN_TX pin\n10 = CAN_TX pin drives a dominant ('0') value.\n11 = CAN_TX pin drives a recessive ('1') value.",
                "width": 2
              },
              "Rx": {
                "bit": 7,
                "description": "Monitors the actual value of CAN_RX Pin (Read Only)\n1 = The CAN bus is recessive (CAN_RX = '1').\n0 = The CAN bus is dominant (CAN_RX = '0')."
              }
            },
            "CAN_BRPE": {
              "BRPE": {
                "bit": 0,
                "description": "BRPE: Baud Rate Prescaler Extension\n0x00-0x0F: By programming BRPE, the Baud Rate Prescaler can be extended to values up to 1023. The actual interpretation by the hardware is that one more than the value programmed by BRPE (MSBs) and BTIME (LSBs) is used.",
                "width": 4
              }
            },
            "CAN_IF1_CREQ": {
              "MessageNumber": {
                "bit": 0,
                "description": "Message Number\n0x01-0x20: Valid Message Number, the Message Object in the Message\nRAM is selected for data transfer.\n0x00: Not a valid Message Number, interpreted as 0x20.\n0x21-0x3F: Not a valid Message Number, interpreted as 0x01-0x1F.",
                "width": 6
              },
              "Busy": {
                "bit": 15,
                "description": "Busy Flag\n1 = Writing to the IF1 Command Request Register is in progress. This bit can only be read by the software.\n0 = Read/write action has finished."
              }
            },
            "CAN_IF1_CMASK": {
              "DAT_B": {
                "bit": 0,
                "description": "Access Data Bytes [7:4]\nDirection = Write \n1 = Transfer Data Bytes [7:4] to Message Object.\n0 = Data Bytes [7:4] unchanged.\nDirection = Read\n1 = Transfer Data Bytes [7:4] to IF1 Message Buffer Register.\n0 = Data Bytes [7:4] unchanged."
              },
              "DAT_A": {
                "bit": 1,
                "description": "Access Data Bytes [3:0]\nDirection = Write\n1 = Transfer Data Bytes [3:0] to Message Object \n0 = Data Bytes [3:0] unchanged.\nDirection = Read\n1 = Transfer Data Bytes [3:0] to IF1 Message Buffer Register.\n0 = Data Bytes [3:0] unchanged."
              },
              "TxRqstOrNewDat": {
                "bit": 2,
                "description": "Access Transmission Request Bit  when Direction = Write\n1 = Set TxRqst bit.\n0 = TxRqst bit unchanged.\nNote: If a transmission is requested by programming bit TxRqst/NewDat in the IF1 Command Mask Register, bit TxRqst in the IF2 Message Control Register will be ignored.\nAccess New Data Bit when Direction = Read\n1 = Clear NewDat bit in the Message Object \n0 = NewDat bit remains unchanged.\nNote : A read access to a Message Object can be combined with the reset of the control bits IntPnd and NewDat. The values of these bits transferred to the IF1 Message Control Register always reflect the status before resetting these bits."
              },
              "ClrIntPnd": {
                "bit": 3,
                "description": "Clear Interrupt Pending Bit\nDirection = Write\nWhen writing to a Message Object, this bit is ignored.\nDirection = Read\n1 = Clear IntPnd bit in the Message Object.\n0 = IntPnd bit remains unchanged."
              },
              "Control": {
                "bit": 4,
                "description": "Control Access Control Bits\nDirection = Write\n1 = Transfer Control Bits to Message Object.\n0 = Control Bits unchanged\nDirection = Read\n1 = Transfer Control Bits to IF1 Message Buffer Register.\n0 = Control Bits unchanged."
              },
              "Arb": {
                "bit": 5,
                "description": "Access Arbitration Bits\nDirection = Write\n1 = Transfer Identifier + Dir + Xtd + MsgVal to Message Object \n0 = Arbitration bits unchanged.\nDirection = Read\n1 = Transfer Identifier + Dir + Xtd + MsgVal to IF1 Message Buffer Register.\n0 = Arbitration bits unchanged."
              },
              "Mask": {
                "bit": 6,
                "description": "Access Mask Bits\nDirection = Write\n1 = Transfer Identifier Mask + MDir + MXtd to Message Object.\n0: = Mask bits unchanged.\nDirection = Read\n1 = Transfer Identifier Mask + MDir + MXtd to IF1 Message Buffer Register.\n0 = Mask bits unchanged."
              },
              "WROrRD": {
                "bit": 7,
                "description": "Write / Read\n1 = Write: Transfer data from the selected Message Buffer Registers to the Message Object addressed by the Command Request Register.\n0 = Read: Transfer data from the Message Object addressed by the Command Request Register into the selected Message Buffer Registers."
              }
            },
            "CAN_IF1_MASK1": {
              "Msk_0_15": {
                "bit": 0,
                "description": "Identifier Mask 15-0\n1 = The corresponding identifier bit is used for acceptance filtering.\n0 = The corresponding bit in the identifier of the message object cannot inhibit the match in the acceptance filtering.",
                "width": 16
              }
            },
            "CAN_IF1_MASK2": {
              "Msk_16_28": {
                "bit": 0,
                "description": "Identifier Mask 28-16\n1 = The corresponding identifier bit is used for acceptance filtering.\n0 = The corresponding bit in the identifier of the message object cannot inhibit the match in the acceptance filtering.",
                "width": 13
              },
              "MDir": {
                "bit": 14,
                "description": "Mask Message Direction\n1 = The message direction bit (Dir) is used for acceptance filtering.\n0 = The message direction bit (Dir) has no effect on the acceptance filtering."
              },
              "MXtd": {
                "bit": 15,
                "description": "Mask Extended Identifier\n1 = The extended identifier bit (IDE) is used for acceptance filtering.\n0 = The extended identifier bit (IDE) has no effect on the acceptance filtering.\nNote: When 11-bit (\"standard\") Identifiers are used for a Message Object, the identifiers of received Data Frames are written into bits ID28 to ID18. For acceptance filtering, only these bits together with mask bits Msk28 to Msk18 are considered."
              }
            },
            "CAN_IF1_ARB1": {
              "ID_0_15": {
                "bit": 0,
                "description": "Message Identifier 15-0\nID28 - ID0, 29-bit Identifier (\"Extended Frame\").\nID28 - ID18, 11-bit Identifier (\"Standard Frame\")",
                "width": 16
              }
            },
            "CAN_IF1_ARB2": {
              "ID_16_28": {
                "bit": 0,
                "description": "Message Identifier 28-16\nID28 - ID0, 29-bit Identifier (\"Extended Frame\").\nID28 - ID18, 11-bit Identifier (\"Standard Frame\")",
                "width": 13
              },
              "Dir": {
                "bit": 13,
                "description": "Message Direction\n1 = Direction is transmit\nOn TxRqst, the respective Message Object is transmitted as a Data Frame. On reception of a Remote Frame with matching identifier, the TxRqst bit of this Message Object is set (if RmtEn = one).\n0 = Direction is receive\nOn TxRqst, a Remote Frame with the identifier of this Message Object is transmitted. On reception of a Data Frame with matching identifier, that message is stored in this Message Object."
              },
              "Xtd": {
                "bit": 14,
                "description": "Extended Identifier\n1 = The 29-bit (\"extended\") Identifier will be used for this Message Object.\n0 = The 11-bit (\"standard\") Identifier will be used for this Message Object."
              },
              "MsgVal": {
                "bit": 15,
                "description": "Message Valid\n1 = The Message Object is configured and should be considered by the Message Handler.\n0 = The Message Object is ignored by the Message Handler.\nNote: The application software must reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN Control Register. This bit must also be reset before the identifier Id28-0, the control bits Xtd, Dir, or the Data Length Code DLC3-0  are modified,  or if the Messages  Object  is no longer required."
              }
            },
            "CAN_IF1_MCON": {
              "DLC": {
                "bit": 0,
                "description": "Data Length Code\n0-8: Data Frame has 0-8 data bytes.\n9-15: Data Frame has 8 data bytes\nNote: The Data Length Code of a Message Object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the Message Handler stores a data frame, it will write the DLC to the value given by the received message.\nData 0: 1st data byte of a CAN Data Frame\nData 1: 2nd data byte of a CAN Data Frame\nData 2: 3rd data byte of a CAN Data Frame\nData 3: 4th data byte of a CAN Data Frame\nData 4: 5th data byte of a CAN Data Frame\nData 5: 6th data byte of a CAN Data Frame\nData 6: 7th data byte of a CAN Data Frame\nData 7 : 8th data byte of a CAN Data Frame\nNote: The Data 0 Byte is the first data byte shifted into the shift register of the CAN Core during a reception while the Data 7 byte is the last. When the Message Handler stores a Data Frame, it will write all the eight data bytes into a Message Object. If the Data Length Code is less than 8, the remaining bytes of the Message Object will be overwritten by unspecified values.",
                "width": 4
              },
              "EoB": {
                "bit": 7,
                "description": "End of Buffer\n1 = Single Message Object or last Message Object of a FIFO Buffer.\n0 = Message Object belongs to a FIFO Buffer and is not the last Message Object of that FIFO Buffer.\nNote: This bit is used to concatenate two or more Message Objects (up to 32) to build a FIFO Buffer. For single Message Objects (not belonging to a FIFO Buffer), this bit must always be set to one."
              },
              "TxRqst": {
                "bit": 8,
                "description": "Transmit Request\n1 = The transmission of this Message Object is requested and is not yet done.\n0 = This Message Object is not waiting for transmission."
              },
              "RmtEn": {
                "bit": 9,
                "description": "Remote Enable\n1 = At the reception of a Remote Frame, TxRqst is set.\n0 = At the reception of a Remote Frame, TxRqst is left unchanged."
              },
              "RxIE": {
                "bit": 10,
                "description": "Receive Interrupt Enable\n1 = IntPnd will be set after a successful reception of a frame.\n0 = IntPnd will be left unchanged after a successful reception of a frame."
              },
              "TxIE": {
                "bit": 11,
                "description": "Transmit Interrupt Enable\n1 = IntPnd will be set after a successful transmission of a frame.\n0 = IntPnd will be left unchanged after the successful transmission of a frame."
              },
              "UMask": {
                "bit": 12,
                "description": "Use Acceptance Mask\n1 = Use Mask (Msk28-0, MXtd, and MDir) for acceptance filtering.\n0 = Mask ignored.\nNote: If the UMask bit is set to one, the Message Object's mask bits have  to  be  programmed  during  initialization  of  the  Message Object before MsgVal is set to one."
              },
              "IntPnd": {
                "bit": 13,
                "description": "Interrupt Pending\n1 = This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.\n0 = This message object is not the source of an interrupt."
              },
              "MsgLst": {
                "bit": 14,
                "description": "Message Lost (only valid for Message Objects with direction = receive)\n1 = The Message Handler stored a new message into this object when NewDat was still set, the CPU has lost a message.\n0 = No message lost since last time this bit was reset by the CPU."
              },
              "NewDat": {
                "bit": 15,
                "description": "New Data\n1 = The Message Handler or the application software has written new data into the data portion of this Message Object.\n0 = No new data has been written into the data portion of this Message Object by the Message Handler since last time this flag was cleared by the application software."
              }
            },
            "CAN_IF1_DAT_A1": {
              "Data0": {
                "bit": 0,
                "description": "Data byte 0\n1st data byte of a CAN Data Frame",
                "width": 8
              },
              "Data1": {
                "bit": 8,
                "description": "Data byte 1\n2nd data byte of a CAN Data Frame",
                "width": 8
              }
            },
            "CAN_IF1_DAT_A2": {
              "Data2": {
                "bit": 0,
                "description": "Data byte 2\n1st data byte of a CAN Data Frame",
                "width": 8
              },
              "Data3": {
                "bit": 8,
                "description": "Data byte 3\n2nd data byte of a CAN Data Frame",
                "width": 8
              }
            },
            "CAN_IF1_DAT_B1": {
              "Data4": {
                "bit": 0,
                "description": "Data byte 4\n1st data byte of a CAN Data Frame",
                "width": 8
              },
              "Data5": {
                "bit": 8,
                "description": "Data byte 5\n2nd data byte of a CAN Data Frame",
                "width": 8
              }
            },
            "CAN_IF1_DAT_B2": {
              "Data6": {
                "bit": 0,
                "description": "Data byte 6\n1st data byte of a CAN Data Frame",
                "width": 8
              },
              "Data7": {
                "bit": 8,
                "description": "Data byte 7\n2nd data byte of a CAN Data Frame",
                "width": 8
              }
            },
            "CAN_IF2_CREQ": {
              "MessageNumber": {
                "bit": 0,
                "description": "Message Number\n0x01-0x20: Valid Message Number, the Message Object in the Message\nRAM is selected for data transfer.\n0x00: Not a valid Message Number, interpreted as 0x20.\n0x21-0x3F: Not a valid Message Number, interpreted as 0x01-0x1F.",
                "width": 6
              },
              "Busy": {
                "bit": 15,
                "description": "Busy Flag\n1 = Writing to the IF2 Command Request Register is in progress. This bit can only be read by the software.\n0 = Read/write action has finished."
              }
            },
            "CAN_IF2_CMASK": {
              "DAT_B": {
                "bit": 0,
                "description": "Access Data Bytes [7:4]\nDirection = Write \n1 = Transfer Data Bytes [7:4] to Message Object.\n0 = Data Bytes [7:4] unchanged.\nDirection = Read\n1 = Transfer Data Bytes [7:4] to IF2 Message Buffer Register.\n0 = Data Bytes [7:4] unchanged."
              },
              "DAT_A": {
                "bit": 1,
                "description": "Access Data Bytes [3:0]\nDirection = Write\n1 = Transfer Data Bytes [3:0] to Message Object \n0 = Data Bytes [3:0] unchanged.\nDirection = Read\n1 = Transfer Data Bytes [3:0] to IF2 Message Buffer Register.\n0 = Data Bytes [3:0] unchanged."
              },
              "TxRqstOrNewDat": {
                "bit": 2,
                "description": "Access Transmission Request Bit  when Direction = Write\n1 = Set TxRqst bit.\n0 = TxRqst bit unchanged.\nNote: If a transmission is requested by programming bit TxRqst/NewDat in the IF2 Command Mask Register, bit TxRqst in the IF2 Message Control Register will be ignored.\nAccess New Data Bit when Direction = Read\n1 = Clear NewDat bit in the Message Object \n0 = NewDat bit remains unchanged.\nNote : A read access to a Message Object can be combined with the reset of the control bits IntPnd and NewDat. The values of these bits transferred to the IF2 Message Control Register always reflect the status before resetting these bits."
              },
              "ClrIntPnd": {
                "bit": 3,
                "description": "Clear Interrupt Pending Bit\nDirection = Write\nWhen writing to a Message Object, this bit is ignored.\nDirection = Read\n1 = Clear IntPnd bit in the Message Object.\n0 = IntPnd bit remains unchanged."
              },
              "Control": {
                "bit": 4,
                "description": "Control Access Control Bits\nDirection = Write\n1 = Transfer Control Bits to Message Object.\n0 = Control Bits unchanged\nDirection = Read\n1 = Transfer Control Bits to IF2 Message Buffer Register.\n0 = Control Bits unchanged."
              },
              "Arb": {
                "bit": 5,
                "description": "Access Arbitration Bits\nDirection = Write\n1 = Transfer Identifier + Dir + Xtd + MsgVal to Message Object \n0 = Arbitration bits unchanged.\nDirection = Read\n1 = Transfer Identifier + Dir + Xtd + MsgVal to IF2 Message Buffer Register.\n0 = Arbitration bits unchanged."
              },
              "Mask": {
                "bit": 6,
                "description": "Access Mask Bits\nDirection = Write\n1 = Transfer Identifier Mask + MDir + MXtd to Message Object.\n0: = Mask bits unchanged.\nDirection = Read\n1 = Transfer Identifier Mask + MDir + MXtd to IF2 Message Buffer Register.\n0 = Mask bits unchanged."
              },
              "WROrRD": {
                "bit": 7,
                "description": "Write / Read\n1 = Write: Transfer data from the selected Message Buffer Registers to the Message Object addressed by the Command Request Register.\n0 = Read: Transfer data from the Message Object addressed by the Command Request Register into the selected Message Buffer Registers."
              }
            },
            "CAN_IF2_MASK1": {
              "Msk_0_15": {
                "bit": 0,
                "description": "Identifier Mask 15-0\n1 = The corresponding identifier bit is used for acceptance filtering.\n0 = The corresponding bit in the identifier of the message object cannot inhibit the match in the acceptance filtering.",
                "width": 16
              }
            },
            "CAN_IF2_MASK2": {
              "Msk_16_28": {
                "bit": 0,
                "description": "Identifier Mask 28-16\n1 = The corresponding identifier bit is used for acceptance filtering.\n0 = The corresponding bit in the identifier of the message object cannot inhibit the match in the acceptance filtering.",
                "width": 13
              },
              "MDir": {
                "bit": 14,
                "description": "Mask Message Direction\n1 = The message direction bit (Dir) is used for acceptance filtering.\n0 = The message direction bit (Dir) has no effect on the acceptance filtering."
              },
              "MXtd": {
                "bit": 15,
                "description": "Mask Extended Identifier\n1 = The extended identifier bit (IDE) is used for acceptance filtering.\n0 = The extended identifier bit (IDE) has no effect on the acceptance filtering.\nNote: When 11-bit (\"standard\") Identifiers are used for a Message Object, the identifiers of received Data Frames are written into bits ID28 to ID18. For acceptance filtering, only these bits together with mask bits Msk28 to Msk18 are considered."
              }
            },
            "CAN_IF2_ARB1": {
              "ID_0_15": {
                "bit": 0,
                "description": "Message Identifier 15-0\nID28 - ID0, 29-bit Identifier (\"Extended Frame\").\nID28 - ID18, 11-bit Identifier (\"Standard Frame\")",
                "width": 16
              }
            },
            "CAN_IF2_ARB2": {
              "ID_16_28": {
                "bit": 0,
                "description": "Message Identifier 28-16\nID28 - ID0, 29-bit Identifier (\"Extended Frame\").\nID28 - ID18, 11-bit Identifier (\"Standard Frame\")",
                "width": 13
              },
              "Dir": {
                "bit": 13,
                "description": "Message Direction\n1 = Direction is transmit\nOn TxRqst, the respective Message Object is transmitted as a Data Frame. On reception of a Remote Frame with matching identifier, the TxRqst bit of this Message Object is set (if RmtEn = one).\n0 = Direction is receive\nOn TxRqst, a Remote Frame with the identifier of this Message Object is transmitted. On reception of a Data Frame with matching identifier, that message is stored in this Message Object."
              },
              "Xtd": {
                "bit": 14,
                "description": "Extended Identifier\n1 = The 29-bit (\"extended\") Identifier will be used for this Message Object.\n0 = The 11-bit (\"standard\") Identifier will be used for this Message Object."
              },
              "MsgVal": {
                "bit": 15,
                "description": "Message Valid\n1 = The Message Object is configured and should be considered by the Message Handler.\n0 = The Message Object is ignored by the Message Handler.\nNote: The application software must reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN Control Register. This bit must also be reset before the identifier Id28-0, the control bits Xtd, Dir, or the Data Length Code DLC3-0  are modified,  or if the Messages  Object  is no longer required."
              }
            },
            "CAN_IF2_MCON": {
              "DLC": {
                "bit": 0,
                "description": "Data Length Code\n0-8: Data Frame has 0-8 data bytes.\n9-15: Data Frame has 8 data bytes\nNote: The Data Length Code of a Message Object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the Message Handler stores a data frame, it will write the DLC to the value given by the received message.\nData 0: 1st data byte of a CAN Data Frame\nData 1: 2nd data byte of a CAN Data Frame\nData 2: 3rd data byte of a CAN Data Frame\nData 3: 4th data byte of a CAN Data Frame\nData 4: 5th data byte of a CAN Data Frame\nData 5: 6th data byte of a CAN Data Frame\nData 6: 7th data byte of a CAN Data Frame\nData 7 : 8th data byte of a CAN Data Frame\nNote: The Data 0 Byte is the first data byte shifted into the shift register of the CAN Core during a reception while the Data 7 byte is the last. When the Message Handler stores a Data Frame, it will write all the eight data bytes into a Message Object. If the Data Length Code is less than 8, the remaining bytes of the Message Object will be overwritten by unspecified values.",
                "width": 4
              },
              "EoB": {
                "bit": 7,
                "description": "End of Buffer\n1 = Single Message Object or last Message Object of a FIFO Buffer.\n0 = Message Object belongs to a FIFO Buffer and is not the last Message Object of that FIFO Buffer.\nNote: This bit is used to concatenate two or more Message Objects (up to 32) to build a FIFO Buffer. For single Message Objects (not belonging to a FIFO Buffer), this bit must always be set to one."
              },
              "TxRqst": {
                "bit": 8,
                "description": "Transmit Request\n1 = The transmission of this Message Object is requested and is not yet done.\n0 = This Message Object is not waiting for transmission."
              },
              "RmtEn": {
                "bit": 9,
                "description": "Remote Enable\n1 = At the reception of a Remote Frame, TxRqst is set.\n0 = At the reception of a Remote Frame, TxRqst is left unchanged."
              },
              "RxIE": {
                "bit": 10,
                "description": "Receive Interrupt Enable\n1 = IntPnd will be set after a successful reception of a frame.\n0 = IntPnd will be left unchanged after a successful reception of a frame."
              },
              "TxIE": {
                "bit": 11,
                "description": "Transmit Interrupt Enable\n1 = IntPnd will be set after a successful transmission of a frame.\n0 = IntPnd will be left unchanged after the successful transmission of a frame."
              },
              "UMask": {
                "bit": 12,
                "description": "Use Acceptance Mask\n1 = Use Mask (Msk28-0, MXtd, and MDir) for acceptance filtering.\n0 = Mask ignored.\nNote: If the UMask bit is set to one, the Message Object's mask bits have  to  be  programmed  during  initialization  of  the  Message Object before MsgVal is set to one."
              },
              "IntPnd": {
                "bit": 13,
                "description": "Interrupt Pending\n1 = This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.\n0 = This message object is not the source of an interrupt."
              },
              "MsgLst": {
                "bit": 14,
                "description": "Message Lost (only valid for Message Objects with direction = receive)\n1 = The Message Handler stored a new message into this object when NewDat was still set, the CPU has lost a message.\n0 = No message lost since last time this bit was reset by the CPU."
              },
              "NewDat": {
                "bit": 15,
                "description": "New Data\n1 = The Message Handler or the application software has written new data into the data portion of this Message Object.\n0 = No new data has been written into the data portion of this Message Object by the Message Handler since last time this flag was cleared by the application software."
              }
            },
            "CAN_IF2_DAT_A1": {
              "Data0": {
                "bit": 0,
                "description": "Data byte 0\n1st data byte of a CAN Data Frame",
                "width": 8
              },
              "Data1": {
                "bit": 8,
                "description": "Data byte 1\n2nd data byte of a CAN Data Frame",
                "width": 8
              }
            },
            "CAN_IF2_DAT_A2": {
              "Data2": {
                "bit": 0,
                "description": "Data byte 2\n1st data byte of a CAN Data Frame",
                "width": 8
              },
              "Data3": {
                "bit": 8,
                "description": "Data byte 3\n2nd data byte of a CAN Data Frame",
                "width": 8
              }
            },
            "CAN_IF2_DAT_B1": {
              "Data4": {
                "bit": 0,
                "description": "Data byte 4\n1st data byte of a CAN Data Frame",
                "width": 8
              },
              "Data5": {
                "bit": 8,
                "description": "Data byte 5\n2nd data byte of a CAN Data Frame",
                "width": 8
              }
            },
            "CAN_IF2_DAT_B2": {
              "Data6": {
                "bit": 0,
                "description": "Data byte 6\n1st data byte of a CAN Data Frame",
                "width": 8
              },
              "Data7": {
                "bit": 8,
                "description": "Data byte 7\n2nd data byte of a CAN Data Frame",
                "width": 8
              }
            },
            "CAN_TXREQ1": {
              "TxRqst1_16": {
                "bit": 0,
                "description": "Transmission Request Bits 1-16 (of all Message Objects)\n1 = The transmission of this Message Object is requested and is not yet done.\n0 = This Message Object is not waiting for transmission.\nThese bits are read only.",
                "width": 16
              }
            },
            "CAN_TXREQ2": {
              "TxRqst17_32": {
                "bit": 0,
                "description": "Transmission Request Bits 17-32 (of all Message Objects)\n1 = The transmission of this Message Object is requested and is not yet done.\n0 = This Message Object is not waiting for transmission.\nThese bits are read only.",
                "width": 16
              }
            },
            "CAN_NDAT1": {
              "NewData1_16": {
                "bit": 0,
                "description": "New Data Bits 1-16 (of all Message Objects)\n1 = The Message Handler or the application software has written new data into the data portion of this Message Object.\n0 = No new data has been written into the data portion of this Message Object by the Message Handler since the last time this flag was cleared by the application software.",
                "width": 16
              }
            },
            "CAN_NDAT2": {
              "NewData17_32": {
                "bit": 0,
                "description": "New Data Bits 17-32 (of all Message Objects)\n1 = The Message Handler or the application software has written new data into the data portion of this Message Object.\n0 = No new data has been written into the data portion of this Message Object by the Message Handler since the last time this flag was cleared by the application software.",
                "width": 16
              }
            },
            "CAN_IPND1": {
              "IntPnd1_16": {
                "bit": 0,
                "description": "Interrupt Pending Bits 1-16 (of all Message Objects)\n1 = This message object is the source of an interrupt.\n0 = This message object is not the source of an interrupt.",
                "width": 16
              }
            },
            "CAN_IPND2": {
              "IntPnd17_32": {
                "bit": 0,
                "description": "Interrupt Pending Bits 17-32 (of all Message Objects)\n1 = This message object is the source of an interrupt.\n0 = This message object is not the source of an interrupt.",
                "width": 16
              }
            },
            "CAN_MVLD1": {
              "MsgVal1_16": {
                "bit": 0,
                "description": "Message Valid Bits 1-16 (of all Message Objects) (Read Only)\n1 = This Message Object is configured and should be considered by the Message Handler.\n0 = This Message Object is ignored by the Message Handler.\nEx. CAN_MVLD1[0] means Message object No.1 is valid or not. If CAN_MVLD1[0] is set, message object No.1 is configured.",
                "width": 16
              }
            },
            "CAN_MVLD2": {
              "MsgVal17_32": {
                "bit": 0,
                "description": "Message Valid Bits 17-32 (of all Message Objects) (Read Only)\n1 = This Message Object is configured and should be considered by the Message Handler.\n0 = This Message Object is ignored by the Message Handler.\nEx. CAN_MVLD1[0] means Message object No.1 is valid or not. If CAN_MVLD1[0] is set, message object No.1 is configured.",
                "width": 16
              }
            },
            "CAN_WU_EN": {
              "WAKUP_EN": {
                "bit": 0,
                "description": "Wake Up Enable\n1 = The wake-up function is enable.\n0 = The wake-up function is disable.\nNote: User can wake-up system when there is a falling edge in the CAN_Rx pin.."
              }
            },
            "CAN_WU_STATUS": {
              "WAKUP_STS": {
                "bit": 0,
                "description": "Wake Up Status \n1 = Wake-up event is occurred.\n0 = No wake-up event is occurred.\nNote: The bit can be written '0' to clear."
              }
            }
          }
        },
        "CLK": {
          "instances": [
            {
              "name": "CLK",
              "base": "0x50000200"
            }
          ],
          "registers": {
            "PWRCON": {
              "offset": "0x00",
              "size": 32,
              "description": "System Power Down Control Register"
            },
            "AHBCLK": {
              "offset": "0x04",
              "size": 32,
              "description": "AHB Devices Clock Enable Control Register"
            },
            "APBCLK": {
              "offset": "0x08",
              "size": 32,
              "description": "APB Devices Clock Enable Control Register"
            },
            "CLKSTATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock status monitor Register"
            },
            "CLKSEL0": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Source Select Control Register 0"
            },
            "CLKSEL1": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock Source Select Control Register 1"
            },
            "CLKDIV": {
              "offset": "0x18",
              "size": 32,
              "description": "Clock Divider Number Register"
            },
            "CLKSEL2": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock Source Select Control Register 2"
            },
            "PLLCON": {
              "offset": "0x20",
              "size": 32,
              "description": "PLL Control Register"
            },
            "FRQDIV": {
              "offset": "0x24",
              "size": 32,
              "description": "Frequency Divider Control Register"
            }
          },
          "bits": {
            "PWRCON": {
              "XTL12M_EN": {
                "bit": 0,
                "description": "External 4~24 MHz Crystal Enable (write-protection bit)\nThe bit default value is set by flash controller user configuration register config0 [26:24]. When the default clock source is from external 4~24 MHz crystal, this bit is set to 1 automatically\n1 = Enable external 4~24 MHz crystal \n0 = Disable external 4~24 MHz crystal"
              },
              "XTL32K_EN": {
                "bit": 1,
                "description": "External 32.768 KHz Crystal Enable (write-protection bit)\n1 = Enable external 32.768 kHz Crystal (Normal operation)\n0 = Disable external 32.768 kHz Crystal"
              },
              "OSC22M_EN": {
                "bit": 2,
                "description": "Internal 22.1184MHz Oscillator Enable (write-protection bit)\n1 = Enable 22.1184MHz Oscillation \n0 = Disable 22.1184MHz Oscillation"
              },
              "OSC10K_EN": {
                "bit": 3,
                "description": "Internal 10KHz Oscillator Enable (write-protection bit)\n1 = Enable 10KHz Oscillation \n0 = Disable 10KHz Oscillation"
              },
              "PD_WU_DLY": {
                "bit": 4,
                "description": "Enable the wake up delay counter (write-protection bit)\nWhen the chip wakes up from power down mode, the clock control will delay certain clock cycles to wait system clock stable.\nThe delayed clock cycle is 4096 clock cycles when chip work at external 4~24 MHz crystal, and 256 clock cycles when chip work at internal 22.1184 MHz oscillator.\n1 = Enable clock cycles delay\n0 = Disable clock cycles delay"
              },
              "PD_WU_INT_EN": {
                "bit": 5,
                "description": "Power down mode wake up Interrupt enable (write-protection bit)\n0 = Disable\n1 = Enable.\nThe interrupt will occur when both PD_WU_STS and PD_WU_INT_EN are high."
              },
              "PD_WU_STS": {
                "bit": 6,
                "description": "Power down mode wake up interrupt status\nSet by \"power down wake up\", it indicates that resume from power down mode \nThe flag is set if the GPIO, USB, UART, WDT, CAN, ACMP, BOD or RTC wakeup occurred \nWrite 1 to clear the bit \nNote: This bit is working only if PD_WU_INT_EN (PWRCON[5]) set to 1."
              },
              "PWR_DOWN_EN": {
                "bit": 7,
                "description": "System power down enable bit (write-protection bit)\nWhen CPU sets this bit \"1\" the chip power down mode is enabled, and chip power-down behavior will depends on the PD_WAIT_CPU bit.\n(a) If the PD_WAIT_CPU is \"0\", then the chip enters power down mode immediately after the PWR_DOWN_EN bit set.\n(b) if the PD_WAIT_CPU is \"1\", then the chip keeps active till the CPU sleep mode is also active and then the chip enters power down mode.\nWhen chip wakes up from power down mode, this bit is auto cleared. Users need to set this bit again for next power down.\nWhen in power down mode, external 4~24 MHz crystal and the internal 22.1184 MHz oscillator will be disabled in this mode, but the external 32 kHz crystal and internal 10 kHz oscillator are not controlled by power down mode.\nWhen in power down mode, the PLL and system clock are disabled, and ignored the clock source selection. The clocks of peripheral are not controlled by power down mode, if the peripheral clock source is from 32 kHz crystal or the 10 kHz oscillator.\n1 = Chip enter the power down mode instant or wait CPU sleep command WFI.\n0 = Chip operate in normal mode or CPU in idle mode (sleep mode) because of WFI command."
              },
              "PD_WAIT_CPU": {
                "bit": 8,
                "description": "This bit control the power down entry condition (write-protection bit)\n1 = Chip enter power down mode when the both PWR_DOWN_EN bit is set to 1 and CPU run WFI instruction.\n0 = Chip entry power down mode when the PWR_DOWN_EN bit is set to 1."
              }
            },
            "AHBCLK": {
              "PDMA_EN": {
                "bit": 1,
                "description": "PDMA Controller Clock Enable Control.\n1 = Enable the PDMA engine clock.\n0 = Disable the PDMA engine clock."
              },
              "ISP_EN": {
                "bit": 2,
                "description": "Flash ISP Controller Clock Enable Control.\n1 = Enable the Flash ISP engine clock.\n0 = Disable the Flash ISP engine clock."
              },
              "EBI_EN": {
                "bit": 3,
                "description": "EBI Controller Clock Enable Control (Low Density Only)\n1 = Enable the EBI engine clock.\n0 = Disable the EBI engine clock."
              }
            },
            "APBCLK": {
              "WDT_EN": {
                "bit": 0,
                "description": "Watch Dog Timer Clock Enable (write-protection bit)\nThis bit is the protected bit. It means programming this needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.\nThe bit default value is set by flash controller. User configuration register config0 bit[31]\n1 = Enable Watchdog Timer Clock\n0 = Disable Watchdog Timer Clock"
              },
              "RTC_EN": {
                "bit": 1,
                "description": "Real-Time-Clock APB interface Clock Enable. \nThis bit is used to control the RTC APB clock only, The RTC engine clock source is from the 32.768KHz crystal.\n1 = Enable RTC Clock\n0 = Disable RTC Clock"
              },
              "TMR0_EN": {
                "bit": 2,
                "description": "Timer0 Clock Enable\n1 = Enable Timer0 Clock\n0 = Disable Timer0 Clock"
              },
              "TMR1_EN": {
                "bit": 3,
                "description": "Timer1 Clock Enable \n1 = Enable Timer1 Clock\n0 = Disable Timer1 Clock"
              },
              "TMR2_EN": {
                "bit": 4,
                "description": "Timer2 Clock Enable \n1 = Enable Timer2 Clock\n0 = Disable Timer2 Clock"
              },
              "TMR3_EN": {
                "bit": 5,
                "description": "Timer3 Clock Enable \n1 = Enable Timer3 Clock\n0 = Disable Timer3 Clock"
              },
              "FDIV_EN": {
                "bit": 6,
                "description": "Frequency Divider Output Clock Enable\n1 = Enable FDIV Clock\n0 = Disable FDIV Clock"
              },
              "I2C0_EN": {
                "bit": 8,
                "description": "I2C0 Clock Enable . \n1 = Enable I2C0 Clock\n0 = Disable I2C0 Clock"
              },
              "I2C1_EN": {
                "bit": 9,
                "description": "I2C1 Clock Enable. \n1 = Enable I2C1 Clock\n0 = Disable I2C1 Clock"
              },
              "SPI0_EN": {
                "bit": 12,
                "description": "SPI0 Clock Enable. \n1 = Enable SPI0 Clock\n0 = Disable SPI0 Clock"
              },
              "SPI1_EN": {
                "bit": 13,
                "description": "SPI1 Clock Enable. \n1 = Enable SPI1 Clock\n0 = Disable SPI1 Clock"
              },
              "SPI2_EN": {
                "bit": 14,
                "description": "SPI2 Clock Enable. (Medium Density Only)\n1 = Enable SPI2 Clock\n0 = Disable SPI2 Clock"
              },
              "SPI3_EN": {
                "bit": 15,
                "description": "SPI3 Clock Enable. (Medium Density Only)\n1 = Enable SPI3 Clock\n0 = Disable SPI3 Clock"
              },
              "UART0_EN": {
                "bit": 16,
                "description": "UART0 Clock Enable.\n1 = Enable UART0 clock\n0 = Disable UART0 clock"
              },
              "UART1_EN": {
                "bit": 17,
                "description": "UART1 Clock Enable.\n1 = Enable UART1 clock\n0 = Disable UART1 clock"
              },
              "UART2_EN": {
                "bit": 18,
                "description": "UART2 Clock Enable.(Medium Density Only)\n1 = Enable UART2 clock\n0 = Disable UART2 clock"
              },
              "PWM01_EN": {
                "bit": 20,
                "description": "PWM_01 Clock Enable.\n1 = Enable PWM01 clock\n0 = Disable PWM01 clock"
              },
              "PWM23_EN": {
                "bit": 21,
                "description": "PWM_23 Clock Enable.\n1 = Enable PWM23 clock\n0 = Disable PWM23 clock"
              },
              "PWM45_EN": {
                "bit": 22,
                "description": "PWM_45 Clock Enable.(Medium Density Only)\n1 = Enable PWM45 clock\n0 = Disable PWM45 clock"
              },
              "PWM67_EN": {
                "bit": 23,
                "description": "PWM_67 Clock Enable.(Medium Density Only)\n1 = Enable PWM67 clock\n0 = Disable PWM67 clock"
              },
              "CAN0_EN": {
                "bit": 24,
                "description": "CAN Bus Controller-0 Clock Enable\n1 = Enable CAN0 clock\n0 = Disable CAN0 clock"
              },
              "USBD_EN": {
                "bit": 27,
                "description": "USB 2.0 FS Device Controller Clock Enable\n1 = Enable USB clock\n0 = Disable USB clock"
              },
              "ADC_EN": {
                "bit": 28,
                "description": "Analog-Digital-Converter (ADC) Clock Enable.\n1 = Enable ADC clock\n0 = Disable ADC clock"
              },
              "I2S_EN": {
                "bit": 29,
                "description": "I2S Clock Enable\n1 = Enable I2S Clock\n0 = Disable I2S Clock"
              },
              "ACMP_EN": {
                "bit": 30,
                "description": "Analog Comparator Clock Enable.\n1 = Enable the Analog Comparator Clock\n0 = Disable the Analog Comparator Clock"
              },
              "PS2_EN": {
                "bit": 31,
                "description": "PS2 Clock Enable.\n1 = Enable PS2 clock\n0 = Disable PS2 clock"
              }
            },
            "CLKSTATUS": {
              "XTL12M_STB": {
                "bit": 0,
                "description": "XTL12M clock source stable flag\n1 = XTL12M clock is stable\n0 = XTL12M clock is not stable or disabled\nThis is read only bit"
              },
              "XTL32K_STB": {
                "bit": 1,
                "description": "XTL32K clock source stable flag\n1 = XTL32K clock is stable\n0 = XTL32K clock is not stable or disabled\nThis is read only bit"
              },
              "PLL_STB": {
                "bit": 2,
                "description": "PLL clock source stable flag\n1 = PLL clock is stable\n0 = PLL clock is not stable or disabled\nThis is read only bit"
              },
              "OSC10K_STB": {
                "bit": 3,
                "description": "OSC10K clock source stable flag\n1 = OSC10K clock is stable\n0 = OSC10K clock is not stable or disabled\nThis is read only bit"
              },
              "OSC22M_STB": {
                "bit": 4,
                "description": "OSC22M clock source stable flag\n1 = OSC22M clock is stable\n0 = OSC22M clock is not stable or disabled\nThis is read only bit"
              },
              "CLK_SW_FAIL": {
                "bit": 7,
                "description": "Clock switching fail flag\n1 = Clock switching failure\n0 = Clock switching success\nThis bit is updated when software switches system clock source. If switch target clock is stable, this bit will be set to 1'b0. If switch target clock is not stable, this bit will be set to 1'b1.\nWrite 1 to clear the bit to zero"
              }
            },
            "CLKSEL0": {
              "HCLK_S": {
                "bit": 0,
                "description": "HCLK clock source select (write-protection bits)\nNote:\n1. Before clock switching, the related clock sources (both pre-select and new-select) must be turn on\n2. The 3-bit default value is reloaded from the value of CFOSC (Config0[26:24]) in user configuration register of Flash controller by any reset. Therefore the default value is either 000b or 111b.\n3. These bits are protected bit, It means programming this bit needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.\n000 = Clock source from external 4~24 MHz crystal clock\n001 = Clock source from external 32.768 kHz crystal clock\n010 = Clock source from PLL clock\n011 = Clock source from internal 10 kHz oscillator clock\n111 = Clock source from internal 22.1184 MHz oscillator clock\nOthers = reserved",
                "width": 3
              },
              "STCLK_S": {
                "bit": 3,
                "description": "Cortex_M0 SysTick clock source select (write-protection bits)\nIf SYST_CSR[2]=0, SysTick uses listed clock source below\nThese bits are protected bit. It means programming this bit needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.\n000 = clock source from 4~24 MHz crystal clock \n001 = Clock source from external 32.768 kHz crystal clock\n010 = clock source from 12MHz crystal clock / 2\n011 = clock source from HCLK / 2\n1xx = Clock source from internal 22.1184 MHz oscillator clock / 2",
                "width": 3
              }
            },
            "CLKSEL1": {
              "WDT_S": {
                "bit": 0,
                "description": "Watchdog Timer clock source select (write-protection bits)\nThese bits are protected bit, program this need to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Reserved\n10 = Clock source from HCLK/2048 clock.\n11 = Clock source from internal 10 kHz oscillator clock.",
                "width": 2
              },
              "ADC_S": {
                "bit": 2,
                "description": "ADC clock source select\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = clock source from PLL clock\n1x = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              },
              "TMR0_S": {
                "bit": 8,
                "description": "TIMER0 clock source select.\n000 = Clock source from external 4~24 MHz crystal clock.\n001 = Clock source from external 32.768 kHz crystal clock.\n010 = Clock source from HCLK.\n011 = Clock source from external trigger.\n1xx = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 3
              },
              "TMR1_S": {
                "bit": 12,
                "description": "TIMER1 clock source select.\n000 = Clock source from external 4~24 MHz crystal clock.\n001 = Clock source from external 32.768 kHz crystal clock.\n010 = Clock source from HCLK.\n011 = Clock source from external trigger.\n1xx = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 3
              },
              "TMR2_S": {
                "bit": 16,
                "description": "TIMER2 clock source select.\n000 = Clock source from external 4~24 MHz crystal clock.\n001 = Clock source from external 32.768 kHz crystal clock.\n010 = Clock source from HCLK.\n011 = Clock source from external trigger.\n1xx = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 3
              },
              "TMR3_S": {
                "bit": 20,
                "description": "TIMER3 clock source select.\n000 = Clock source from external 4~24 MHz crystal clock.\n001 = Clock source from external 32.768 kHz crystal clock.\n010 = Clock source from HCLK.\n011 = Clock source from external trigger.\n1xx = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 3
              },
              "UART_S": {
                "bit": 24,
                "description": "UART clock source select.\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Clock source from PLL clock.\n1x = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              },
              "CAN_S": {
                "bit": 26,
                "description": "CAN clock source select\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Clock source from PLL clock.\n1x = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              },
              "PWM01_S": {
                "bit": 28,
                "description": "PWM0 and PWM1 clock source select\nPWM0 and PWM1 uses the same Engine clock source, both of them use the same prescaler.\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Clock source from external 32.768 kHz crystal clock.\n10 = Clock source from HCLK.\n11 = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              },
              "PWM23_S": {
                "bit": 30,
                "description": "PWM2 and PWM3 clock source select\nPWM2 and PWM3 uses the same Engine clock source, both of them use the same prescaler.\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Clock source from external 32.768 kHz crystal clock.\n10 = Clock source from HCLK.\n11 = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              }
            },
            "CLKDIV": {
              "HCLK_N": {
                "bit": 0,
                "description": "HCLK clock divide number from HCLK clock source\nThe HCLK clock frequency = (HCLK clock source frequency) / (HCLK_N + 1)",
                "width": 4
              },
              "USB_N": {
                "bit": 4,
                "description": "USB clock divide number from PLL clock\nThe USB clock frequency = (PLL frequency ) / (USB_N + 1)",
                "width": 4
              },
              "UART_N": {
                "bit": 8,
                "description": "UART clock divide number from UART clock source\nThe UART clock frequency = (UART clock source frequency ) / (UART_N + 1)",
                "width": 4
              },
              "CAN_N_L": {
                "bit": 12,
                "description": "CAN clock divide number from CAN clock source\nThe CAN clock frequency = (CAN clock source frequency ) / (CAN_N + 1)\nWhich CAN_N = 16 * CAN_N_H + CAN_N_L",
                "width": 4
              },
              "ADC_N": {
                "bit": 16,
                "description": "ADC clock divide number from ADC clock source\nThe ADC clock frequency = (ADC engine clock source frequency ) / (ADC_N + 1)",
                "width": 8
              },
              "CAN_N_H": {
                "bit": 24,
                "description": "CAN clock divide number from CAN clock source (Low Density Only)\nThe CAN clock frequency = (CAN clock source frequency ) / (CAN_N + 1)\nWhich CAN_N = 16 * CAN_N_H + CAN_N_L",
                "width": 6
              }
            },
            "CLKSEL2": {
              "I2S_S": {
                "bit": 0,
                "description": "I2S clock source select.\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Clock source from PLL clock.\n10 = Clock source from HCLK.\n11 = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              },
              "FRQDIV_S": {
                "bit": 2,
                "description": "Clock Divider Clock Source Select.\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Clock source from external 32.768 kHz crystal clock.\n10 = Clock source from HCLK.\n11 = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              },
              "PWM45_S": {
                "bit": 4,
                "description": "PWM4 and PWM5 Clock Source Select.(Medium Density Only)\nPWM4 and PWM5 used the same Engine clock source, both of them use the same prescaler.\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Clock source from external 32.768 kHz crystal clock.\n10 = Clock source from HCLK.\n11 = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              },
              "PWM67_S": {
                "bit": 6,
                "description": "PWM6 and PWM7 Clock Source Select.(Medium Density Only)\nPWM6 and PWM7 used the same Engine clock source, both of them use the same prescaler.\n00 = Clock source from external 4~24 MHz crystal clock.\n01 = Clock source from external 32.768 kHz crystal clock.\n10 = Clock source from HCLK.\n11 = Clock source from internal 22.1184 MHz oscillator clock.",
                "width": 2
              }
            },
            "PLLCON": {
              "FB_DV": {
                "bit": 0,
                "description": "PLL Feedback Divider Control Pins\nRefer to the formulas below the table.\nFOUT = FIN x NF/NR x 1/NO\nConstrain:\n1. 3.2MHz < FIN < 150MHz\n2. 800KHz < FIN/(2xNR) < 8MHz\n3. 100MHz < FCO = FINxNF/NR < 200MHz\n, 120M < FCO is preferred.\nSymbol\tDescription\t\nFOUT\tOutput Clock Frequency\t\nFIN\tInput (Reference) Clock Frequency\t\nNR\tInput Divider (IN_DV + 2)\t\nNF\tFeedback Divider (FB_DV + 2)\t\nNO\tOUT_DV = \"00\":NO = 1\nOUT_DV = \"01\":NO = 2\nOUT_DV = \"10\":NO = 2\nOUT_DV = \"11\":NO = 4",
                "width": 9
              },
              "IN_DV": {
                "bit": 9,
                "description": "PLL Input Divider Control Pins\nRefer to the formulas below the table.\n(Table is the same as FB_DV).",
                "width": 5
              },
              "OUT_DV": {
                "bit": 14,
                "description": "PLL Output Divider Control Pins \nRefer to the formulas below the table.\n(Table is the same as FB_DV).",
                "width": 2
              },
              "PD": {
                "bit": 16,
                "description": "Power Down Mode. \nIf set the IDLE bit \"1\" in PWRCON register, the PLL will enter power down mode too\n0 = PLL is in normal mode \n1 = PLL is in power-down mode(default)"
              },
              "BP": {
                "bit": 17,
                "description": "PLL Bypass Control\n0 = PLL is in normal mode (default)\n1 = PLL clock output is same as clock input (XTALin)"
              },
              "OE": {
                "bit": 18,
                "description": "PLL OE (FOUT enable) pin Control\n0 = PLL FOUT enable\n1 = PLL FOUT is fixed low"
              },
              "PLL_SRC": {
                "bit": 19,
                "description": "PLL Source Clock Select\n1 = PLL source clock from 22.1184 MHz oscillator\n0 = PLL source clock from 4~24 MHz crystal"
              }
            },
            "FRQDIV": {
              "FSEL": {
                "bit": 0,
                "description": "Divider Output Frequency Selection Bits\nThe formula of output frequency is\nFout = Fin/(2^(N+1)),\nFin is the input clock frequency.\nFout is the frequency of divider output clock.\nN is the 4-bit value of FSEL[3:0].",
                "width": 4
              },
              "DIVIDER_EN": {
                "bit": 4,
                "description": "Frequency Divider Enable Bit\n0 = Disable Frequency Divider\n1 = Enable Frequency Divider"
              }
            }
          }
        },
        "CMP": {
          "instances": [
            {
              "name": "CMP",
              "base": "0x400D0000"
            }
          ],
          "registers": {
            "CMP0CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Comparator0 Control Register"
            },
            "CMP1CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Comparator1 Control Register"
            },
            "CMPSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Comparator Channel Selection Enable Register"
            }
          },
          "bits": {
            "CMP0CR": {
              "EN": {
                "bit": 0,
                "description": "Comparator0 Enable\n1 = Enable\n0 = Disable\nComparator0 output needs wait 10 us stable time after CMP0EN is set"
              },
              "IE": {
                "bit": 1,
                "description": "Comparator0 Interrupt Enable\n1 = Enable comparator0 interrupt function\n0 = Disable comparator0 interrupt function\nInterrupt is generated if CMP0IE bit is set to 1 after comparator0 conversion finished."
              },
              "HYSEN": {
                "bit": 2,
                "description": "CMP0 Hysterisis Enable\n1 = Enable comparator0 Hysterisis function; the typical range is 20mV.\n0 = Disable comparator0 Hysterisis function (Default)."
              },
              "CN0": {
                "bit": 4,
                "description": "Comparator0 negative input select\n1 = The internal comparator reference voltage (Vref=1.2V) is selected as the negative comparator input\n0 = The comparator0 reference pin CPN0 is selected as the negative comparator input"
              }
            },
            "CMP1CR": {
              "EN": {
                "bit": 0,
                "description": "Comparator1 Enable\n1 = Enable\n0 = Disable\nComparator1 output needs wait 10 us stable time after CMP1EN is set"
              },
              "IE": {
                "bit": 1,
                "description": "Comparator1 Interrupt Enable\n1 = Enable Comparator1 interrupt function\n0 = Disable Comparator1 interrupt function\nInterrupt is generated if CMP1IE bit is set to 1 after comparator1 conversion finished."
              },
              "HYSEN": {
                "bit": 2,
                "description": "Comparator1 Hysterisis Enable\n1 = Enable comparator1 Hysterisis function; the typical range is 20mV.\n0 = Disable comparator1 Hysterisis function (Default)."
              },
              "CN1": {
                "bit": 4,
                "description": "Comparator1 negative input select\n1 = The internal comparator reference voltage (Vref=1.2V) is selected as the negative comparator input\n0 = The comparator1 reference pin CPN1 is selected as the negative comparator input"
              }
            },
            "CMPSR": {
              "CMPF0": {
                "bit": 0,
                "description": "Comparator0 Flag\nThis bit is set by hardware whenever the comparator0 output changes state. This will cause an interrupt if CMP0IE set.\nWrite 1 to clear this bit to zero."
              },
              "CMPF1": {
                "bit": 1,
                "description": "Comparator1 Flag\nThis bit is set by hardware whenever the comparator1 output changes state. This will cause an interrupt if CMP1IE set.\nWrite 1 to clear this bit to zero."
              },
              "CO0": {
                "bit": 2,
                "description": "Comparator0 Output\nSynchronized to the APB clock to allow reading by software. Cleared when the comparator is disabled (CMP0EN = 0)."
              },
              "CO1": {
                "bit": 3,
                "description": "Comparator1 Output\nSynchronized to the APB clock to allow reading by software. Cleared when the comparator is disabled (CMP1EN = 0)."
              }
            }
          }
        },
        "EBI": {
          "instances": [
            {
              "name": "EBI",
              "base": "0x50010000"
            }
          ],
          "registers": {
            "EBICON": {
              "offset": "0x00",
              "size": 32,
              "description": "External Bus Interface General Control Register"
            },
            "EXTIME": {
              "offset": "0x04",
              "size": 32,
              "description": "External Bus Interface Timing Control Register"
            }
          },
          "bits": {
            "EBICON": {
              "ExtEN": {
                "bit": 0,
                "description": "EBI Enable\nThis bit is the functional enable bit for EBI. \n1: EBI function is enabled\n0: EBI function is disabled"
              },
              "ExtBW16": {
                "bit": 1,
                "description": "EBI data width 16 bit\nThis bit defines if the data bus is 8-bit or 16-bit. \n1: EBI data width is 16 bit\n0: EBI data width is 8 bit"
              },
              "MCLKDIV": {
                "bit": 8,
                "description": "External Output Clock Divider\nThe frequency of EBI output clock is controlled by MCLKDIV as follows table:\nMCLKDIV\tOutput clock (MCLK)\t\n000\tHCLK/1\t\n001\tHCLK/2\t\n010\tHCLK/4\t\n011\tHCLK/8\t\n100\tHCLK/16\t\n101\tHCLK/32\t\n\n11X\tdefault\t\n\nNotice: Default value of output clock is HCLK/1",
                "width": 3
              },
              "ExttALE": {
                "bit": 16,
                "description": "Expand Time of ALE\nThe ALE width (tALE) to latch the address can be controlled by ExttALE.\ntALE = (ExttALE+1)*MCLK",
                "width": 3
              }
            },
            "EXTIME": {
              "ExttACC": {
                "bit": 3,
                "description": "EBI Data Access Time\nExttACC define data access time (tACC).\ntACC = (ExttACC+1)*MCLK",
                "width": 5
              },
              "ExttAHD": {
                "bit": 8,
                "description": "EBI Data Access Hold Time\nExttAHD define data access hold time (tAHD).\ntAHD = (ExttAHD+1)*MCLK",
                "width": 3
              },
              "ExtIW2X": {
                "bit": 12,
                "description": "Idle State Cycle After Write\nWhen write action is finish, idle state is inserted and nCS return to high if ExtIW2X is not zero.\nIdle state cycle = (ExtIW2X)*MCLK",
                "width": 4
              },
              "ExtIR2R": {
                "bit": 24,
                "description": "Idle State Cycle Between Read-Read\nWhen read action is finish and next action is going to read, idle state is inserted and nCS return to high if ExtIR2R is not zero.\nIdle state cycle = (ExtIR2R)*MCLK",
                "width": 4
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x5000C000"
            }
          ],
          "registers": {
            "ISPCON": {
              "offset": "0x00",
              "size": 32,
              "description": "ISP Control Register"
            },
            "ISPADR": {
              "offset": "0x04",
              "size": 32,
              "description": "ISP Address Register"
            },
            "ISPDAT": {
              "offset": "0x08",
              "size": 32,
              "description": "ISP Data Register"
            },
            "ISPCMD": {
              "offset": "0x0C",
              "size": 32,
              "description": "ISP Command Register"
            },
            "ISPTRG": {
              "offset": "0x10",
              "size": 32,
              "description": "ISP Trigger Control Register"
            },
            "DFBADR": {
              "offset": "0x14",
              "size": 32,
              "description": "Data Flash Base Address Register"
            },
            "FATCON": {
              "offset": "0x18",
              "size": 32,
              "description": "Flash Access Time Control Register"
            }
          },
          "bits": {
            "ISPCON": {
              "ISPEN": {
                "bit": 0,
                "description": "ISP Enable\nISP function enable bit. Set this bit to enable ISP function.\n1 = Enable ISP function\n0 = Disable ISP function"
              },
              "BS": {
                "bit": 1,
                "description": "Boot Select \nSet/clear this bit to select next booting from LDROM/APROM, respectively. This bit also functions as chip booting status flag, which can be used to check where chip booted from. This bit is initiated with the inversed value of CBS in Config0 after power-on reset; It keeps the same value at other reset.\n1 = boot from LDROM\n0 = boot from APROM"
              },
              "CFGUEN": {
                "bit": 4,
                "description": "Enable Config-bits Update by ISP\nLDROM update enable bit. \n1 = Enable ISP can update config-bits.\n0 = Disable ISP can update config-bits."
              },
              "LDUEN": {
                "bit": 5,
                "description": "LDROM Update Enable\nLDROM update enable bit. \n1 = LDROM can be updated when the MCU runs in APROM.\n0 = LDROM can not be updated"
              },
              "ISPFF": {
                "bit": 6,
                "description": "ISP Fail Flag\nThis bit is set by hardware when a triggered ISP meets any of the following conditions:\n(1) APROM writes to itself.\n(2) LDROM writes to itself. \n(3) CONFIG is erased/programmed if CFGUEN is set to 0.\n(4) Destination address is illegal, such as over an available range.\nWrite 1 to clear."
              },
              "PT": {
                "bit": 8,
                "description": "Flash Program Time\nPT[2]\tPT[1]\tPT[0]\tProgram Time (us)\t\n0\t0\t0\t40\t\n0\t0\t1\t45\t\n0\t1\t0\t50\t\n0\t1\t1\t55\t\n1\t0\t0\t20\t\n1\t0\t1\t25\t\n1\t1\t0\t30\t\n1\t1\t1\t35",
                "width": 3
              },
              "ET": {
                "bit": 12,
                "description": "Flash Erase Time\nET[2]\tET[1]\tET[0]\tErase Time (ms)\t\n0\t0\t0\t20 (default)\t\n0\t0\t1\t25\t\n0\t1\t0\t30\t\n0\t1\t1\t35\t\n1\t0\t0\t3\t\n1\t0\t1\t5\t\n1\t1\t0\t10\t\n1\t1\t1\t15",
                "width": 3
              }
            },
            "ISPADR": {
              "ISPADR": {
                "bit": 0,
                "description": "ISP Address \nNuMicro(TM) NUC100 Series equips with a maximum 32Kx32 embedded flash, it supports word program only. ISPARD[1:0] must be kept 00b for ISP operation.",
                "width": 32
              }
            },
            "ISPDAT": {
              "ISPDAT": {
                "bit": 0,
                "description": "ISP Data \nWrite data to this register before ISP program operation\nRead data from this register after ISP read operation",
                "width": 32
              }
            },
            "ISPCMD": {
              "FCTRL": {
                "bit": 0,
                "description": "ISP Command \nISP command table is showed below:\nOperation Mode\tFOEN\tFCEN\tFCTRL[3:0]\t\nRead\t0\t0\t0\t0\t0\t0\t\nProgram\t1\t0\t0\t0\t0\t1\t\nPage Erase\t1\t0\t0\t0\t1\t0",
                "width": 4
              },
              "FCEN": {
                "bit": 4,
                "description": "ISP Command \nISP command table is showed below:\nOperation Mode\tFOEN\tFCEN\tFCTRL[3:0]\t\nRead\t0\t0\t0\t0\t0\t0\t\nProgram\t1\t0\t0\t0\t0\t1\t\nPage Erase\t1\t0\t0\t0\t1\t0"
              },
              "FOEN": {
                "bit": 5,
                "description": "ISP Command \nISP command table is showed below:\nOperation Mode\tFOEN\tFCEN\tFCTRL[3:0]\t\nRead\t0\t0\t0\t0\t0\t0\t\nProgram\t1\t0\t0\t0\t0\t1\t\nPage Erase\t1\t0\t0\t0\t1\t0"
              }
            },
            "ISPTRG": {
              "ISPGO": {
                "bit": 0,
                "description": "ISP start trigger\nWrite 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.\n1 = ISP is on going\n0 = ISP is operation is finished"
              }
            },
            "DFBADR": {
              "DFBADR": {
                "bit": 0,
                "description": "Data Flash Base Address\nThis register indicates data flash start address. It is a read only register.\nFor 128kB flash memory device, the data flash size is defined by user configuration, register content is loaded from Config1 when chip power on but for 64/32kB device, it is fixed at 0x01_f000",
                "width": 32
              }
            },
            "FATCON": {
              "FPSEN": {
                "bit": 0,
                "description": "Flash Power Save Enable\nIf CPU clock is slower than 24 MHz, then s/w can enable flash power saving function. \n1 = Enable flash power saving\n0 = Disable flash power saving"
              },
              "FATS": {
                "bit": 1,
                "description": "Flash Access Time Window Select\nThese bits are used to decide flash sense amplifier active duration.\n\n\n\nFATS\tAccess Time window (ns)\t\n000\t40\t\n001\t50\t\n010\t60\t\n011\t70\t\n100\t80\t\n101\t90\t\n110\t100\t\n111\treserved",
                "width": 3
              }
            }
          }
        },
        "GCR": {
          "instances": [
            {
              "name": "GCR",
              "base": "0x50000000"
            }
          ],
          "registers": {
            "PDID": {
              "offset": "0x00",
              "size": 32,
              "description": "Part Device Identification Number Register"
            },
            "RSTSRC": {
              "offset": "0x04",
              "size": 32,
              "description": "System Reset Source Register"
            },
            "IPRSTC1": {
              "offset": "0x08",
              "size": 32,
              "description": "IP Reset Control Resister1"
            },
            "IPRSTC2": {
              "offset": "0x0C",
              "size": 32,
              "description": "IP Reset Control Resister 2"
            },
            "BODCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Brown Out Detector Control Register"
            },
            "TEMPCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Temperature Sensor Control Register"
            },
            "PORCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Power-On-Reset Controller Register"
            },
            "GPA_MFP": {
              "offset": "0x30",
              "size": 32,
              "description": "GPIOA multiple function and input type control register"
            },
            "GPB_MFP": {
              "offset": "0x34",
              "size": 32,
              "description": "GPIOB multiple function and input type control register"
            },
            "GPC_MFP": {
              "offset": "0x38",
              "size": 32,
              "description": "GPIOC multiple function and input type control register"
            },
            "GPD_MFP": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPIOD multiple function and input type control register"
            },
            "GPE_MFP": {
              "offset": "0x40",
              "size": 32,
              "description": "GPIOE multiple function and input type control register"
            },
            "ALT_MFP": {
              "offset": "0x50",
              "size": 32,
              "description": "Alternative Multiple Function Pin Control Register"
            },
            "REGWRPROT": {
              "offset": "0x100",
              "size": 32,
              "description": "Register Write Protect Register"
            }
          },
          "bits": {
            "PDID": {
              "PDID": {
                "bit": 0,
                "description": "Part Device Identification Number\nThis register reflects device part number code. S/W can read this register to identify which device is used.",
                "width": 32
              }
            },
            "RSTSRC": {
              "RSTS_POR": {
                "bit": 0,
                "description": "The RSTS_POR flag is set by the \"reset signal\" from the Power-On Reset (POR) module or bit CHIP_RST (IPRSTC1[0]) to indicate the previous reset source\n1= The Power-On Reset (POR) or CHIP_RST had issued the reset signal to reset the system.\n0= No reset from POR or CHIP_RS\nSoftware can write 1 to clear this bit to zero."
              },
              "RSTS_RESET": {
                "bit": 1,
                "description": "The RSTS_RESET flag is set by the \"reset signal\" from the /RESET pin to indicate the previous reset source.\n1 = The Pin /RESET had issued the reset signal to reset the system.\n0 = No reset from /RESET pin\nSoftware can write 1 to clear this bit to zero."
              },
              "RSTS_WDT": {
                "bit": 2,
                "description": "The The RSTS_WDT flag is set by the \"reset signal\" from the watchdog timer to indicate the previous reset source.\n1 = The watchdog timer had issued the reset signal to reset the system.\n0 = No reset from watchdog timer\nSoftware can write 1 to clear this bit to zero."
              },
              "RSTS_LVR": {
                "bit": 3,
                "description": "The RSTS_LVR flag is set by the \"reset signal\" from the Low-Voltage-Reset controller to indicate the previous reset source.\n1 = The LVR controller had issued the reset signal to reset the system.\n0 = No reset from LVR\nSoftware can write 1 to clear this bit to zero."
              },
              "RSTS_BOD": {
                "bit": 4,
                "description": "The RSTS_BOD flag is set by the \"reset signal\" from the Brown-Out-Detector controller to indicate the previous reset source.\n1 = The BOD had issued the reset signal to reset the system.\n0 = No reset from BOD\nSoftware can write 1 to clear this bit to zero."
              },
              "RSTS_SYS": {
                "bit": 5,
                "description": "The RSTS_SYS flag is set by the \"reset signal\" from the Cortex_M0 kernel to indicate the previous reset source.\n1 = The Cortex_M0 had issued the reset signal to reset the system by software writing 1 to bit SYSRESTREQ(AIRCR[2], Application Interrupt and Reset Control Register, address = 0xE000ED0C) in system control registers of Cortex_M0 kernel.\n0 = No reset from Cortex_M0\nSoftware can write 1 to clear this bit to zero."
              },
              "RSTS_CPU": {
                "bit": 7,
                "description": "The RSTS_CPU flag is set by hardware if software writes CPU_RST (IPRSTC1[1]) 1 to reset Cortex-M0 CPU kernel and Flash memory controller (FMC).\n1 = The Cortex-M0 CPU kernel and FMC are reset by software setting CPU_RST to 1\n0 = No reset from CPU\nSoftware can write 1 to clear this bit to zero."
              }
            },
            "IPRSTC1": {
              "CHIP_RST": {
                "bit": 0,
                "description": "CHIP one shot reset (write-protection bit)\nSetting this bit will reset the whole chip, including CPU kernel and all peripherals, and this bit will automatically return to 0 after the 2 clock cycles.\nThe CHIP_RST is same as the POR reset, all the chip controllers is reset and the chip setting from flash are also reload. About the difference between CHIP_RST and SYSRESETREQ, please refer to section 5.2.2 of TRM.\nThis bit is the protected bit. It means programming this bit needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.\n1 = CHIP one shot reset\n0 = CHIP normal operation"
              },
              "CPU_RST": {
                "bit": 1,
                "description": "CPU kernel one shot reset (write-protection bit)\nSetting this bit will only reset the CPU kernel and Flash Memory Controller(FMC), and this bit will automatically return to 0 after the 2 clock cycles\nThis bit is the protected bit, It means programming this bit needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.\n1 = CPU one shot reset\n0 = CPU normal operation"
              },
              "PDMA_RST": {
                "bit": 2,
                "description": "PDMA Controller Reset (write-protection bit in NUC100/NUC120/NUC130/NUC140 Low Density and NUC101)\nSetting this bit to 1 will generate a reset signal to the PDMA. User need to set this bit to 0 to release from reset state\nThis bit is the protected bit, It means programming this bit needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100\n1 = PDMA controller reset\n0 = PDMA controller normal operation"
              },
              "EBI_RST": {
                "bit": 3,
                "description": "EBI Controller Reset (write-protection bit in NUC100/NUC120/NUC130/NUC140 Low Density 64-pin package)\nSet this bit to 1 will generate a reset signal to the EBI. User need to set this bit to 0 to release from the reset state.\nThis bit is the protected bit, It means programming this bit needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.\n1 = EBI controller reset\n0 = EBI controller normal operation"
              }
            },
            "IPRSTC2": {
              "GPIO_RST": {
                "bit": 1,
                "description": "GPIO controller Reset\n1 = GPIO controller reset\n0 = GPIO controller normal operation"
              },
              "TMR0_RST": {
                "bit": 2,
                "description": "Timer0 controller Reset\n1 = Timer0 controller reset\n0 = Timer0 controller normal operation"
              },
              "TMR1_RST": {
                "bit": 3,
                "description": "Timer1 controller Reset\n1 = Timer1 controller reset\n0 = Timer1 controller normal operation"
              },
              "TMR2_RST": {
                "bit": 4,
                "description": "Timer2 controller Reset\n1 = Timer2 controller reset\n0 = Timer2 controller normal operation"
              },
              "TMR3_RST": {
                "bit": 5,
                "description": "Timer3 controller Reset\n1 = Timer3 controller reset\n0 = Timer3 controller normal operation"
              },
              "I2C0_RST": {
                "bit": 8,
                "description": "I2C0 controller Reset\n1 = I2C0 controller reset\n0 = I2C0 controller normal operation"
              },
              "I2C1_RST": {
                "bit": 9,
                "description": "I2C1 controller Reset\n1 = I2C1 controller reset\n0 = I2C1 controller normal operation"
              },
              "SPI0_RST": {
                "bit": 12,
                "description": "SPI0 controller Reset\n1 = SPI0 controller reset\n0 = SPI0 controller normal operation"
              },
              "SPI1_RST": {
                "bit": 13,
                "description": "SPI1 controller Reset\n1 = SPI1 controller reset\n0 = SPI1 controller normal operation"
              },
              "SPI2_RST": {
                "bit": 14,
                "description": "SPI2 controller Reset (Medium Density Only)\n1 = SPI2 controller reset\n0 = SPI2 controller normal operation"
              },
              "SPI3_RST": {
                "bit": 15,
                "description": "SPI3 controller Reset (Medium Density Only)\n1 = SPI3 controller reset\n0 = SPI3 controller normal operation"
              },
              "UART0_RST": {
                "bit": 16,
                "description": "UART0 controller Reset\n1 = UART0 controller reset\n0 = UART0 controller normal operation"
              },
              "UART1_RST": {
                "bit": 17,
                "description": "UART1 controller Reset\n1 = UART1 controller reset\n0 = UART1 controller normal operation"
              },
              "UART2_RST": {
                "bit": 18,
                "description": "UART2 controller Reset (Medium Density Only)\n1 = UART2 controller reset\n0 = UART2 controller normal operation"
              },
              "PWM03_RST": {
                "bit": 20,
                "description": "PWM03 controller Reset\n1 = PWM03 controller reset\n0 = PWM03 controller normal operation"
              },
              "PWM47_RST": {
                "bit": 21,
                "description": "PWM47 controller Reset (Medium Density Only)\n1 = PWM47 controller reset\n0 = PWM47 controller normal operation"
              },
              "ACMP_RST": {
                "bit": 22,
                "description": "Analog Comparator Controller Reset\n1 = Analog Comparator controller reset\n0 = Analog Comparator controller normal operation"
              },
              "PS2_RST": {
                "bit": 23,
                "description": "PS2 Controller Reset\n1 = PS2 controller reset\n0 = PS2 controller normal operation"
              },
              "CAN0_RST": {
                "bit": 24,
                "description": "CAN0 Controller Reset\n1 = CAN0 controller reset\n0 = CAN0 controller normal operation"
              },
              "USBD_RST": {
                "bit": 27,
                "description": "USB Device Controller Reset\n1 = USB device controller reset\n0 = USB devide controller normal operation"
              },
              "ADC_RST": {
                "bit": 28,
                "description": "ADC Controller Reset\n1 = ADC controller reset\n0 = ADC controller normal operation"
              },
              "I2S_RST": {
                "bit": 29,
                "description": "I2S Controller Reset\n1 = I2S controller reset\n0 = I2S controller normal operation"
              }
            },
            "BODCR": {
              "BOD_EN": {
                "bit": 0,
                "description": "Brown Out Detector Enable\nThe default value is set by flash controller user configuration register config0 bit[23].\n1 = Brown Out Detector function is enabled\n0 = Brown Out Detector function is disabled\nThis bit is the protected bit. It means programming this needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100."
              },
              "BOD_VL": {
                "bit": 1,
                "description": "Brown Out Detector Threshold Voltage Selection\nThe default value is set by flash controller user configuration register config0 bit[22:21].\nThis bit is the protected bit. It means programming this needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.\nBOV_VL[1]\tBOV_VL[0]\tBrown out voltage\t\n1\t1\t4.5V\t\n1\t0\t3.8V\t\n0\t1\t2.7V\t\n0\t0\t2.2V",
                "width": 2
              },
              "BOD_RSTEN": {
                "bit": 3,
                "description": "Brown Out Reset \n1 = Enable the Brown Out \"RESET\" function.\nWhile the Brown Out Detector function is enabled (BOD_EN high) and BOD reset function is enabled (BOD_RSTEN high), BOD will assert a signal to reset chip when the detected voltage is lower than the threshold (BOD_OUT high).\n0 = Enable the Brown Out \"INTERRUPT\" function\nWhile the BOD function is enabled (BOD_EN high) and BOD interrupt function is enabled (BOD_RSTEN low), BOD will assert an interrupt if BOD_OUT is high. BOD interrupt will keep till to the BOD_EN set to 0. BOD interrupt can be blocked by disabling the NVIC BOD interrupt or disabling BOD function (set BOD_EN low).\nThe default value is set by flash controller user configuration register config0 bit[20].\nThis bit is the protected bit. It means programming this needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100."
              },
              "BOD_INTF": {
                "bit": 4,
                "description": "Brown Out Detector Interrupt Flag\n1 = When Brown Out Detector detects the VDD is dropped down through the voltage of BOD_VL setting or the VDD is raised up through the voltage of BOD_VL setting, this bit is set to 1 and the brown out interrupt is requested if brown out interrupt is enabled.\n0 = Brown Out Detector does not detect any voltage draft at VDD down through or up through the voltage of BOD_VL setting.\nSoftware can write 1 to clear this bit to zero."
              },
              "BOD_LPM": {
                "bit": 5,
                "description": "Brown Out Detector Low power Mode\n1 = Enable the BOD low power mode\n0 = BOD operate in normal mode (default)\nThe BOD consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the BOD response.\nThis bit is the protected bit. It means programming this needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100."
              },
              "BOD_OUT": {
                "bit": 6,
                "description": "Brown Out Detector output status\n1 = Brown Out Detector output status is 1. It means the detected voltage is lower than BOD_VL setting. If the BOD_EN is 0, BOD function disabled , this bit always responds 0\n0 = Brown Out Detector output status is 0. It means the detected voltage is higher than BOD_VL setting or BOD_EN is 0"
              },
              "LVR_EN": {
                "bit": 7,
                "description": "Low Voltage Reset Enable\nThe LVR function reset the chip when the input power voltage is lower than LVR circuit setting. LVR function is enabled in default.\n1 = Enabled Low Voltage Reset function. After enabling the bit, the LVR function will be active with 100uS delay for LVR output stable (default)\n0 = Disabled Low Voltage Reset function\nThis bit is the protected bit. It means programming this needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100"
              }
            },
            "TEMPCR": {
              "VTEMP_EN": {
                "bit": 0,
                "description": "Temperature sensor Enable\nThis bit is used to enable/disable temperature sensor function.\n1 = Enabled temperature sensor function\n0 = Disabled temperature sensor function (default)\nAfter this bit is set to 1, the value of temperature can get from ADC conversion result by ADC channel selecting channel 7 and alternative multiplexer channel selecting temperature sensor. Detail ADC conversion function please reference ADC function chapter."
              }
            },
            "PORCR": {
              "POR_DIS_CODE": {
                "bit": 0,
                "description": "The register is used for the Power-On-Reset enable control\nWhen power on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again. User can disable internal POR circuit to avoid unpredictable noise to cause chip reset by writing 0x5AA5 to this field.\nThe POR function will be active again when this field is set to another value or chip is reset by other reset source, including: /RESET, Watch dog, LVR reset, BOD reset, ICE reset command and the software-chip reset function\nThis bit is the protected bit. It means programming this needs to write \"59h\", \"16h\", \"88h\" to address 0x5000_0100 to disable register protection. Reference the register REGWRPROT at address GCR_BA+0x100.",
                "width": 16
              }
            },
            "GPA_MFP": {
              "GPA_MFP0": {
                "bit": 0,
                "description": "PA.0 Pin Function Selection\n1 = The ADC0 (Analog-to-Digital converter channel 0) function is selected to the pin PA.0\n0 = The GPIOA[0] is selected to the pin PA.0"
              },
              "GPA_MFP1": {
                "bit": 1,
                "description": "PA.1 Pin Function Selection\nThe pin function depends on GPA_MFP1 and EBI_HB_EN[4] (ALT_MFP[20]) and EBI_EN (ALT_MFP[11]).\nEBI_HB_EN[4]\tEBI_EN \tGPA_MFP[1]\tPA.1 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tADC1 (ADC)\t\n0 \t1 \t1 \tADC1 (ADC)\t\n1 \t1 \t1 \tAD12 (EBI AD bus bit 12)"
              },
              "GPA_MFP2": {
                "bit": 2,
                "description": "PA.2 Pin Function Selection\nThe pin function depends on GPA_MFP2 and EBI_HB_EN[3] (ALT_MFP[19]) and EBI_EN (ALT_MFP[11]).\nEBI_HB_EN[3]\tEBI_EN \tGPA_MFP[2]\tPA.2 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tADC2 (ADC)\t\n0 \t1 \t1 \tADC2 (ADC)\t\n1 \t1 \t1 \tAD11 (EBI AD bus bit 11)"
              },
              "GPA_MFP3": {
                "bit": 3,
                "description": "PA.3 Pin Function Selection\nThe pin function depends on GPA_MFP3 and EBI_HB_EN[2] (ALT_MFP[18]) and EBI_EN (ALT_MFP[11]).\nEBI_HB_EN[2]\tEBI_EN \tGPA_MFP[3]\tPA.3 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tADC3 (ADC)\t\n0 \t1 \t1 \tADC3 (ADC)\t\n1 \t1 \t1 \tAD10 (EBI AD bus bit 10)"
              },
              "GPA_MFP4": {
                "bit": 4,
                "description": "PA.4 Pin Function Selection\nThe pin function depends on GPA_MFP4 and EBI_HB_EN[1] (ALT_MFP[17]) and EBI_EN (ALT_MFP[11]).\nEBI_HB_EN[1]\tEBI_EN \tGPA_MFP[4]\tPA.4 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tADC4 (ADC)\t\n0 \t1 \t1 \tADC4 (ADC)\t\n1 \t1 \t1 \tAD9 (EBI AD bus bit 9)"
              },
              "GPA_MFP5": {
                "bit": 5,
                "description": "PA.5 Pin Function Selection\nThe pin function depends on GPA_MFP5 and EBI_HB_EN[0] (ALT_MFP[16]) and EBI_EN (ALT_MFP[11]).\nEBI_HB_EN[0]\tEBI_EN \tGPA_MFP[5]\tPA.5 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tADC5 (ADC)\t\n0 \t1 \t1 \tADC5 (ADC)\t\n1 \t1 \t1 \tAD8 (EBI AD bus bit 8)"
              },
              "GPA_MFP6": {
                "bit": 6,
                "description": "PA.6 Pin Function Selection\nThe pin function depends on GPA_MFP6 and EBI_EN (ALT_MFP[11]).\nEBI_EN \tGPA_MFP[6]\tPA.6 function \t\nx \t0 \tGPIO \t\n0 \t1 \tADC6 (ADC)\t\n1 \t1 \tAD7 (EBI AD bus bit 7)"
              },
              "GPA_MFP7": {
                "bit": 7,
                "description": "PA.7 Pin Function Selection\nThe pin function depends on GPA_MFP7 and PA7_S21 (ALT_MFP[2]) and EBI_EN (ALT_MFP[11]).\nEBI_EN\tPA7_S21\tGPA_MFP[7]\tPA.7 function \t\nx \tx \t0 \tGPIO \t\n0 \t0 \t1 \tADC7 (ADC)\t\n0 \t1 \t1 \tSPISS21 (SPI2)\t\n1 \tx \t1 \tAD6 (EBI AD bus bit 6)"
              },
              "GPA_MFP8": {
                "bit": 8,
                "description": "PA.8 Pin Function Selection\n1 = The I2C0 SDA function is selected to the pin PA.8\n0 = The GPIOA[8] is selected to the pin PA.8"
              },
              "GPA_MFP9": {
                "bit": 9,
                "description": "PA.9 Pin Function Selection\n1 = The I2C0 SCL function is selected to the pin PA.9\n0 = The GPIOA[9] is selected to the pin PA.9"
              },
              "GPA_MFP10": {
                "bit": 10,
                "description": "PA.10 Pin Function Selection\nThe pin function depends on GPA_MFP10 and EBI_EN (ALT_MFP[11]).\nEBI_EN \tGPA_MFP[10]\tPA.10 function \t\nx \t0 \tGPIO \t\n0 \t1 \tSDA1 (I2C)\t\n1 \t1 \tnWR (EBI)"
              },
              "GPA_MFP11": {
                "bit": 11,
                "description": "PA.11 Pin Function Selection\nThe pin function depends on GPA_MFP11 and EBI_EN (ALT_MFP[11]).\nEBI_EN \tGPA_MFP[11]\tPA.11 function \t\nx \t0 \tGPIO \t\n0 \t1 \tSCL1 (I2C)\t\n1 \t1 \tnRD (EBI)"
              },
              "GPA_MFP12": {
                "bit": 12,
                "description": "PA.12 Pin Function Selection\nThe pin function depends on GPA_MFP12 and EBI_HB_EN[5] (ALT_MFP[21]) and EBI_EN (ALT_MFP[11]).\nEBI_HB_EN[5]\tEBI_EN \tGPA_MFP[12]\tPA.12 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tPWM0 (PWM)\t\n0 \t1 \t1 \tPWM0 (PWM)\t\n1 \t1 \t1 \tAD13 (EBI AD bus bit 13)"
              },
              "GPA_MFP13": {
                "bit": 13,
                "description": "PA.13 Pin Function Selection\nThe pin function depends on GPA_MFP13 and EBI_HB_EN[6] (ALT_MFP[22]) and EBI_EN (ALT_MFP[11]).\nEBI_HB_EN[6]\tEBI_EN \tGPA_MFP[13]\tPA.13 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tPWM1 (PWM)\t\n0 \t1 \t1 \tPWM1 (PWM)\t\n1 \t1 \t1 \tAD14 (EBI AD bus bit 14)"
              },
              "GPA_MFP14": {
                "bit": 14,
                "description": "PA.14 Pin Function Selection\nThe pin function depends on GPA_MFP14 and EBI_HB_EN[7] (ALT_MFP[23]) and EBI_EN (ALT_MFP[11]).\nEBI_HB_EN[7]\tEBI_EN \tGPA_MFP[14]\tPA.14 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tPWM2 (PWM)\t\n0 \t1 \t1 \tPWM2 (PWM)\t\n1 \t1 \t1 \tAD15 (EBI AD bus bit 15)"
              },
              "GPA_MFP15": {
                "bit": 15,
                "description": "PA.14 Pin Function Selection\nThe pin function depends on GPA_MFP15 and PA15_I2SMCLK (ALT_MFP[9]).\nPA15_I2SMCLK\tGPA_MFP[15]\tPA.15 function \t\nx \t0 \tGPIO \t\n0 \t1 \tPWM3 (PWM) \t\n1 \t1 \tI2SMCLK (I2S)"
              },
              "GPA_TYPEn": {
                "bit": 16,
                "description": "1 = Enable GPIOA[15:0] I/O input Schmitt Trigger function\n0 = Disable GPIOA[15:0] I/O input Schmitt Trigger function",
                "width": 16
              }
            },
            "GPB_MFP": {
              "GPB_MFP0": {
                "bit": 0,
                "description": "PB.0 Pin Function Selection\n1 = The UART0 RXD function is selected to the pin PB.0\n0 = The GPIOB[0] is selected to the pin PB.0"
              },
              "GPB_MFP1": {
                "bit": 1,
                "description": "PB.1 Pin Function Selection\n1 = The UART0 TXD function is selected to the pin PB.1\n0 = The GPIOB[1] is selected to the pin PB.1"
              },
              "GPB_MFP2": {
                "bit": 2,
                "description": "PB.2 Pin Function Selection\nThe pin function depends on GPB_MFP2 and EBI_nWRL_EN (ALT_MFP[13]) and EBI_EN (ALT_MFP[11]).\nEBI_nWRL_EN \tEBI_EN \tGPB_MFP[2]\tPB.2 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tRTS0 (UART0)\t\n0 \t1 \t1 \tRTS0 (UART0)\t\n1 \t1 \t1 \tnWRL (EBI write low byte enable)"
              },
              "GPB_MFP3": {
                "bit": 3,
                "description": "PB.3 Pin Function Selection\nThe pin function depends on GPB_MFP3 and EBI_nWRH_EN (ALT_MFP[14]) and EBI_EN (ALT_MFP[11]).\nEBI_nWRH_EN \tEBI_EN \tGPB_MFP[3]\tPB.3 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tCTS0 (UART0)\t\n0 \t1 \t1 \tCTS0 (UART0)\t\n1 \t1 \t1 \tnWRH (EBI write high byte enable)"
              },
              "GPB_MFP4": {
                "bit": 4,
                "description": "PB.4 Pin Function Selection\n1 = The UART1 RXD function is selected to the pin PB.4\n0 = The GPIOB[4] is selected to the pin PB.4"
              },
              "GPB_MFP5": {
                "bit": 5,
                "description": "PB.5 Pin Function Selection\n1 = The UART1 TXD function is selected to the pin PB.5\n0 = The GPIOB[5] is selected to the pin PB.5"
              },
              "GPB_MFP6": {
                "bit": 6,
                "description": "PB.6 Pin Function Selection\nThe pin function depends on GPB_MFP6 and EBI_EN (ALT_MFP[11]).\nEBI_EN \tGPB_MFP[6]\tPB.6 function \t\nx \t0 \tGPIO \t\n0 \t1 \tTRS1 (UART1)\t\n1 \t1 \tALE (EBI)"
              },
              "GPB_MFP7": {
                "bit": 7,
                "description": "PB.7 Pin Function Selection\nThe pin function depends on GPB_MFP7 and EBI_EN (ALT_MFP[11]).\nEBI_EN \tGPB_MFP[7]\tPB.7 function \t\nx \t0 \tGPIO \t\n0 \t1 \tCTS1 (UART1)\t\n1 \t1 \tnCS (EBI)"
              },
              "GPB_MFP8": {
                "bit": 8,
                "description": "PB.8 Pin Function Selection\n1 = The TM0 (Timer/Counter external trigger clock input) function is selected to the pin PB.8\n0 = The GPIOB[8] is selected to the pin PB.8"
              },
              "GPB_MFP9": {
                "bit": 9,
                "description": "PB.9 Pin Function Selection\nThe pin function depends on GPB_MFP9 and PB9_S11 (ALT_MFP[1]).\nPB9_S11\tGPB_MFP[9]\tPB.9 function \t\nx \t0 \tGPIO \t\n0 \t1 \tTM1 \t\n1 \t1 \tSPISS11 (SPI1)"
              },
              "GPB_MFP10": {
                "bit": 10,
                "description": "PB.10 Pin Function Selection\nThe pin function depends on GPB_MFP10 and PB10_S01 (ALT_MFP[0]).\nPB10_S01\tGPB_MFP[10]\tPB.10 function \t\nx \t0 \tGPIO \t\n0 \t1 \tTM2 \t\n1 \t1 \tSPISS01 (SPI0)"
              },
              "GPB_MFP11": {
                "bit": 11,
                "description": "PB.11 Pin Function Selection\nThe pin function depends on GPB_MFP11 and PB11_PWM4 (ALT_MFP[4]).\nPB11_PWM4\tGPB_MFP[11]\tPB.11 function \t\nx \t0 \tGPIO \t\n0 \t1 \tTM3 \t\n1 \t1 \tPWM4 (PWM)"
              },
              "GPB_MFP12": {
                "bit": 12,
                "description": "PB.12 Pin Function Selection\nThe pin function depends on GPB_MFP12 and PB12_CLKO (ALT_MFP[10]) and EBI_EN (ALT_MFP[11]).\nEBI_EN\tPB12_CLKO\tGPB_MFP[12]\tPB.12 function \t\nx \tx \t0 \tGPIO \t\n0 \t0 \t1 \tCPO0(CMP) \t\n0 \t1 \t1 \tCLKO (Clock Driver output)\t\n1 \tx \t1 \tAD0(EBI AD bus bit 0)"
              },
              "GPB_MFP13": {
                "bit": 13,
                "description": "PB.13 Pin Function Selection\nThe pin function depends on GPB_MFP13 and EBI_EN (ALT_MFP[11]).\nEBI_EN \tGPB_MFP[13]\tPB.13 function \t\nx \t0 \tGPIO \t\n0 \t1 \tCPO1 (CMP)\t\n1 \t1 \tAD1 (EBI AD bus bit 1)"
              },
              "GPB_MFP14": {
                "bit": 14,
                "description": "PB.14 Pin Function Selection\nThe pin function depends on GPB_MFP14 and PB14_S31 (ALT_MFP[3]).\nPB14_S31\tGPB_MFP[14]\tPB.14 function \t\nx \t0 \tGPIO \t\n0 \t1 \t/INT0 \t\n1 \t1 \tSPISS31 (SPI3)"
              },
              "GPB_MFP15": {
                "bit": 15,
                "description": "PB.15 Pin Function Selection\n1 = The External Interrupt INT1 function is selected to the pin PB.15\n0 = The GPIOB[15] is selected to the pin PB.15"
              },
              "GPB_TYPEn": {
                "bit": 16,
                "description": "1 = Enable GPIOB[15:0] I/O input Schmitt Trigger function\n0 = Disable GPIOB[15:0] I/O input Schmitt Trigger function",
                "width": 16
              }
            },
            "GPC_MFP": {
              "SPI0_SS0_I2SLRCLK": {
                "bit": 0,
                "description": "PC.0 Pin Function Selection\nBits PC0_I2SLRCLK (ALT_MFP[5]) and GPC_MFP[0] determine the PC.0 function.\nPC0_I2SLRCLK\tGPC_MFP[0]\tPC.0 function \t\nx \t0 \tGPIO \t\n0 \t1 \tSPISS00(SPI0) \t\n1 \t1 \tI2SLRCLK (I2S)"
              },
              "SPI0_CLK_I2SBCLK": {
                "bit": 1,
                "description": "PC.1 Pin Function Selection\nBits PC1_I2SBCLK (ALT_MFP[6]) and GPC_MFP[1] determine the PC.1 function.\nPC1_I2SBCLK\tGPC_MFP[1]\tPC.1 function \t\nx \t0 \tGPIO \t\n0 \t1 \tSPICLK0 (SPI0) \t\n1 \t1 \tI2SBLK (I2S)"
              },
              "SPI0_MISO0_I2SDI": {
                "bit": 2,
                "description": "PC.2 Pin Function Selection\nBits PC2_I2SDI (ALT_MFP[7]) and GPC_MFP[2] determine the PC.2 function.\nPC2_I2SDI\tGPC_MFP[2]\tPC.2 function \t\nx \t0 \tGPIO \t\n0 \t1 \tMISO00 (SPI0) \t\n1 \t1 \tI2SDI (I2S)"
              },
              "SPI0_MOSI0_I2SDO": {
                "bit": 3,
                "description": "PC.3 Pin Function Selection\nBits PC3_I2SDO (ALT_MFP[8]) and GPC_MFP[3] determine the PC.3 function.\nPC3_I2SDO\tGPC_MFP[3]\tPC.3 function \t\nx \t0 \tGPIO \t\n0 \t1 \tMOSI00 (SPI0) \t\n1 \t1 \tI2SDO (I2S)"
              },
              "SPI0_MISO1": {
                "bit": 4,
                "description": "PC.4 Pin Function Selection\n1 = The SPI0 MISO1 (master input, slave output pin-1) function is selected to the pin PC.4\n0 = The GPIOC[4] is selected to the pin PC.4"
              },
              "SPI0_MOSI1": {
                "bit": 5,
                "description": "PC.5 Pin Function Selection\n1 = The SPI0 MOSI1 (master output, slave input pin-1) function is selected to the pin PC.5\n0 = The GPIOC[5] is selected to the pin PC.5"
              },
              "CPP0_AD4": {
                "bit": 6,
                "description": "PC.6 Pin Function Selection\nThe pin function depends on GPC_MFP6 and EBI_EN (ALT_MFP[11]).\nEBI_EN\tGPC_MFP[6]\tPC.6 function \t\nx \t0 \tGPIO \t\n0 \t1 \tCPP0 (CMP) \t\n1 \t1 \tAD4 (EBI AD bus bit 4)"
              },
              "CPN0_AD5": {
                "bit": 7,
                "description": "PC.7 Pin Function Selection\nThe pin function depends on GPC_MFP7 and EBI_EN (ALT_MFP[11]).\nEBI_EN\tGPC_MFP[7]\tPC.7 function \t\nx \t0 \tGPIO \t\n0 \t1 \tCPN0 (CMP) \t\n1 \t1 \tAD5 (EBI AD bus bit 5)"
              },
              "SPI1_SS0_MCLK": {
                "bit": 8,
                "description": "PC.8 Pin Function Selection\nThe pin function depends on GPC_MFP8 and EBI_MCLK_EN (ALT_MFP[12]) and EBI_EN (ALT_MFP[11]).\nEBI_MCLK_EN \tEBI_EN \tGPC_MFP[8]\tPC.8 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tSPISS10 (SPI1) \t\n0 \t1 \t1 \tSPISS10 (SPI1) \t\n1 \t1 \t1 \tMCLK (EBI Clock output)"
              },
              "SPI1_CLK": {
                "bit": 9,
                "description": "PC.9 Pin Function Selection\n1 = The SPI1 SPICLK function is selected to the pin PC.9\n0 = The GPIOC[9] is selected to the pin PC.9"
              },
              "SPI1_MISO0": {
                "bit": 10,
                "description": "PC.10 Pin Function Selection\n1 = The SPI1 MISO0 (master input, slave output pin-0) function is selected to the pin PC.10\n0 = The GPIOC[10] is selected to the pin PC.10"
              },
              "SPI1_MOSI0": {
                "bit": 11,
                "description": "PC.11 Pin Function Selection\n1 = The SPI1 MOSI0 (master output, slave input pin-0) function is selected to the pin PC.11\n0 = The GPIOC[11] is selected to the pin PC.11"
              },
              "SPI1_MISO1": {
                "bit": 12,
                "description": "PC.12 Pin Function Selection\n1 = The SPI1 MISO1 (master input, slave output pin-1) function is selected to the pin PC.12\n0 = The GPIOC[12] is selected to the pin PC.12"
              },
              "SPI1_MOSI1": {
                "bit": 13,
                "description": "PC.13 Pin Function Selection\n1 = The SPI1 MOSI1 (master output, slave input pin-1) function is selected to the pin PC.13\n0 = The GPIOC[13] is selected to the pin PC.13"
              },
              "CPP1_AD2": {
                "bit": 14,
                "description": "PC.14 Pin Function Selection\nThe pin function depends on GPC_MFP14 and EBI_EN (ALT_MFP[11]).\nEBI_EN \tGPC_MFP[14]\tPC.14 function \t\nx \t0 \tGPIO \t\n0 \t1 \tCPP1 (CMP)\t\n1 \t1 \tAD2 (EBI AD bus bit 2)"
              },
              "CPP1_AD3": {
                "bit": 15,
                "description": "PC.15 Pin Function Selection\nThe pin function depends on GPC_MFP15 and EBI_EN (ALT_MFP[11]).\nEBI_EN \tGPC_MFP[15]\tPC.15 function \t\nx \t0 \tGPIO \t\n0 \t1 \tCPN1 (CMP)\t\n1 \t1 \tAD3 (EBI AD bus bit 3)"
              },
              "SCHMITT": {
                "bit": 16,
                "description": "1 = Enable GPIOC[15:0] I/O input Schmitt Trigger function\n0 = Disable GPIOC[15:0] I/O input Schmitt Trigger function",
                "width": 16
              }
            },
            "GPD_MFP": {
              "GPD_MFP0": {
                "bit": 0,
                "description": "PD.0 Pin Function Selection (Medium Density Only)\n1 = The SPI2 SS20 function is selected to the pin PD.0\n0 = The GPIOD[0] is selected to the pin PD.0"
              },
              "GPD_MFP1": {
                "bit": 1,
                "description": "PD.1 Pin Function Selection\nFor NUC100/NUC120/NUC130/NUC140 Medium Density\n1 = The SPI2 SPICLK function is selected to the pin PD.1\n0 = The GPIOD[1] is selected to the pin PD.1\nFor NUC100/NUC120/NUC130/NUC140 Low Density and NUC101 LQFP48 package\nReserved\nFor NUC101 QFN36 package\n1 = The SPI0 SS01 function is selected to the pin PD.1\n0 = The GPIOD[1] is selected to the pin PD.1"
              },
              "GPD_MFP2": {
                "bit": 2,
                "description": "PD.2 Pin Function Selection\nFor NUC100/NUC120/NUC130/NUC140 Medium Density\n1 = The SPI2 MISO0 (master input, slave output pin-0) function is selected to the pin PD.2\n0 = The GPIOD[2] is selected to the pin PD.2\nFor NUC100/NUC120/NUC130/NUC140 Low Density and NUC101 LQFP48 package\nReserved\nFor NUC101 QFN36 package\n1 = The SPI0 MISO1 (master input, slave output pin-1) function is selected to the pin PD.2\n0 = The GPIOD[2] is selected to the pin PD.2"
              },
              "GPD_MFP3": {
                "bit": 3,
                "description": "PD.3 Pin Function Selection\nFor NUC100/NUC120/NUC130/NUC140 Medium Density\n1 = The SPI2 MOSI0 (master output, slave input pin-0) function is selected to the pin GPD3\n0 = The GPIOD[3] is selected to the pin PD.3\nFor NUC100/NUC120/NUC130/NUC140 Low Density and NUC101 LQFP48 package\nReserved\nFor NUC101 QFN36 package\n1 = The SPI0 MOSI1 (master output, slave input pin-1) function is selected to the pin PD.3\n0 = The GPIOD[3] is selected to the pin PD.3"
              },
              "GPD_MFP4": {
                "bit": 4,
                "description": "PD.4 Pin Function Selection (Medium Density Only)\n1 = The SPI2 MISO1 (master input, slave output pin-1) function is selected to the pin PD.4\n0 = The GPIOD[4]is selected to the pin PD.4"
              },
              "GPD_MFP5": {
                "bit": 5,
                "description": "PD.5 Pin Function Selection (Medium Density Only)\n1 = The SPI2 MOSI1 (master output, slave input pin-1) function is selected to the pin PD.5\n0 = The GPIOD[5] is selected to the pin PD.5"
              },
              "GPD_MFP6": {
                "bit": 6,
                "description": "PD.6 Pin Function Selection (Medium Density Only)\n1 = The CAN0 RX function is selected to the pin PD.6\n0 = The GPIOD[6] is selected to the pin PD.6"
              },
              "GPD_MFP7": {
                "bit": 7,
                "description": "PD.7 Pin Function Selection (Medium Density Only)\n1 = The CAN0 TX function is selected to the pin PD.7\n0 = The GPIOD[7] is selected to the pin PD.7"
              },
              "GPD_MFP8": {
                "bit": 8,
                "description": "PD.8 Pin Function Selection (Medium Density Only)\n1 = The SPI3 SS30 function is selected to the pin PD8\n0 = The GPIOD[8] is selected to the pin PD8"
              },
              "GPD_MFP9": {
                "bit": 9,
                "description": "PD.9 Pin Function Selection (Medium Density Only)\n1 = The SPI3 SPICLK function is selected to the pin PD.9\n0 = The GPIOD-9 is selected to the pin PD.9"
              },
              "GPD_MFP10": {
                "bit": 10,
                "description": "PD.10 Pin Function Selection (Medium Density Only)\n1 = The SPI3 MISO0 (master input, slave output pin-0) function is selected to the pin PD.10\n0 = The GPIOD[10] is selected to the pin PD.10"
              },
              "GPD_MFP11": {
                "bit": 11,
                "description": "PD.11 Pin Function Selection (Medium Density Only)\n1 = The SPI3 MOSI0 (master output, slave input pin-0) function is selected to the pin PD.11\n0 = The GPIOD[11] is selected to the pin PD.11"
              },
              "GPD_MFP12": {
                "bit": 12,
                "description": "PD.12 Pin Function Selection (Medium Density Only)\n1 = The SPI3 MISO1 (master input, slave output pin-1) function is selected to the pin PD.12\n0 = The GPIOD[12] is selected to the pin PD.12"
              },
              "GPD_MFP13": {
                "bit": 13,
                "description": "PD.13 Pin Function Selection (Medium Density Only)\n1 = The SPI3 MOSI1 (master output, slave input pin-1) function is selected to the pin PD.13\n0 = The GPIOD[13] is selected to the pin PD.13"
              },
              "GPD_MFP14": {
                "bit": 14,
                "description": "PD.14 Pin Function Selection (Medium Density Only)\n1 = The UART2 RXD function is selected to the pin PD.14\n0 = The GPIOD[14] selected to the pin PD.14"
              },
              "GPD_MFP15": {
                "bit": 15,
                "description": "PD.15 Pin Function Selection (Medium Density Only)\n1 = The UART2 TXD function is selected to the pin PD.15\n0 = The GPIOD[15] selected to the pin PD.15"
              },
              "GPD_TYPEn": {
                "bit": 16,
                "description": "1 = Enable GPIOD[15:0] I/O input Schmitt Trigger function\n0 = Disable GPIOD[15:0] I/O input Schmitt Trigger function",
                "width": 16
              }
            },
            "GPE_MFP": {
              "GPE_MFP0": {
                "bit": 0,
                "description": "PE.0 Pin Function Selection (Medium Density Only)\n1 = The PWM6 function is selected to the pin PE.0\n0 = The GPIOE[0] is selected to the pin PE.0"
              },
              "GPE_MFP1": {
                "bit": 1,
                "description": "PE.1 Pin Function Selection (Medium Density Only)\n1 = The PWM7 function is selected to the pin PE.1\n0 = The GPIOE[1] is selected to the pin PE.1"
              },
              "GPE_MFP5": {
                "bit": 5,
                "description": "PE.5 Pin Function Selection (Medium Density Only)\n1 = The PWM5 function is selected to the pin PE.5\n0 = The GPIOE[5] is selected to the pin PE.5"
              },
              "GPE_TYPEn": {
                "bit": 16,
                "description": "1 = Enable GPIOE[15:0] I/O input Schmitt Trigger function\n0 = Disable GPIOE[15:0] I/O input Schmitt Trigger function\nNote: In this field, Low Density only has GPE_TYPE5 bit",
                "width": 16
              }
            },
            "ALT_MFP": {
              "PB10_S01": {
                "bit": 0,
                "description": "Bits PB10_S01 and GPB_MFP10 determine the PB.10 function.\nPB10_S01\tGPB_MFP[10]\tPB.10 function \t\nx \t0 \tGPIO \t\n0 \t1 \tTM2 \t\n1 \t1 \tSPISS01 (SPI0)"
              },
              "PB9_S11": {
                "bit": 1,
                "description": "Bits PB9_S11 and GPB_MFP9 determine the PB.9 function.\nPB9_S11\tGPB_MFP[9]\tPB.9 function \t\nx \t0 \tGPIO \t\n0 \t1 \tTM1 \t\n1 \t1 \tSPISS11 (SPI1)"
              },
              "PA7_S21": {
                "bit": 2,
                "description": "Bits PA7_S21, PA_MFP7 and EBI_EN (ALT_MFP[11])determine the PA.7 function.\nEBI_EN\tPA7_S21\tGPA_MFP[7]\tPA.7 function \t\nx \tx \t0 \tGPIO \t\n0 \t0 \t1 \tADC7 (ADC)\t\n0 \t1 \t1 \tSPISS21 (SPI2)\t\n1 \tx \t1 \tAD6 (EBI AD bus bit 6)"
              },
              "PB14_S31": {
                "bit": 3,
                "description": "Bits PB14_S31 and GPB_MFP14 determine the GPB14 function.\nPB14_S31\tGPB_MFP[14]\tPB.14 function \t\nx \t0 \tGPIO \t\n0 \t1 \t/INT0 \t\n1 \t1 \tSPISS31 (SPI3)"
              },
              "PB11_PWM4": {
                "bit": 4,
                "description": "Bits PB11_PWM4 and GPB_MFP[11] determine the PB.11 function.\nPB11_PWM4\tGPB_MFP[11]\tPB.11 function \t\nx \t0 \tGPIO \t\n0 \t1 \tTM3 \t\n1 \t1 \tPWM4 (PWM)"
              },
              "PC0_I2SLRCLK": {
                "bit": 5,
                "description": "Bits PC0_I2SLRCLK and GPC_MFP[0] determine the PC.0 function.\nPC0_I2SLRCLK\tGPC_MFP[0]\tPC.0 function \t\nx \t0 \tGPIO \t\n0 \t1 \tSPISS00(SPI0) \t\n1 \t1 \tI2SLRCLK (I2S)"
              },
              "PC1_I2SBCLK": {
                "bit": 6,
                "description": "Bits PC1_I2SBCLK and GPC_MFP[1] determine the PC.1 function.\nPC1_I2SBCLK\tGPC_MFP[1]\tPC.1 function \t\nx \t0 \tGPIO \t\n0 \t1 \tSPICLK0 (SPI0) \t\n1 \t1 \tI2SBLK (I2S)"
              },
              "PC2_I2SDI": {
                "bit": 7,
                "description": "Bits PC2_I2SDI and GPC_MFP[2] determine the PC.2 function.\nPC2_I2SDI\tGPC_MFP[2]\tPC.2 function \t\nx \t0 \tGPIO \t\n0 \t1 \tMISO00 (SPI0) \t\n1 \t1 \tI2SDI (I2S)"
              },
              "PC3_I2SDO": {
                "bit": 8,
                "description": "Bits PC3_I2SDO and GPC_MFP[3] determine the PC.3 function.\nPC3_I2SDO\tGPC_MFP[3]\tPC.3 function \t\nx \t0 \tGPIO \t\n0 \t1 \tMOSI00 (SPI0) \t\n1 \t1 \tI2SDO (I2S)"
              },
              "PA15_I2SMCLK": {
                "bit": 9,
                "description": "Bits PA15_I2SMCLK and GPA_MFP[15] determine the PA.15 function.\nPA15_I2SMCLK\tGPA_MFP[15]\tPA.15 function \t\nx \t0 \tGPIO \t\n0 \t1 \tPWM3 (PWM) \t\n1 \t1 \tI2SMCLK (I2S)"
              },
              "PB12_CLKO": {
                "bit": 10,
                "description": "Bits PB12_CLKO and GPB_MFP[12] determine the PB.12 function.\nEBI_EN \tPB12_CLKO \tGPB_MFP[12]\tPB.12 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tCPO0 (CMP)\t\n0 \t1 \t1 \tCLKO (Clock Driver output)\t\n1 \t1 \t1 \tAD0 (EBI AD bus bit 0)"
              },
              "EBI_EN": {
                "bit": 11,
                "description": "EBI_EN is use to switch GPIO function to EBI function (AD[15:0], ALE, RE, WE, CS, MCLK), it need additional registers EBI_EN[7:0] and EBI_MCLK_EN for some GPIO to switch to EBI function(AD[15:8], MCLK)"
              },
              "EBI_MCLK_EN": {
                "bit": 12,
                "description": "Bits EBI_MCLK_EN, EBI_EN and GPC_MFP[8] determine the PC.8 function.\nEBI_MCLK_EN \tEBI_EN \tGPC_MFP[8]\tPC.8 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tSPISS10 (SPI1) \t\n0 \t1 \t1 \tSPISS10 (SPI1) \t\n1 \t1 \t1 \tMCLK (EBI Clock output)"
              },
              "EBI_nWRL_EN": {
                "bit": 13,
                "description": "Bits EBI_nWRL_EN, EBI_EN and GPB_MFP[2] determine the PB.2 function.\nEBI_nWRL_EN \tEBI_EN \tGPB_MFP[2]\tPB.2 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tRTS0 (UART0)\t\n0 \t1 \t1 \tRTS0 (UART0)\t\n1 \t1 \t1 \tnWRL (EBI write low byte enable)"
              },
              "EBI_nWRH_EN": {
                "bit": 14,
                "description": "Bits EBI_nWRH_EN, EBI_EN and GPB_MFP[3] determine the PB.3 function\nEBI_nWRH_EN \tEBI_EN \tGPB_MFP[3]\tPB.3 function \t\nx \tx \t0 \tGPIO \t\nx \t0 \t1 \tCTS0 (UART0)\t\n0 \t1 \t1 \tCTS0 (UART0)\t\n1 \t1 \t1 \tnWRH (EBI write high byte enable)"
              },
              "EBI_HB_EN": {
                "bit": 16,
                "description": "EBI_HB_EN is use to switch GPIO function to EBI address/data bus high byte (AD[15:8]), EBI_HB_EN, EBI_EN and corresponding GPx_MFP[y] determine the Px.y function.",
                "width": 8
              }
            },
            "REGWRPROT": {
              "REGPROTDIS": {
                "bit": 0,
                "description": "Register Write Protection Disable Index (Read only)\n1 = Write-Protection is disabled for writing protected registers\n0 = Write-Protection is enabled for writing protected registers. Any write to the protected register is ignored.\nThe Protected registers are:\nIPRST1: address 0x5000_0008\nBODCR: address 0x5000_0018\nPORCR: address 0x5000_0024\nPWRCON: address 0x5000_0200 (bit[6] is not protected for power wake-up interrupt clear)\nAPBCLK bit[0]: address 0x5000_0208 (bit[0] is watchdog timer clock enable)\nCLK_SEL0: address 0x5000_0210 (for HCLK and CPU STCLK clock source select)\nCLK_SEL1 bit[1:0]: address 0x5000_0214 (for watch dog clock source select)\nISPCON: address 0x5000_C000 (Flash ISP Control register)\nWTCR: address 0x4000_4000\nFATCON: address 0x5000_C018"
              },
              "REGWRPROT": {
                "bit": 0,
                "description": "Register Write-Protection Code (Write only)\nSome write-protected registers have to be disabled the protected function by writing the sequence value \"59h\", \"16h\", \"88h\" to this field. After this sequence is completed, the REGPROTDIS bit will be set to 1 and write-protected registers can be normal write.",
                "width": 8
              }
            }
          }
        },
        "GPA": {
          "instances": [
            {
              "name": "GPA",
              "base": "0x50004000"
            },
            {
              "name": "GPA_BITS",
              "base": "0x50004200"
            }
          ],
          "registers": {
            "PMD": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO Port Pin I/O Mode Control"
            },
            "OFFD": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO Port Pin OFF Digital Enable"
            },
            "DOUT": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO Port Data Output Value"
            },
            "DMASK": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO Port Data Output Write Mask"
            },
            "PIN": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO Port Pin Value"
            },
            "DBEN": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO Port De-bounce Enable"
            },
            "IMD": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO Port Interrupt Mode Control"
            },
            "IEN": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO Port Interrupt Enable"
            },
            "ISRC": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO Port Interrupt Trigger Source Indicator"
            }
          },
          "bits": {
            "PMD": {
              "PMD0": {
                "bit": 0,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD1": {
                "bit": 2,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD2": {
                "bit": 4,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD3": {
                "bit": 6,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD4": {
                "bit": 8,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD5": {
                "bit": 10,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD6": {
                "bit": 12,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD7": {
                "bit": 14,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD8": {
                "bit": 16,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD9": {
                "bit": 18,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD10": {
                "bit": 20,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD11": {
                "bit": 22,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD12": {
                "bit": 24,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD13": {
                "bit": 26,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD14": {
                "bit": 28,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD15": {
                "bit": 30,
                "description": "GPIOX I/O Pin[n] Mode Control \nDetermine each I/O type of GPIOx pins\n00 = GPIO port [n] pin is in INPUT mode.\n01 = GPIO port [n] pin is in OUTPUT mode.\n10 = GPIO port [n] pin is in Open-Drain mode.\n11 = GPIO port [n] pin is in Quasi-bidirectional mode.",
                "width": 2
              }
            },
            "OFFD": {
              "OFFD": {
                "bit": 16,
                "description": "GPIOx Pin[n] OFF digital input path Enable\nEach of these bits is used to control if the input path of corresponding GPIO pin is disabled. If input is analog signal, users can OFF digital input path to avoid creepage\n1 = Disable IO digital input path (digital input tied to low)\n0 = Enable IO digital input path",
                "width": 16
              }
            },
            "DOUT": {
              "DOUT0": {
                "bit": 0,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT1": {
                "bit": 1,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT2": {
                "bit": 2,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT3": {
                "bit": 3,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT4": {
                "bit": 4,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT5": {
                "bit": 5,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT6": {
                "bit": 6,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT7": {
                "bit": 7,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT8": {
                "bit": 8,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT9": {
                "bit": 9,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT10": {
                "bit": 10,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT11": {
                "bit": 11,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT12": {
                "bit": 12,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT13": {
                "bit": 13,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT14": {
                "bit": 14,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              },
              "DOUT15": {
                "bit": 15,
                "description": "GPIOx Pin[n] Output Value\nEach of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.\n1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.\n0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode."
              }
            },
            "DMASK": {
              "DMASK0": {
                "bit": 0,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK1": {
                "bit": 1,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK2": {
                "bit": 2,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK3": {
                "bit": 3,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK4": {
                "bit": 4,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK5": {
                "bit": 5,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK6": {
                "bit": 6,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK7": {
                "bit": 7,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK8": {
                "bit": 8,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK9": {
                "bit": 9,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK10": {
                "bit": 10,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK11": {
                "bit": 11,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK12": {
                "bit": 12,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK13": {
                "bit": 13,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK14": {
                "bit": 14,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              },
              "DMASK15": {
                "bit": 15,
                "description": "Port [A/B/C/D/E] Data Output Write Mask\nThese bits are used to protect the corresponding register of GPIOx_DOUT bit[n]. When set the DMASK bit[n] to\"1\", the corresponding GPIOx_DOUTn bit is protected. The write signal is masked, write data to the protect bit is ignored\n1 = The corresponding GPIOx_DOUT[n] bit is protected\n0 = The corresponding GPIOx_DOUT[n] bit can be updated"
              }
            },
            "PIN": {
              "PIN0": {
                "bit": 0,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN1": {
                "bit": 1,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN2": {
                "bit": 2,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN3": {
                "bit": 3,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN4": {
                "bit": 4,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN5": {
                "bit": 5,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN6": {
                "bit": 6,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN7": {
                "bit": 7,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN8": {
                "bit": 8,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN9": {
                "bit": 9,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN10": {
                "bit": 10,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN11": {
                "bit": 11,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN12": {
                "bit": 12,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN13": {
                "bit": 13,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN14": {
                "bit": 14,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              },
              "PIN15": {
                "bit": 15,
                "description": "Port [A/B/C/D/E] Pin Values\nEach bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low"
              }
            },
            "DBEN": {
              "DBEN0": {
                "bit": 0,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN1": {
                "bit": 1,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN2": {
                "bit": 2,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN3": {
                "bit": 3,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN4": {
                "bit": 4,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN5": {
                "bit": 5,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN6": {
                "bit": 6,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN7": {
                "bit": 7,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN8": {
                "bit": 8,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN9": {
                "bit": 9,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN10": {
                "bit": 10,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN11": {
                "bit": 11,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN12": {
                "bit": 12,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN13": {
                "bit": 13,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN14": {
                "bit": 14,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN15": {
                "bit": 15,
                "description": "Port [A/B/C/D/E] Input Signal De-bounce Enable\nDBEN[n]used to enable the de-bounce function for each corresponding bit. If the input signal pulse width can't be sampled by continuous two de-bounce sample cycle The input signal transition is seen as the signal bounce and will not trigger the interrupt. The de-bounce clock source is controlled by DBNCECON[4], one de-bounce sample cycle is controlled by DBNCECON[3:0]\nThe DBEN[n] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n1 = The bit[n] de-bounce function is enabled\n0 = The bit[n] de-bounce function is disabled\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              }
            },
            "IMD": {
              "IMD0": {
                "bit": 0,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD1": {
                "bit": 1,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD2": {
                "bit": 2,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD3": {
                "bit": 3,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD4": {
                "bit": 4,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD5": {
                "bit": 5,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD6": {
                "bit": 6,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD7": {
                "bit": 7,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD8": {
                "bit": 8,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD9": {
                "bit": 9,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD10": {
                "bit": 10,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD11": {
                "bit": 11,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD12": {
                "bit": 12,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD13": {
                "bit": 13,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD14": {
                "bit": 14,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD15": {
                "bit": 15,
                "description": "Port [A/B/C/D/E] Edge or Level Detection Interrupt Control\nIMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrup.\n1 = Level trigger interrupt\n0 = Edge trigger interrupt\nIf set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur\nThe de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              }
            },
            "IEN": {
              "IF_EN0": {
                "bit": 0,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN1": {
                "bit": 1,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN2": {
                "bit": 2,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN3": {
                "bit": 3,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN4": {
                "bit": 4,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN5": {
                "bit": 5,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN6": {
                "bit": 6,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN7": {
                "bit": 7,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN8": {
                "bit": 8,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN9": {
                "bit": 9,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN10": {
                "bit": 10,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN11": {
                "bit": 11,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN12": {
                "bit": 12,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN13": {
                "bit": 13,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN14": {
                "bit": 14,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IF_EN15": {
                "bit": 15,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IF_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the PIN[n] state low-level or high-to-low change interrupt \n0 = Disable the PIN[n] state low-level or high-to-low change interrupt"
              },
              "IR_EN0": {
                "bit": 16,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN1": {
                "bit": 17,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN2": {
                "bit": 18,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN3": {
                "bit": 19,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN4": {
                "bit": 20,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN5": {
                "bit": 21,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN6": {
                "bit": 22,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN7": {
                "bit": 23,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN8": {
                "bit": 24,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN9": {
                "bit": 25,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN10": {
                "bit": 26,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN11": {
                "bit": 27,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN12": {
                "bit": 28,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN13": {
                "bit": 29,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN14": {
                "bit": 30,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              },
              "IR_EN15": {
                "bit": 31,
                "description": "Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wakeup function\nWhen set the IR_EN[n] bit to 1:\nIf the interrupt is level trigger, the input PIN[n] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge trigger, the input PIN[n] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the PIN[n] level-high or low-to-high interrupt \n0 = Disable the PIN[n] level-high or low-to-high interrupt."
              }
            },
            "ISRC": {
              "ISRC0": {
                "bit": 0,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC1": {
                "bit": 1,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC2": {
                "bit": 2,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC3": {
                "bit": 3,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC4": {
                "bit": 4,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC5": {
                "bit": 5,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC6": {
                "bit": 6,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC7": {
                "bit": 7,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC8": {
                "bit": 8,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC9": {
                "bit": 9,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC10": {
                "bit": 10,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC11": {
                "bit": 11,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC12": {
                "bit": 12,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC13": {
                "bit": 13,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC14": {
                "bit": 14,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              },
              "ISRC15": {
                "bit": 15,
                "description": "Port [A/B/C/D/E] Interrupt Trigger Source Indicator\nRead :\n1 = Indicates GPIOx[n] generate an interrupt\n0 = No interrupt at GPIOx[n]\nWrite :\n1= Clear the correspond pending interrupt\n0= No action"
              }
            }
          }
        },
        "GPB": {
          "instances": [
            {
              "name": "GPB",
              "base": "0x50004040"
            },
            {
              "name": "GPB_BITS",
              "base": "0x50004240"
            }
          ],
          "registers": {}
        },
        "GPC": {
          "instances": [
            {
              "name": "GPC",
              "base": "0x50004080"
            },
            {
              "name": "GPC_BITS",
              "base": "0x50004280"
            }
          ],
          "registers": {}
        },
        "GPD": {
          "instances": [
            {
              "name": "GPD",
              "base": "0x500040C0"
            },
            {
              "name": "GPD_BITS",
              "base": "0x500042C0"
            }
          ],
          "registers": {}
        },
        "GPE": {
          "instances": [
            {
              "name": "GPE",
              "base": "0x50004100"
            },
            {
              "name": "GPE_BITS",
              "base": "0x50004300"
            }
          ],
          "registers": {}
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x50004180"
            }
          ],
          "registers": {
            "DBNCECON": {
              "offset": "0x00",
              "size": 32,
              "description": "External Interrupt De-bounce Control"
            }
          },
          "bits": {
            "DBNCECON": {
              "DBCLKSEL": {
                "bit": 0,
                "description": "De-bounce sampling cycle selection\nDBCLKSEL\tDescription\t\n0\tSample interrupt input once per 1 clocks\t\n1\tSample interrupt input once per 2 clocks\t\n2\tSample interrupt input once per 4 clocks\t\n3\tSample interrupt input once per 8 clocks\t\n4\tSample interrupt input once per 16 clocks\t\n5\tSample interrupt input once per 32 clocks\t\n6\tSample interrupt input once per 64 clocks\t\n7\tSample interrupt input once per 128 clocks\t\n8\tSample interrupt input once per 256 clocks\t\n9\tSample interrupt input once per 2*256 clocks\t\n10\tSample interrupt input once per 4*256clocks\t\n11\tSample interrupt input once per 8*256 clocks\t\n12\tSample interrupt input once per 16*256 clocks\t\n13\tSample interrupt input once per 32*256 clocks\t\n14\tSample interrupt input once per 64*256 clocks\t\n15\tSample interrupt input once per 128*256 clocks",
                "width": 4
              },
              "DBCLKSRC": {
                "bit": 4,
                "description": "De-bounce counter clock source select\n1 = De-bounce counter clock source is the internal 10 KHz clock\n0 = De-bounce counter clock source is the HCLK"
              },
              "ICLK_ON": {
                "bit": 5,
                "description": "Interrupt clock On mode\nSet this bit to 0 will disable the interrupt generate circuit clock, if the pin[n] interrupt is disabled\n1 = Interrupt generated circuit clock always enable\n0 = Disable the clock if the GPIOA/B/C/D/E[n] interrupt is disabled"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40020000"
            },
            {
              "name": "I2C1",
              "base": "0x40120000"
            }
          ],
          "registers": {
            "I2CON": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C Control Register"
            },
            "I2CADDR0": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C Slave Address Register0"
            },
            "I2CDAT": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C Data Register"
            },
            "I2CSTATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C Status Register"
            },
            "I2CLK": {
              "offset": "0x10",
              "size": 32,
              "description": "I2C Clock Divided Register"
            },
            "I2CTOC": {
              "offset": "0x14",
              "size": 32,
              "description": "I2C Time-Out Control Register"
            },
            "I2CADDR1": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C Slave address Register1"
            },
            "I2CADDR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2C Slave address Register2"
            },
            "I2CADDR3": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C Slave address Register3"
            },
            "I2CADM0": {
              "offset": "0x24",
              "size": 32,
              "description": "I2C Slave Address Mask Register0"
            },
            "I2CADM1": {
              "offset": "0x28",
              "size": 32,
              "description": "I2C Slave Address Mask Register1"
            },
            "I2CADM2": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2C Slave Address Mask Register2"
            },
            "I2CADM3": {
              "offset": "0x30",
              "size": 32,
              "description": "I2C Slave Address Mask Register3"
            }
          },
          "bits": {
            "I2CON": {
              "AA": {
                "bit": 2,
                "description": "Assert Acknowledge Control Bit\nWhen AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line."
              },
              "SI": {
                "bit": 3,
                "description": "I2C Interrupt Flag\nWhen a new I2C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I2C interrupt is requested. SI must be cleared by software. Clear SI is by writing 1 to this bit."
              },
              "STO": {
                "bit": 4,
                "description": "I2C STOP Control Bit\nIn master mode, setting STO to transmit a STOP condition to bus then I2C hardware will check the bus condition if a STOP condition is detected this bit will be cleared by hardware automatically. In a slave mode, setting STO resets I2C hardware to the defined \"not addressed\" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device."
              },
              "STA": {
                "bit": 5,
                "description": "I2C START Control Bit\nSetting STA to logic 1 to enter master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free."
              },
              "ENSI": {
                "bit": 6,
                "description": "I2C Controller Enable Bit\n1 = Enable\n0 = Disable\nSet to enable I2C serial function block. When ENSI=1 the I2C serial function enables. The multi-function pin function of SDA and SCL must set to I2C function first."
              },
              "EI": {
                "bit": 7,
                "description": "Enable Interrupt\n1 = Enable I2C interrupt\n0 = Disable I2C interrupt"
              }
            },
            "I2CADDR0": {
              "GC": {
                "bit": 0,
                "description": "General Call Function\n0 = Disable General Call Function.\n1 = Enable General Call Function."
              },
              "I2CADDR": {
                "bit": 1,
                "description": "I2C Address register\nThe content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I2C hardware will react if either of the address is matched.",
                "width": 7
              }
            },
            "I2CDAT": {
              "I2CDAT": {
                "bit": 0,
                "description": "I2C Data Register\nBit[7:0] is located with the 8-bit transferred data of I2C serial port.",
                "width": 8
              }
            },
            "I2CSTATUS": {
              "I2CSTATUS": {
                "bit": 0,
                "description": "I2C Status Register \nThe status register of I2C:\nThe three least significant bits are always 0. The five most significant bits contain the status code. There are 26 possible status codes. When I2STATUS contains F8H, no serial interrupt is requested. All other I2CSTATUS values correspond to defined I2C states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2CSTATUS one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software. In addition, states 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame. Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.",
                "width": 8
              }
            },
            "I2CLK": {
              "I2CLK": {
                "bit": 0,
                "description": "I2C Clock Divided Register\nThe I2C clock rate bits: Data Baud Rate of I2C = system clock /(4x(I2CLK+1)).",
                "width": 8
              }
            },
            "I2CTOC": {
              "TIF": {
                "bit": 0,
                "description": "Time-Out Flag\n1 = Time-Out falg is set by H/W. It can interrupt CPU.\n0 = S/W can clear the flag."
              },
              "DIV4": {
                "bit": 1,
                "description": "Time-Out counter input clock is divided by 4\n1 = Enable\n0 = Disable\nWhen Enable, The time-Out period is extend 4 times."
              },
              "ENTI": {
                "bit": 2,
                "description": "Time-out counter is enabled/disable\n1 = Enable\n0 = Disable\nWhen Enable, the 14 bit time-out counter will start counting when SI is clear. Setting flag SI to high will reset counter and re-start up counting after SI is cleared."
              }
            },
            "I2CADDR1": {
              "GC": {
                "bit": 0,
                "description": "General Call Function\n0 = Disable General Call Function.\n1 = Enable General Call Function."
              },
              "I2CADDR": {
                "bit": 1,
                "description": "I2C Address register\nThe content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I2C hardware will react if either of the address is matched.",
                "width": 7
              }
            },
            "I2CADDR2": {
              "GC": {
                "bit": 0,
                "description": "General Call Function\n0 = Disable General Call Function.\n1 = Enable General Call Function."
              },
              "I2CADDR": {
                "bit": 1,
                "description": "I2C Address register\nThe content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I2C hardware will react if either of the address is matched.",
                "width": 7
              }
            },
            "I2CADDR3": {
              "GC": {
                "bit": 0,
                "description": "General Call Function\n0 = Disable General Call Function.\n1 = Enable General Call Function."
              },
              "I2CADDR": {
                "bit": 1,
                "description": "I2C Address register\nThe content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I2C hardware will react if either of the address is matched.",
                "width": 7
              }
            },
            "I2CADM0": {
              "I2CADM": {
                "bit": 1,
                "description": "I2C Address Mask register\n1 = Mask enable (the received corresponding address bit is don't care.)\n0 = Mask disable (the received corresponding register bit should be exact the same as address register.) \nI2C bus controllers support multiple address recognition with four address mask reg. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.",
                "width": 7
              }
            },
            "I2CADM1": {
              "I2CADM": {
                "bit": 1,
                "description": "I2C Address Mask register\n1 = Mask enable (the received corresponding address bit is don't care.)\n0 = Mask disable (the received corresponding register bit should be exact the same as address register.) \nI2C bus controllers support multiple address recognition with four address mask reg. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.",
                "width": 7
              }
            },
            "I2CADM2": {
              "I2CADM": {
                "bit": 1,
                "description": "I2C Address Mask register\n1 = Mask enable (the received corresponding address bit is don't care.)\n0 = Mask disable (the received corresponding register bit should be exact the same as address register.) \nI2C bus controllers support multiple address recognition with four address mask reg. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.",
                "width": 7
              }
            },
            "I2CADM3": {
              "I2CADM": {
                "bit": 1,
                "description": "I2C Address Mask register\n1 = Mask enable (the received corresponding address bit is don't care.)\n0 = Mask disable (the received corresponding register bit should be exact the same as address register.) \nI2C bus controllers support multiple address recognition with four address mask reg. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.",
                "width": 7
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S",
              "base": "0x401A0000"
            }
          ],
          "registers": {
            "I2S_CON": {
              "offset": "0x00",
              "size": 32,
              "description": "I2S Control Register"
            },
            "I2S_CLKDIV": {
              "offset": "0x04",
              "size": 32,
              "description": "I2S Clock Divider Register"
            },
            "I2S_IE": {
              "offset": "0x08",
              "size": 32,
              "description": "I2S Interrupt Enable Register"
            },
            "I2S_STATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S Status Register"
            },
            "I2S_TXFIFO": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S Transmit FIFO Register"
            },
            "I2S_RXFIFO": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S Receive FIFO Register"
            }
          },
          "bits": {
            "I2S_CON": {
              "I2SEN": {
                "bit": 0,
                "description": "Enable I2S Controller\n1 = Enable\n0 = Disable"
              },
              "TXEN": {
                "bit": 1,
                "description": "Transmit Enable\n1 = Enable data transmit\n0 = Disable data transmit"
              },
              "RXEN": {
                "bit": 2,
                "description": "Receive Enable\n1 = Enable data receive\n0 = Disable data receive"
              },
              "MUTE": {
                "bit": 3,
                "description": "Transmit Mute Enable\n1 = Transmit channel zero\n0 = Transmit data is shifted from buffer"
              },
              "WORDWIDTH": {
                "bit": 4,
                "description": "Word Width\n00 = data is 8 bit\n01 = data is 16 bit\n10 = data is 24 bit\n11 = data is 32 bit",
                "width": 2
              },
              "MONO": {
                "bit": 6,
                "description": "Monaural Data\n1 = Data is monaural format\n0 = Data is stereo format"
              },
              "FORMAT": {
                "bit": 7,
                "description": "Data Format\n1 = MSB justified data format\n0 = I2S data format"
              },
              "SLAVE": {
                "bit": 8,
                "description": "Slave Mode\nI2S can operate as master or slave. For master mode, I2S_BCLK and I2S_LRCLK pins are output mode and send bit clock from NuMicro(TM) NUC100 series to Audio CODEC chip. In slave mode, I2S_BCLK and I2S_LRCLK pins are input mode and I2S_BCLK and I2S_LRCLK signals are received from outer Audio CODEC chip.\n1 = Slave mode\n0 = Master mode"
              },
              "TXTH": {
                "bit": 9,
                "description": "Transmit FIFO Threshold Level\nIf remain data word (32 bits) in transmit FIFO is the same or less than threshold level then TXTHI flag is set.\n000 = 0 word data in transmit FIFO\n001 = 1 word data in transmit FIFO\n010 = 2 words data in transmit FIFO\n011 = 3 words data in transmit FIFO\n100 = 4 word data in transmit FIFO\n101 = 5 word data in transmit FIFO\n110 = 6 word data in transmit FIFO\n111 = 7 word data in transmit FIFO",
                "width": 3
              },
              "RXTH": {
                "bit": 12,
                "description": "Receive FIFO Threshold Level\nWhen received data word(s) in buffer is equal or higher than threshold level then RXTHI flag is set.\n000 = 1 word data in receive FIFO\n001 = 2 word data in receive FIFO\n010 = 3 word data in receive FIFO\n011 = 4 word data in receive FIFO\n100 = 5 word data in receive FIFO\n101 = 6 word data in receive FIFO\n110 = 7 word data in receive FIFO\n111 = 8 word data in receive FIFO",
                "width": 3
              },
              "MCLKEN": {
                "bit": 15,
                "description": "Master Clock Enable\nIf NuMicro(TM) NUC100 series external crystal clock is frequency 2*N*256fs then software can program MCLK_DIV[2:0] in I2S_CLKDIV register to get 256fs clock to audio codec chip.\n1 = Enable master clock\n0 = Disable master clock"
              },
              "RCHZCEN": {
                "bit": 16,
                "description": "Right channel zero cross detect enable\nIf this bit is set to 1, when left channel data sign bit change or next shift data bits are all zero then RZCF flag in I2S_STATUS register is set to 1.\n1 = Enable right channel zero cross detect\n0 = Disable right channel zero cross detect"
              },
              "LCHZCEN": {
                "bit": 17,
                "description": "Left channel zero cross detect enable\nIf this bit is set to 1, when left channel data sign bit change or next shift data bits are all zero then LZCF flag in I2S_STATUS register is set to 1.\n1 = Enable left channel zero cross detect\n0 = Disable left channel zero cross detect"
              },
              "CLR_TXFIFO": {
                "bit": 18,
                "description": "Clear Transmit FIFO\nWrite 1 to clear transmit FIFO, internal pointer is reset to FIFO start point, and TXFIFO_LEVEL[3:0] returns to zero and transmit FIFO becomes empty but data in transmit FIFO is not changed.\nThis bit is clear by hardware automatically, read it return zero."
              },
              "CLR_RXFIFO": {
                "bit": 19,
                "description": "Clear Receive FIFO\nWrite 1 to clear receive FIFO, internal pointer is reset to FIFO start point, and RXFIFO_LEVEL[3:0] returns to zero and receive FIFO becomes empty.\nThis bit is clear by hardware automatically, read it return zero."
              },
              "TXDMA": {
                "bit": 20,
                "description": "Enable Transmit DMA\nWhen TX DMA is enabled, I2S requests DMA to transfer data from SRAM to transmit FIFO if FIFO is not full.\n1 = Enable TX DMA\n0 = Disable TX DMA"
              },
              "RXDMA": {
                "bit": 21,
                "description": "Enable Receive DMA\nWhen RX DMA is enabled, I2S requests DMA to transfer data from receive FIFO to SRAM if FIFO is not empty.\n1 = Enable RX DMA\n0 = Disable RX DMA"
              }
            },
            "I2S_CLKDIV": {
              "MCLK_DIV": {
                "bit": 0,
                "description": "Master Clock Divider\nIf chip external crystal frequency is (2xMCLK_DIV)*256fs then software can program these bits to generate 256fs clock frequency to audio codec chip. If MCLK_DIV is set to 0, MCLK is the same as external clock input.\nFor example, sampling rate is 24 kHz and chip external crystal clock is 12.288 MHz, set MCLK_DIV=1.\nF_MCLK = F_I2SCLK/(2x(MCLK_DIV)) (When MCLK_DIV is >= 1 )\nF_MCLK = F_I2SCLK (When MCLK_DIV is set to 0 )",
                "width": 3
              },
              "BCLK_DIV": {
                "bit": 8,
                "description": "Bit Clock Divider\nIf I2S operates in master mode, bit clock is provided by NuMicro(TM) NUC100 series. Software can program these bits to generate sampling rate clock frequency.\nF_BCLK = F_I2SCLK /(2x(BCLK_DIV + 1))",
                "width": 8
              }
            },
            "I2S_IE": {
              "RXUDFIE": {
                "bit": 0,
                "description": "Receive FIFO underflow interrupt enable\nIf software read receive FIFO when it is empty then RXUDF flag in I2SSTATUS register is set to 1.\n1 = Enable interrupt\n0 = Disable interrupt"
              },
              "RXOVFIE": {
                "bit": 1,
                "description": "Receive FIFO overflow interrupt enable\n1 = Enable interrupt\n0 = Disable interrupt"
              },
              "RXTHIE": {
                "bit": 2,
                "description": "Receive FIFO threshold level interrupt\nWhen data word in receive FIFO is equal or higher then RXTH[2:0] and the RXTHI bit is set to 1. If RXTHIE bit is enabled, interrupt occur.\n1 = Enable interrupt\n0 = Disable interrupt"
              },
              "TXUDFIE": {
                "bit": 8,
                "description": "Transmit FIFO underflow interrupt enable\nInterrupt occurs if this bit is set to 1 and transmit FIFO underflow flag is set to 1.\n1 = Enable interrupt\n0 = Disable interrupt"
              },
              "TXOVFIE": {
                "bit": 9,
                "description": "Transmit FIFO overflow interrupt enable\nInterrupt occurs if this bit is set to 1 and transmit FIFO overflow flag is set to 1.\n1 = Enable interrupt\n0 = Disable interrupt"
              },
              "TXTHIE": {
                "bit": 10,
                "description": "Transmit FIFO threshold level interrupt enable\nInterrupt occurs if this bit is set to 1 and data words in transmit FIFO is less than TXTH[2:0].\n1 = Enable interrupt\n0 = Disable interrupt"
              },
              "RZCIE": {
                "bit": 11,
                "description": "Right channel zero cross interrupt enable\nInterrupt occurs if this bit is set to 1 and right channel zero cross.\n1 = Enable interrupt\n0 = Disable interrupt"
              },
              "LZCIE": {
                "bit": 12,
                "description": "Left channel zero cross interrupt enable\nInterrupt occurs if this bit is set to 1 and left channel zero cross.\n1 = Enable interrupt\n0 = Disable interrupt"
              }
            },
            "I2S_STATUS": {
              "I2SINT": {
                "bit": 0,
                "description": "I2S Interrupt flag\n1 = I2S interrupt\n0 = No I2S interrup\nIt is wire-OR of I2STXINT and I2SRXINT bits.\nThis bit is read only."
              },
              "I2SRXINT": {
                "bit": 1,
                "description": "I2S receive interrupt\n1 = Receive interrupt\n0 = No receive interrupt\nThis bit is read only"
              },
              "I2STXINT": {
                "bit": 2,
                "description": "I2S transmit interrupt\n1 = Transmit interrupt\n0 = No transmit interrupt\nThis bit is read only"
              },
              "RIGHT": {
                "bit": 3,
                "description": "Right channel\nThis bit indicate current transmit data is belong to right channel.\n1 = Right channel\n0 = Left channel\nThis bit is read only."
              },
              "RXUDF": {
                "bit": 8,
                "description": "Receive FIFO underflow flag\nRead receive FIFO when it is empty, this bit set to 1 indicate underflow occur.\n1 = Underflow occur\n0 = No underflow occur\nWrite 1 to clear this bit."
              },
              "RXOVF": {
                "bit": 9,
                "description": "Receive FIFO overflow flag\nWhen receive FIFO is full and receive hardware attempt write to data into receive FIFO then this bit is set to 1, data in 1st buffer is overwrote.\n1 = Overflow occur\n0 = No overflow occur\nWrite 1 to clear this bit."
              },
              "RXTHF": {
                "bit": 10,
                "description": "Receive FIFO threshold flag\nWhen data word(s) in receive FIFO is equal or higher than threshold value set in RXTH[2:0] the RXTHF bit becomes to 1. It keeps at 1 till RXFIFO_LEVEL[3:0] less than RXTH[1:0] after software read RXFIFO register.\n1 = Data word(s) in FIFO is equal or higher than threshold level\n0 = Data word(s) in FIFO is lower than threshold level\nThis bit is read only."
              },
              "RXFULL": {
                "bit": 11,
                "description": "Receive FIFO full\nThis bit reflect data words number in receive FIFO is 8.\n1 = Full\n0 = Not full\nThis bit is read only."
              },
              "RXEMPTY": {
                "bit": 12,
                "description": "Receive FIFO empty\nThis bit reflects data words number in receive FIFO is zero.\n1 = Empty\n0 = Not empty\nThis bit is read only."
              },
              "TXUDF": {
                "bit": 16,
                "description": "Transmit FIFO underflow flag\nWhen transmit FIFO is empty and shift logic hardware read data from data FIFO causes this set to 1.\n1 = Underflow\n0 = No underflow\nSoftware can write 1 to clear this bit."
              },
              "TXOVF": {
                "bit": 17,
                "description": "Transmit FIFO overflow flag\nWrite data to transmit FIFO when it is full and this bit set to 1.\n1 = Overflow\n0 = No overflow\nSoftware can write 1 to clear this bit."
              },
              "TXTHF": {
                "bit": 18,
                "description": "Transmit FIFO threshold flag\nWhen data word(s) in transmit FIFO is equal or lower than threshold value set in TXTH[2:0] the TXTHF bit becomes to 1. It keeps at 1 till TXFIFO_LEVEL[3:0] is higher than TXTH[1:0] after software write TXFIFO register.\n1 = Data word(s) in FIFO is equal or lower than threshold level\n0 = Data word(s) in FIFO is higher than threshold level \nThis bit is read only."
              },
              "TXFULL": {
                "bit": 19,
                "description": "Transmit FIFO full\nThis bit reflect data word number in transmit FIFO is 8.\n1 = Full\n0 = Not full\nThis bit is read only."
              },
              "TXEMPTY": {
                "bit": 20,
                "description": "Transmit FIFO empty\nThis bit reflect data word number in transmit FIFO is zero.\n1 = Empty\n0 = Not empty\nThis bit is read only."
              },
              "TXBUSY": {
                "bit": 21,
                "description": "Transmit Busy\nThis bit is clear to 0 when all data in transmit FIFO and shift buffer is shifted out. And set to 1 when 1st data is load to shift buffer.\n1 = Transmit shift buffer is busy\n0 = Transmit shift buffer is empty\nThis bit is read only."
              },
              "RZCF": {
                "bit": 22,
                "description": "Right channel zero cross flag\nIt indicates right channel next sample data sign bit is changed or all data bits are zero.\n1 = Right channel zero cross is detected\n0 = No zero cross\nSoftware can write 1 to clear this bit to zero."
              },
              "LZCF": {
                "bit": 23,
                "description": "Left channel zero cross flag\nIt indicates left channel next sample data sign bit is changed or all data bits are zero.\n1 = Left channel zero cross is detected\n0 = No zero cross\nSoftware can write 1 to clear this bit to zero."
              },
              "RX_LEVEL": {
                "bit": 24,
                "description": "Receive FIFO level\nThese bits indicate word number in receive FIFO.\n0000 = No data\n0001 = 1 word in receive FIFO\n0010 = 2 word in receive FIFO\n0011 = 3 word in receive FIFO\n0100 = 4 word in receive FIFO\n0101 = 5 word in receive FIFO\n0110 = 6 word in receive FIFO\n0111 = 7 word in receive FIFO\n1000 = 8 word in receive FIFO",
                "width": 4
              },
              "TX_LEVEL": {
                "bit": 28,
                "description": "Transmit FIFO level\nThese bits indicate word number in Transmit FIFO.\n0000 = No data\n0001 = 1 word in Transmit FIFO\n0010 = 2 word in Transmit FIFO\n0011 = 3 word in Transmit FIFO\n0100 = 4 word in Transmit FIFO\n0101 = 5 word in Transmit FIFO\n0110 = 6 word in Transmit FIFO\n0111 = 7 word in Transmit FIFO\n1000 = 8 word in Transmit FIFO",
                "width": 4
              }
            },
            "I2S_TXFIFO": {
              "TXFIFO": {
                "bit": 0,
                "description": "Transmit FIFO register\nI2S contains 8 words (8x32 bit) data buffer for data transmit. Write data to this register to prepare data for transmit. The remain word number is indicated by TX_LEVEL[3:0] in I2S_STATUS.",
                "width": 32
              }
            },
            "I2S_RXFIFO": {
              "RXFIFO": {
                "bit": 0,
                "description": "Receive FIFO register\nI2S contains 8 words (8x32 bit) data buffer for data receive. Read this register to get data in FIFO. The remaining data word number is indicated by RX_LEVEL[3:0] in I2S_STATUS register.",
                "width": 32
              }
            }
          }
        },
        "INT": {
          "instances": [
            {
              "name": "INT",
              "base": "0x50000300"
            }
          ],
          "registers": {
            "IRQ0_SRC": {
              "offset": "0x00",
              "size": 32,
              "description": "MCU IRQ0 (BOD) interrupt source identify"
            },
            "IRQ1_SRC": {
              "offset": "0x04",
              "size": 32,
              "description": "MCU IRQ1 (WDG) interrupt source identify"
            },
            "IRQ2_SRC": {
              "offset": "0x08",
              "size": 32,
              "description": "MCU IRQ2 (EINT0) interrupt source identify"
            },
            "IRQ3_SRC": {
              "offset": "0x0C",
              "size": 32,
              "description": "MCU IRQ3 (EINT1) interrupt source identify"
            },
            "IRQ4_SRC": {
              "offset": "0x10",
              "size": 32,
              "description": "MCU IRQ4 (GPA/B) interrupt source identify"
            },
            "IRQ5_SRC": {
              "offset": "0x14",
              "size": 32,
              "description": "MCU IRQ5 (GPC/D/E) interrupt source identify"
            },
            "IRQ6_SRC": {
              "offset": "0x18",
              "size": 32,
              "description": "MCU IRQ6 (PWMA) interrupt source identify"
            },
            "IRQ7_SRC": {
              "offset": "0x1C",
              "size": 32,
              "description": "MCU IRQ7 (PWMB) interrupt source identify"
            },
            "IRQ8_SRC": {
              "offset": "0x20",
              "size": 32,
              "description": "MCU IRQ8 (TMR0) interrupt source identify"
            },
            "IRQ9_SRC": {
              "offset": "0x24",
              "size": 32,
              "description": "MCU IRQ9 (TMR1) interrupt source identify"
            },
            "IRQ10_SRC": {
              "offset": "0x28",
              "size": 32,
              "description": "MCU IRQ10 (TMR2) interrupt source identify"
            },
            "IRQ11_SRC": {
              "offset": "0x2C",
              "size": 32,
              "description": "MCU IRQ11 (TMR3) interrupt source identify"
            },
            "IRQ12_SRC": {
              "offset": "0x30",
              "size": 32,
              "description": "MCU IRQ12 (URT0) interrupt source identify"
            },
            "IRQ13_SRC": {
              "offset": "0x34",
              "size": 32,
              "description": "MCU IRQ13 (URT1) interrupt source identify"
            },
            "IRQ14_SRC": {
              "offset": "0x38",
              "size": 32,
              "description": "MCU IRQ14 (SPI0) interrupt source identify"
            },
            "IRQ15_SRC": {
              "offset": "0x3C",
              "size": 32,
              "description": "MCU IRQ15 (SPI1) interrupt source identify"
            },
            "IRQ16_SRC": {
              "offset": "0x40",
              "size": 32,
              "description": "MCU IRQ16 (SPI2) interrupt source identify"
            },
            "IRQ17_SRC": {
              "offset": "0x44",
              "size": 32,
              "description": "MCU IRQ17 (SPI3) interrupt source identify"
            },
            "IRQ18_SRC": {
              "offset": "0x48",
              "size": 32,
              "description": "MCU IRQ18 (I2C0) interrupt source identify"
            },
            "IRQ19_SRC": {
              "offset": "0x4C",
              "size": 32,
              "description": "MCU IRQ19 (I2C1) interrupt source identify"
            },
            "IRQ20_SRC": {
              "offset": "0x50",
              "size": 32,
              "description": "MCU IRQ20 (CAN0) interrupt source identify"
            },
            "IRQ21_SRC": {
              "offset": "0x54",
              "size": 32,
              "description": "MCU IRQ21 (Reserved) interrupt source identity"
            },
            "IRQ22_SRC": {
              "offset": "0x58",
              "size": 32,
              "description": "MCU IRQ22 (Reserved) interrupt source identify"
            },
            "IRQ23_SRC": {
              "offset": "0x5C",
              "size": 32,
              "description": "MCU IRQ23 (USBD) interrupt source identify"
            },
            "IRQ24_SRC": {
              "offset": "0x60",
              "size": 32,
              "description": "MCU IRQ24 (PS2) interrupt source identify"
            },
            "IRQ25_SRC": {
              "offset": "0x64",
              "size": 32,
              "description": "MCU IRQ25 (ACMP) interrupt source identify"
            },
            "IRQ26_SRC": {
              "offset": "0x68",
              "size": 32,
              "description": "MCU IRQ26 (PDMA) interrupt source identify"
            },
            "IRQ27_SRC": {
              "offset": "0x6C",
              "size": 32,
              "description": "MCU IRQ27 (Reserved) interrupt source identify"
            },
            "IRQ28_SRC": {
              "offset": "0x70",
              "size": 32,
              "description": "MCU IRQ28 (PWRWU) interrupt source identify"
            },
            "IRQ29_SRC": {
              "offset": "0x74",
              "size": 32,
              "description": "MCU IRQ29 (ADC) interrupt source identify"
            },
            "IRQ30_SRC": {
              "offset": "0x78",
              "size": 32,
              "description": "MCU IRQ30 (Reserved) interrupt source identify"
            },
            "IRQ31_SRC": {
              "offset": "0x7C",
              "size": 32,
              "description": "MCU IRQ31 (RTC) interrupt source identify"
            },
            "NMI_SEL": {
              "offset": "0x80",
              "size": 32,
              "description": "NMI source interrupt select control register"
            },
            "MCU_IRQ": {
              "offset": "0x84",
              "size": 32,
              "description": "MCU IRQ Number identify register"
            }
          },
          "bits": {
            "IRQ0_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: BOD_INT",
                "width": 3
              }
            },
            "IRQ1_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: WDG_INT",
                "width": 3
              }
            },
            "IRQ2_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: EINT0 - external interrupt 0 from PB.14",
                "width": 3
              }
            },
            "IRQ3_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: EINT1 - external interrupt 1 from PB.15",
                "width": 3
              }
            },
            "IRQ4_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: GPB_INT\nBit0: GPA_INT",
                "width": 3
              }
            },
            "IRQ5_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: GPE_INT\nBit1: GPD_INT\nBit0: GPC_INT",
                "width": 3
              }
            },
            "IRQ6_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit3: PWM3_INT\nBit2: PWM2_INT\nBit1: PWM1_INT\nBit0: PWM0_INT",
                "width": 3
              }
            },
            "IRQ7_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit3: PWM7_INT\nBit2: PWM6_INT\nBit1: PWM5_INT\nBit0: PWM4_INT",
                "width": 3
              }
            },
            "IRQ8_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: TMR0_INT",
                "width": 3
              }
            },
            "IRQ9_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: TMR1_INT",
                "width": 3
              }
            },
            "IRQ10_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: TMR2_INT",
                "width": 3
              }
            },
            "IRQ11_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: TMR3_INT",
                "width": 3
              }
            },
            "IRQ12_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: URT0_INT",
                "width": 3
              }
            },
            "IRQ13_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: URT1_INT",
                "width": 3
              }
            },
            "IRQ14_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: SPI0_INT",
                "width": 3
              }
            },
            "IRQ15_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: SPI1_INT",
                "width": 3
              }
            },
            "IRQ16_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: SPI2_INT",
                "width": 3
              }
            },
            "IRQ17_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: SPI3_INT",
                "width": 3
              }
            },
            "IRQ18_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: I2C0_INT",
                "width": 3
              }
            },
            "IRQ19_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: I2C1_INT",
                "width": 3
              }
            },
            "IRQ20_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: CAN0_INT",
                "width": 3
              }
            },
            "IRQ21_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Reserved",
                "width": 3
              }
            },
            "IRQ22_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Reserved",
                "width": 3
              }
            },
            "IRQ23_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: USBD_INT",
                "width": 3
              }
            },
            "IRQ24_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: PS2_INT",
                "width": 3
              }
            },
            "IRQ25_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0 \nBit0: ACMP_INT",
                "width": 3
              }
            },
            "IRQ26_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: PDMA_INT",
                "width": 3
              }
            },
            "IRQ27_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: I2S_INT",
                "width": 3
              }
            },
            "IRQ28_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: PWRWU_INT",
                "width": 3
              }
            },
            "IRQ29_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: ADC_INT",
                "width": 3
              }
            },
            "IRQ30_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Reserved",
                "width": 3
              }
            },
            "IRQ31_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: 0\nBit1: 0\nBit0: RTC_INT",
                "width": 3
              }
            },
            "NMI_SEL": {
              "NMI_SEL": {
                "bit": 0,
                "description": "The NMI interrupt to Cortex-M0 can be selected from one of the peripheral interrupt by setting NMI_SEL.",
                "width": 5
              }
            },
            "MCU_IRQ": {
              "MCU_IRQ": {
                "bit": 0,
                "description": "MCU IRQ Source Register \nThe MCU_IRQ collect all the interrupts from the peripherals and generate the synchronous interrupt to MCU Cortex-M0. There are two modes to generate interrupt to MCU Cortex-M0, the normal mode and test mode.\nThe MCU_IRQ collect all interrupt from each peripheral and synchronize them then interrupt the Cortex-M0.\nWhen the MCU_IRQ[n] is \"0\": Set MCU_IRQ[n] \"1\" will generate a interrupt to Cortex_M0 NVIC[n].\nWhen the MCU_IRQ[n] is \"1\" (mean a interrupt is assert) set \"1\" to the MCU_bit[n] will clear the interrupt. \nSet MCU_IRQ[n] \"0\": no any effect",
                "width": 32
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "PDMA0",
              "base": "0x50008000"
            },
            {
              "name": "PDMA1",
              "base": "0x50008100"
            },
            {
              "name": "PDMA2",
              "base": "0x50008200"
            },
            {
              "name": "PDMA3",
              "base": "0x50008300"
            },
            {
              "name": "PDMA4",
              "base": "0x50008400"
            },
            {
              "name": "PDMA5",
              "base": "0x50008500"
            },
            {
              "name": "PDMA6",
              "base": "0x50008600"
            },
            {
              "name": "PDMA7",
              "base": "0x50008700"
            },
            {
              "name": "PDMA8",
              "base": "0x50008800"
            },
            {
              "name": "PDMA_GCR",
              "base": "0x50008F00"
            }
          ],
          "registers": {
            "PDMA_CSRx": {
              "offset": "0x00",
              "size": 32,
              "description": "PDMA Control and Status Register CHx"
            },
            "PDMA_SARx": {
              "offset": "0x04",
              "size": 32,
              "description": "PDMA Transfer Source Address Register CHx"
            },
            "PDMA_DARx": {
              "offset": "0x08",
              "size": 32,
              "description": "PDMA Transfer Destination Address Register CHx"
            },
            "PDMA_BCRx": {
              "offset": "0x0C",
              "size": 32,
              "description": "PDMA Transfer Byte Count Register CHx"
            },
            "PDMA_POINTx": {
              "offset": "0x10",
              "size": 32,
              "description": "PDMA Internal Buffer Pointer Register CHx"
            },
            "PDMA_CSARx": {
              "offset": "0x14",
              "size": 32,
              "description": "PDMA Current Source Address Register CHx"
            },
            "PDMA_CDARx": {
              "offset": "0x18",
              "size": 32,
              "description": "PDMA Current Destination Address Register CHx"
            },
            "PDMA_CBCRx": {
              "offset": "0x1C",
              "size": 32,
              "description": "PDMA Current Byte Count Register CHx"
            },
            "PDMA_IERx": {
              "offset": "0x20",
              "size": 32,
              "description": "PDMA Interrupt Enable Control Register CHx"
            },
            "PDMA_ISRx": {
              "offset": "0x24",
              "size": 32,
              "description": "PDMA Interrupt Status Register CHx"
            },
            "PDMA_SBUF0_cx": {
              "offset": "0x80",
              "size": 32,
              "description": "PDMA Shared Buffer FIFO 0 Register CHx"
            }
          },
          "bits": {
            "PDMA_CSRx": {
              "PDMACEN": {
                "bit": 0,
                "description": "PDMA Channel Enable\nSetting this bit to 1 enables PDMA's operation. If this bit is cleared, PDMA will ignore all PDMA request and force Bus Master into IDLE state.\nNote: SW_RST(PDMA_CSRx[1], x= 0~8) will clear this bit."
              },
              "SW_RST": {
                "bit": 1,
                "description": "Software Engine Reset\n0 = Writing 0 to this bit has no effect.\n1 = Writing 1 to this bit will reset the internal state machine and pointers. The contents of control register will not be cleared. This bit will auto clear after few clock cycles."
              },
              "MODE_SEL": {
                "bit": 2,
                "description": "PDMA Mode Select\n00 = Memory to Memory mode (Memory-to-Memory).\n01 = IP to Memory mode (APB-to-Memory).\n10 = Memory to IP mode (Memory-to-APB).",
                "width": 2
              },
              "SAD_SEL": {
                "bit": 4,
                "description": "Transfer Source Address Direction Select\n00 = Transfer Source address is incremented successively.\n01 = Reserved.\n10 = Transfer Source address is fixed (This feature can be used when data where transferred from a single source to multiple destinations).\n11 = Reserved.",
                "width": 2
              },
              "DAD_SEL": {
                "bit": 6,
                "description": "Transfer Destination Address Direction Select\n00 = Transfer Destination address is incremented successively.\n01 = Reserved.\n10 = Transfer Destination address is fixed (This feature can be used when data where transferred from multiple sources to a single destination).\n11 = Reserved.",
                "width": 2
              },
              "APB_TWS": {
                "bit": 19,
                "description": "Peripheral transfer Width Select\n00 = One word (32 bits) is transferred for every PDMA operation.\n01 = One byte (8 bits) is transferred for every PDMA operation.\n10 = One half-word (16 bits) is transferred for every PDMA operation.\n11 = Reserved.\nNote: This field is meaningful only when MODE_SEL is IP to Memory mode (APB-to-Memory) or Memory to IP mode (Memory-to-APB).",
                "width": 2
              },
              "TRIG_EN": {
                "bit": 23,
                "description": "Trig_EN\n0 = No effect.\n1 = Enable PDMA data read or write transfer.\nNote: When PDMA transfer completed, this bit will be cleared automatically.\nIf the bus error occurs, all PDMA transfer will be stopped. Software must reset all PDMA channel, and then trigger again."
              }
            },
            "PDMA_SARx": {
              "PDMA_SAR": {
                "bit": 0,
                "description": "PDMA Transfer Source Address Register\nThis field indicates a 32-bit source address of PDMA.\nNote : The source address must be word alignment",
                "width": 32
              }
            },
            "PDMA_DARx": {
              "PDMA_DAR": {
                "bit": 0,
                "description": "PDMA Transfer Destination Address Register\nThis field indicates a 32-bit destination address of PDMA.\nNote : The destination address must be word alignment",
                "width": 32
              }
            },
            "PDMA_BCRx": {
              "PDMA_BCR": {
                "bit": 0,
                "description": "PDMA Transfer Byte Count Register\nThis field indicates a 16-bit transfer byte count of PDMA.it must be word alignment.",
                "width": 16
              }
            },
            "PDMA_POINTx": {
              "PDMA_POINT": {
                "bit": 0,
                "description": "PDMA Internal Buffer Pointer Register (Read Only)\nThis field indicates the internal buffer pointer.",
                "width": 4
              }
            },
            "PDMA_CSARx": {
              "PDMA_CSAR": {
                "bit": 0,
                "description": "PDMA Current Source Address Register (Read Only)\nThis field indicates the source address where the PDMA transfer is just occurring.",
                "width": 32
              }
            },
            "PDMA_CDARx": {
              "PDMA_CDAR": {
                "bit": 0,
                "description": "PDMA Current Destination Address Register (Read Only)\nThis field indicates the destination address where the PDMA transfer is just occurring.",
                "width": 32
              }
            },
            "PDMA_CBCRx": {
              "PDMA_CBCR": {
                "bit": 0,
                "description": "PDMA Current Byte Count Register (Read Only)\nThis field indicates the current remained byte count of PDMA.\nNote : SW_RST will clear this register value.",
                "width": 16
              }
            },
            "PDMA_IERx": {
              "TABORT_IE": {
                "bit": 0,
                "description": "PDMA Read/Write Target Abort Interrupt Enable\n0 = Disable target abort interrupt generation during PDMA transfer.\n1 = Enable target abort interrupt generation during PDMA transfer."
              },
              "BLKD_IE": {
                "bit": 1,
                "description": "PDMA Transfer Done Interrupt Enable\n0 = Disable interrupt generator during PDMA transfer done.\n1 = Enable interrupt generator during PDMA transfer done."
              }
            },
            "PDMA_ISRx": {
              "TABORT_IF": {
                "bit": 0,
                "description": "PDMA Read/Write Target Abort Interrupt Flag\n0 = No bus ERROR response received.\n1 = Bus ERROR response received. \nNOTE: Software can write 1 to clear this bit to zero."
              },
              "BLKD_IF": {
                "bit": 1,
                "description": "Block Transfer Done Interrupt Flag\nThis bit indicates that PDMA has finished all transfer.\n0 = Not finished yet.\n1 = Done.\nNOTE: Software can write 1 to clear this bit to zero."
              }
            },
            "PDMA_SBUF0_cx": {
              "PDMA_SBUF0": {
                "bit": 0,
                "description": "PDMA Shared Buffer FIFO 0 (Read Only)\nEach channel has its own 1 word internal buffer.",
                "width": 32
              }
            }
          }
        },
        "PS2": {
          "instances": [
            {
              "name": "PS2",
              "base": "0x40100000"
            }
          ],
          "registers": {
            "PS2CON": {
              "offset": "0x00",
              "size": 32,
              "description": "PS2 Control Register"
            },
            "PS2TXDATA0": {
              "offset": "0x04",
              "size": 32,
              "description": "PS2 Transmit DATA Register 0"
            },
            "PS2TXDATA1": {
              "offset": "0x08",
              "size": 32,
              "description": "PS2 Transmit DATA Register 1"
            },
            "PS2TXDATA2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PS2 Transmit DATA Register 2"
            },
            "PS2TXDATA3": {
              "offset": "0x10",
              "size": 32,
              "description": "PS2 Transmit DATA Register 3"
            },
            "PS2RXDATA": {
              "offset": "0x14",
              "size": 32,
              "description": "PS2 Receive DATA Register"
            },
            "PS2STATUS": {
              "offset": "0x18",
              "size": 32,
              "description": "PS2 Status Register"
            },
            "PS2INTID": {
              "offset": "0x1C",
              "size": 32,
              "description": "PS2 Interrupt Identification Register"
            }
          },
          "bits": {
            "PS2CON": {
              "PS2EN": {
                "bit": 0,
                "description": "Enable PS2 Device\nEnable PS2 device controller\n1 = Enable\n0 = Disable"
              },
              "TXINTEN": {
                "bit": 1,
                "description": "Enable Transmit Interrupt\n1 = Enable data transmit complete interrupt\n0 = Disable data transmit complete interrupt"
              },
              "RXINTEN": {
                "bit": 2,
                "description": "Enable Receive Interrupt\n1 = Enable data receive complete interrupt\n0 = Disable data receive complete interrupt"
              },
              "TXFIFO_DEPTH": {
                "bit": 3,
                "description": "Transmit Data FIFO Depth\nThere is 16 bytes buffer for data transmit. S/W can define the FIFO depth from 1 to 16 bytes depends on application. \n0 = 1 byte\n1 = 2 bytes\n...\n14 = 15 bytes\n15 = 16 bytes",
                "width": 4
              },
              "ACK": {
                "bit": 7,
                "description": "Acknowledge Enable\n1 = If parity error or stop bit is not received correctly, acknowledge bit will not be sent to host at 12th clock\n0 = Always send acknowledge to host at 12th clock for host to device communication."
              },
              "CLRFIFO": {
                "bit": 8,
                "description": "Clear TX FIFO \nWrite 1 to this bit to terminate device to host transmission. The TXEMPTY bit in PS2STATUS bit will be set to 1 and pointer BYTEIDEX is reset to 0 regardless there is residue data in buffer or not. The buffer content is not been cleared.\n1 = Clear FIFO \n0 = Not active"
              },
              "OVERRIDE": {
                "bit": 9,
                "description": "Software Override PS2 CLK/DATA Pin State\n1 = PS2CLK and PS2DATA pins are controlled by S/W\n0 = PS2CLK and PS2DATA pins are controlled by internal state machine."
              },
              "FPS2CLK": {
                "bit": 10,
                "description": "Force PS2CLK Line\nIt forces PS2CLK line high or low regardless of the internal state of the device controller if OVERRIDE is set to high.\n1 = Force PS2DATA line high\n0 = Force PS2DATA line low"
              },
              "FPS2DAT": {
                "bit": 11,
                "description": "Force PS2DATA Line\nIt forces PS2DATA high or low regardless of the internal state of the device controller if OVERRIDE is set to high.\n1 = Force PS2DATA high\n0 = Force PS2DATA low"
              }
            },
            "PS2TXDATA0": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit data\nWrite data to this register starts device to host communication if bus is in IDLE state. S/W must enable PS2EN before writing data to TX buffer.",
                "width": 32
              }
            },
            "PS2TXDATA1": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit data\nWrite data to this register starts device to host communication if bus is in IDLE state. S/W must enable PS2EN before writing data to TX buffer.",
                "width": 32
              }
            },
            "PS2TXDATA2": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit data\nWrite data to this register starts device to host communication if bus is in IDLE state. S/W must enable PS2EN before writing data to TX buffer.",
                "width": 32
              }
            },
            "PS2TXDATA3": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit data\nWrite data to this register starts device to host communication if bus is in IDLE state. S/W must enable PS2EN before writing data to TX buffer.",
                "width": 32
              }
            },
            "PS2RXDATA": {
              "PS2RXDATA": {
                "bit": 0,
                "description": "Received Data \nFor host to device communication, after acknowledge bit is sent, the received data is copied from receive shift register to PS2RXDATA register. CPU must read this register before next byte reception complete, otherwise the data will be overwritten and RXOVF bit in PS2STATUS[6] will be set to 1.",
                "width": 8
              }
            },
            "PS2STATUS": {
              "PS2CLK": {
                "bit": 0,
                "description": "CLK Pin State\nThis bit reflects the status of the PS2CLK line after synchronizing."
              },
              "PS2DATA": {
                "bit": 1,
                "description": "DATA Pin State\nThis bit reflects the status of the PS2DATA line after synchronizing and sampling."
              },
              "FRAMERR": {
                "bit": 2,
                "description": "Frame Error\nFor host to device communication, if STOP bit (logic 1) is not received it is a frame error. If frame error occurs, DATA line may keep at low state after 12th clock. At this moment, S/w overrides PS2CLK to send clock till PS2DATA release to high state. After that, device sends a \"Resend\" command to host.\n1 = Frame error occur\n0 = No frame error\nWrite 1 to clear this bit."
              },
              "RXPARITY": {
                "bit": 3,
                "description": "Received Parity\nThis bit reflects the parity bit for the last received data byte (odd parity).\nRead only bit."
              },
              "RXBUSY": {
                "bit": 4,
                "description": "Receive Busy\nThis bit indicates that the PS2 device is currently receiving data.\n0 = Idle.\n1 = Currently receiving data.\nRead only bit."
              },
              "TXBUSY": {
                "bit": 5,
                "description": "Transmit Busy\nThis bit indicates that the PS2 device is currently sending data.\n0 = Idle.\n1 = Currently sending data.\nRead only bit."
              },
              "RXOVF": {
                "bit": 6,
                "description": "RX Buffer Overwrite\n1 = Data in PS2RXDATA register is overwritten by new coming data.\n0 = No overwrite\nWrite 1 to clear this bit."
              },
              "TXEMPTY": {
                "bit": 7,
                "description": "TX FIFO Empty\nWhen S/W writes any data to PS2TXDATA0-3 the TXEMPTY bit is cleared to 0 immediately if PS2EN is enabled. When transmitted data byte number is equal to FIFODEPTH then TXEMPTY bit is clear to 1.\n1 = FIFO is empty\n0 = There is data to be transmitted\nRead only bit."
              },
              "BYTEIDX": {
                "bit": 8,
                "description": "Byte Index \nIt indicates which data byte in transmit data shift register. When all data in FIFO is transmitted and it will be cleared to 0.\nIt is a read only bit.\nBYTEIDX\tDATA Transmit\tBYTEIDX\tDATA Transmit\t\n0000\tTXDATA0[7:0]\t1000\tTXDATA2[7:0]\t\n0001\tTXDATA0[15:8]\t1001\tTXDATA2[15:8]\t\n0010\tTXDATA0[23:16]\t1010\tTXDATA2[23:16]\t\n0011\tTXDATA0[31:24]\t1011\tTXDATA2[31:24]\t\n0100\tTXDATA1[7:0]\t1100\tTXDATA3[7:0]\t\n0101\tTXDATA1[15:8]\t1101\tTXDATA3[15:8]\t\n0110\tTXDATA1[23:16]\t1110\tTXDATA3[23:16]\t\n0111\tTXDATA1[31:24]\t1111\tTXDATA3[31:24]",
                "width": 4
              }
            },
            "PS2INTID": {
              "RXINT": {
                "bit": 0,
                "description": "Receive Interrupt\nThis bit is set to 1 when acknowledge bit is sent for Host to device communication. Interrupt occurs if RXINTEN bit is set to 1.\n1 = Receive interrupt occurs\n0 = No interrupt\nWrite 1 to clear this bit to 0."
              },
              "TXINT": {
                "bit": 1,
                "description": "Transmit Interrupt \nThis bit is set to 1 after STOP bit is transmitted. Interrupt occur if TXINTEN bit is set to 1.\n1 = Transmit interrupt occurs\n0 = No interrupt\nWrite 1 to clear this bit to 0."
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40008000"
            }
          ],
          "registers": {
            "INIR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Initiation Register"
            },
            "AER": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Access Enable Register"
            },
            "FCR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Frequency Compensation Register"
            },
            "TLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Time Loading Register"
            },
            "CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Calendar Loading Register"
            },
            "TSSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Time Scale Selection Register"
            },
            "DWR": {
              "offset": "0x18",
              "size": 32,
              "description": "Day of the Week Register"
            },
            "TAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Time Alarm Register"
            },
            "CAR": {
              "offset": "0x20",
              "size": 32,
              "description": "Calendar Alarm Register"
            },
            "LIR": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC Leap year Indicator Register"
            },
            "RIER": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            },
            "RIIR": {
              "offset": "0x2C",
              "size": 32,
              "description": "RTC Interrupt Indicator Register"
            },
            "TTR": {
              "offset": "0x30",
              "size": 32,
              "description": "RTC Time Tick Register"
            }
          },
          "bits": {
            "INIR": {
              "Active": {
                "bit": 0,
                "description": "RTC Active Status (Read only), \n0: RTC is at reset state\n1: RTC is at normal active state."
              },
              "INIR": {
                "bit": 0,
                "description": "RTC Initiation \nWhen chip is power on, RTC timer counter is at unknown state because RTC timer counter reset is individual with chip reset; user has to write a number (0x a5eb1357) to INIR to reset RTC controller to initialize RTC controller.",
                "width": 32
              }
            },
            "AER": {
              "AER": {
                "bit": 0,
                "description": "RTC Register Access Enable Password (Write only)\n0xA965 = Enable RTC access \nOthers = Disable RTC access",
                "width": 16
              },
              "ENF": {
                "bit": 16,
                "description": "RTC Register Access Enable Flag (Read only)\n1 = RTC register read/write enable\n0 = RTC register read/write disable\nThis bit will be set after AER[15:0] register is load a 0xA965, and be clear automatically 512 RTC clock or AER[15:0] is not 0xA965.Register\\AER.ENF\t1\t0\t\nINIR\tR/W\tR/W\t\nAER\tR/W\tR/W\t\nFCR\tR/W\t-\t\nTLR\tR/W\tR\t\nCLR\tR/W\tR\t\nTSSR\tR/W\tR/W\t\nDWR\tR/W\tR\t\nTAR\tR/W\t-\t\nCAR\tR/W\t-\t\nLIR\tR\tR\t\nRIER\tR/W\tR/W\t\nRIIR\tR/C\tR/C\t\nTTR\tR/W\t-"
              }
            },
            "FCR": {
              "FRACTION": {
                "bit": 0,
                "description": "Fraction Part\nFormula = (fraction part of detected value) x 60\nNote: Digit in FCR must be expressed as hexadecimal number. Refer to 5.8.4.4 for the examples.",
                "width": 6
              },
              "INTEGER": {
                "bit": 8,
                "description": "Integer Part\nInteger part of detected value\tFCR[11:8]\tInteger part of detected value\tFCR[11:8]\t\n32776\t1111\t32768\t0111\t\n32775\t1110\t32767\t0110\t\n32774\t1101\t32766\t0101\t\n32773\t1100\t32765\t0100\t\n32772\t1011\t32764\t0011\t\n32771\t1010\t32763\t0010\t\n32770\t1001\t32762\t0001\t\n32769\t1000\t32761\t0000",
                "width": 4
              }
            },
            "TLR": {
              "_1SEC": {
                "bit": 0,
                "description": "1 Sec Time Digit (0~9)",
                "width": 4
              },
              "_10SEC": {
                "bit": 4,
                "description": "10 Sec Time Digit (0~5)",
                "width": 3
              },
              "_1MIN": {
                "bit": 8,
                "description": "1 Min Time Digit (0~9)",
                "width": 4
              },
              "_10MIN": {
                "bit": 12,
                "description": "10 Min Time Digit (0~5)",
                "width": 3
              },
              "_1HR": {
                "bit": 16,
                "description": "1 Hour Time Digit (0~9)",
                "width": 4
              },
              "_10HR": {
                "bit": 20,
                "description": "10 Hour Time Digit (0~2)",
                "width": 2
              }
            },
            "CLR": {
              "_1DAY": {
                "bit": 0,
                "description": "1-Day Calendar Digit (0~9)",
                "width": 4
              },
              "_10DAY": {
                "bit": 4,
                "description": "10-Day Calendar Digit (0~3)",
                "width": 2
              },
              "_1MON": {
                "bit": 8,
                "description": "1-Month Calendar Digit (0~9)",
                "width": 4
              },
              "_10MON": {
                "bit": 12,
                "description": "10-Month Calendar Digit (0~1)"
              },
              "_1YEAR": {
                "bit": 16,
                "description": "1-Year Calendar Digit (0~9)",
                "width": 4
              },
              "_10YEAR": {
                "bit": 20,
                "description": "10-Year Calendar Digit (0~9)",
                "width": 4
              }
            },
            "TSSR": {
              "_24H_12H": {
                "bit": 0,
                "description": "24-Hour / 12-Hour Time Scale Selection\nIt indicate that TLR and TAR are in 24-hour time mode or 12-hour time mode\n1 = select 24-hour time scale\n0 = select 12-hour time scale with AM and PM indication\n24-hour time scale\t12-hour time scale\t24-hour time scale\t12-hour time scale\n(PM time + 20)\t\n00\t12(AM12)\t12\t32(PM12)\t\n01\t01(AM01)\t13\t21(PM01)\t\n02\t02(AM02)\t14\t22(PM02)\t\n03\t03(AM03)\t15\t23(PM03)\t\n04\t04(AM04)\t16\t24(PM04)\t\n05\t05(AM05)\t17\t25(PM05)\t\n06\t06(AM06)\t18\t26(PM06)\t\n07\t07(AM07)\t19\t27(PM07)\t\n08\t08(AM08)\t20\t28(PM08)\t\n09\t09(AM09)\t21\t29(PM09)\t\n10\t10(AM10)\t22\t30(PM10)\t\n11\t11(AM11)\t23\t31(PM11)"
              }
            },
            "DWR": {
              "DWR": {
                "bit": 0,
                "description": "Day of the Week Register \nValue\tDay of the Week\t\n0\tSunday\t\n1\tMonday\t\n2\tTuesday\t\n3\tWednesday\t\n4\tThursday\t\n5\tFriday\t\n6\tSaturday",
                "width": 3
              }
            },
            "TAR": {
              "_1SEC": {
                "bit": 0,
                "description": "1 Sec Time Digit of Alarm Setting (0~9)",
                "width": 4
              },
              "_10SEC": {
                "bit": 4,
                "description": "10 Sec Time Digit of Alarm Setting (0~5)",
                "width": 3
              },
              "_1MIN": {
                "bit": 8,
                "description": "1 Min Time Digit of Alarm Setting (0~9)",
                "width": 4
              },
              "_10MIN": {
                "bit": 12,
                "description": "10 Min Time Digit of Alarm Setting (0~5)",
                "width": 3
              },
              "_1HR": {
                "bit": 16,
                "description": "1 Hour Time Digit of Alarm Setting (0~9)",
                "width": 4
              },
              "_10HR": {
                "bit": 20,
                "description": "10 Hour Time Digit of Alarm Setting (0~2)",
                "width": 2
              }
            },
            "CAR": {
              "_1DAY": {
                "bit": 0,
                "description": "1-Day Calendar Digit of Alarm Setting (0~9)",
                "width": 4
              },
              "_10DAY": {
                "bit": 4,
                "description": "10-Day Calendar Digit of Alarm Setting (0~3)",
                "width": 2
              },
              "_1MON": {
                "bit": 8,
                "description": "1-Month Calendar Digit of Alarm Setting (0~9)",
                "width": 4
              },
              "_10MON": {
                "bit": 12,
                "description": "10-Month Calendar Digit of Alarm Setting (0~1)"
              },
              "_1YEAR": {
                "bit": 16,
                "description": "1-Year Calendar Digit of Alarm Setting (0~9)",
                "width": 4
              },
              "_10YEAR": {
                "bit": 20,
                "description": "10-Year Calendar Digit of Alarm Setting (0~9)",
                "width": 4
              }
            },
            "LIR": {
              "LIR": {
                "bit": 0,
                "description": "Leap Year Indication REGISTER (Real only).\n1 = It indicate that this year is leap year\n0 = It indicate that this year is not a leap year"
              }
            },
            "RIER": {
              "AIER": {
                "bit": 0,
                "description": "Alarm Interrupt Enable\n1 = RTC Alarm Interrupt is enabled\n0 = RTC Alarm Interrupt is disabled"
              },
              "TIER": {
                "bit": 1,
                "description": "Time Tick Interrupt Enable\n1 = RTC Time Tick Interrupt is enabled\n0 = RTC Time Tick Interrupt is disabled"
              }
            },
            "RIIR": {
              "AIF": {
                "bit": 0,
                "description": "RTC Alarm Interrupt Flag\nWhen RTC Alarm Interrupt is enabled (RIER.AIER=1), RTC controller will set AIF to high once the RTC real time counters TLR and CLR reach the alarm setting time registers TAR and CAR. This bit is software clear by writing 1 to it.\n1 = Indicates RTC Alarm Interrupt is requested if RIER.AIER=1.\n0 = Indicates RTC Alarm Interrupt condition never occurred."
              },
              "TIF": {
                "bit": 1,
                "description": "RTC Time Tick Interrupt Flag\nWhen RTC Time Tick Interrupt is enabled (RIER.TIER=1), RTC controller will set TIF to high periodically in the period selected by TTR[2:0]. This bit is software clear by writing 1 to it.\n1 = Indicates RTC Time Tick Interrupt is requested if RIER.TIER=1.\n0 = Indicates RTC Time Tick Interrupt condition never occurred."
              }
            },
            "TTR": {
              "TTR": {
                "bit": 0,
                "description": "Time Tick Register\nThe RTC time tick period for Periodic Time Tick Interrupt request.\nTTR[2:0]\tTime tick (second)\t\n0\t1\t\n1\t1/2\t\n2\t1/4\t\n3\t1/8\t\n4\t1/16\t\n5\t1/32\t\n6\t1/64\t\n7\t1/128\t\n\nNote: This register can be read back after the RTC register access enable bit ENF(AER[16]) is active.",
                "width": 3
              },
              "TWKE": {
                "bit": 3,
                "description": "RTC Timer Wakeup CPU Function Enable Bit\nIf TWKE is set before CPU is in power-down mode, when a RTC Time Tick occurs, CPU will be wakened up by RTC controller.\n1 = Enable the Wakeup function that CPU can be waken up from power-down mode by Time Tick.\n0 = Disable Wakeup CPU function by Time Tick.\nNote: \n1. Tick timer setting follows TTR[2:0] description. \n2. The CPU can also be wakeup by alarm match occur."
              }
            }
          }
        },
        "SCS": {
          "instances": [
            {
              "name": "SCS",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "SYST_CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SysTick Control and Status"
            },
            "SYST_RVR": {
              "offset": "0x14",
              "size": 32,
              "description": "SysTick Reload value"
            },
            "SYST_CVR": {
              "offset": "0x18",
              "size": 32,
              "description": "SysTick Current value"
            },
            "NVIC_ISER": {
              "offset": "0x100",
              "size": 32,
              "description": "IRQ0 ~ IRQ31 Set-Enable Control Register"
            },
            "NVIC_ICER": {
              "offset": "0x180",
              "size": 32,
              "description": "IRQ0 ~ IRQ31 Clear-Enable Control Register"
            },
            "NVIC_ISPR": {
              "offset": "0x200",
              "size": 32,
              "description": "IRQ0 ~ IRQ31 Set-Pending Control Register"
            },
            "NVIC_ICPR": {
              "offset": "0x280",
              "size": 32,
              "description": "IRQ0 ~ IRQ31 Clear-Pending Control Register"
            },
            "NVIC_IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "IRQ0 ~ IRQ3 Priority Control Register"
            },
            "NVIC_IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "IRQ4 ~ IRQ7 Priority Control Register"
            },
            "NVIC_IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "IRQ8 ~ IRQ11 Priority Control Register"
            },
            "NVIC_IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "IRQ12 ~ IRQ15 Priority Control Register"
            },
            "NVIC_IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "IRQ16 ~ IRQ19 Priority Control Register"
            },
            "NVIC_IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "IRQ20 ~ IRQ23 Priority Control Register"
            },
            "NVIC_IPR6": {
              "offset": "0x418",
              "size": 32,
              "description": "IRQ24 ~ IRQ27 Priority Control Register"
            },
            "NVIC_IPR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "IRQ28 ~ IRQ31 Priority Control Register"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control State Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            }
          },
          "bits": {
            "SYST_CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "1 : the counter will operate in a multi-shot manner.\n0 : the counter is disabled"
              },
              "TICKINT": {
                "bit": 1,
                "description": "1 : counting down to 0 will cause the SysTick exception to be pended. Clearing the SysTick Current Value register by a register write in software will not cause SysTick to be pended.\n0 : counting down to 0 does not cause the SysTick exception to be pended. Software can use COUNTFLAG to determine if a count to zero has occurred."
              },
              "CLKSRC": {
                "bit": 2,
                "description": "1 : core clock used for SysTick.\n0 : clock source is (optional) external reference clock"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "Returns 1 if timer counted to 0 since last time this register was read.\nCOUNTFLAG is set by a count transition from 1 to 0.\nCOUNTFLAG is cleared on read or by a write to the Current Value register."
              }
            },
            "SYST_RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the Current Value register when the counter reaches 0.",
                "width": 24
              }
            },
            "SYST_CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value. This is the value of the counter at the time it is sampled. The counter does not provide read-modify-write protection. The register is write-clear. A software write of any value will clear the register to 0. Unsupported bits RAZ (see SysTick Reload Value register).",
                "width": 24
              }
            },
            "NVIC_ISER": {
              "SETENA": {
                "bit": 0,
                "description": "Enable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). \nWriting 1 will enable the associated interrupt.\nWriting 0 has no effect.\nThe register reads back with the current enable state.",
                "width": 32
              }
            },
            "NVIC_ICER": {
              "CLRENA": {
                "bit": 0,
                "description": "Disable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). \nWriting 1 will disable the associated interrupt.\nWriting 0 has no effect.\nThe register reads back with the current enable state.",
                "width": 32
              }
            },
            "NVIC_ISPR": {
              "SETPEND": {
                "bit": 0,
                "description": "Writing 1 to a bit pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).\nWriting 0 has no effect.\nThe register reads back with the current pending state.",
                "width": 32
              }
            },
            "NVIC_ICPR": {
              "CLRPEND": {
                "bit": 0,
                "description": "Writing 1 to a bit un-pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).\nWriting 0 has no effect.\nThe register reads back with the current pending state.",
                "width": 32
              }
            },
            "NVIC_IPR0": {
              "PRI_0": {
                "bit": 6,
                "description": "Priority of IRQ0\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_1": {
                "bit": 14,
                "description": "Priority of IRQ1\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_2": {
                "bit": 22,
                "description": "Priority of IRQ2\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_3": {
                "bit": 30,
                "description": "Priority of IRQ3\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR1": {
              "PRI_4": {
                "bit": 6,
                "description": "Priority of IRQ4\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_5": {
                "bit": 14,
                "description": "Priority of IRQ5\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_6": {
                "bit": 22,
                "description": "Priority of IRQ6\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_7": {
                "bit": 30,
                "description": "Priority of IRQ7\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR2": {
              "PRI_8": {
                "bit": 6,
                "description": "Priority of IRQ8\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_9": {
                "bit": 14,
                "description": "Priority of IRQ9\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_10": {
                "bit": 22,
                "description": "Priority of IRQ10\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_11": {
                "bit": 30,
                "description": "Priority of IRQ11\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR3": {
              "PRI_12": {
                "bit": 6,
                "description": "Priority of IRQ12\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_13": {
                "bit": 14,
                "description": "Priority of IRQ13\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_14": {
                "bit": 22,
                "description": "Priority of IRQ14\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_15": {
                "bit": 30,
                "description": "Priority of IRQ15\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR4": {
              "PRI_16": {
                "bit": 6,
                "description": "Priority of IRQ16\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_17": {
                "bit": 14,
                "description": "Priority of IRQ17\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_18": {
                "bit": 22,
                "description": "Priority of IRQ18\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_19": {
                "bit": 30,
                "description": "Priority of IRQ19\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR5": {
              "PRI_20": {
                "bit": 6,
                "description": "Priority of IRQ20\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_21": {
                "bit": 14,
                "description": "Priority of IRQ21\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_22": {
                "bit": 22,
                "description": "Priority of IRQ22\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_23": {
                "bit": 30,
                "description": "Priority of IRQ23\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR6": {
              "PRI_24": {
                "bit": 6,
                "description": "Priority of IRQ24\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_25": {
                "bit": 14,
                "description": "Priority of IRQ25\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_26": {
                "bit": 22,
                "description": "Priority of IRQ26\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_27": {
                "bit": 30,
                "description": "Priority of IRQ27\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR7": {
              "PRI_28": {
                "bit": 6,
                "description": "Priority of IRQ28\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_29": {
                "bit": 14,
                "description": "Priority of IRQ29\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_30": {
                "bit": 22,
                "description": "Priority of IRQ30\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_31": {
                "bit": 30,
                "description": "Priority of IRQ31\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "CPUID": {
              "REVESION": {
                "bit": 0,
                "description": "Reads as 0x0",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Reads as 0xC20",
                "width": 12
              },
              "PART": {
                "bit": 16,
                "description": "Reads as 0xC for ARMv6-M parts",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code assigned by ARM. ( ARM = 0x41)",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "0 = Thread mode\nValue > 1 = the exception number for the current executing exception.This is a read only bit.",
                "width": 9
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Indicates the exception number for the highest priority pending exception. The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier. A value of zero indicates no pending exceptions.\nThis is a read only bit.",
                "width": 9
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Indicates if an external configurable (NVIC generated) interrupt is pending.\nThis is a read only bit."
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "If set, a pending exception will be serviced on exit from the debug halt state.\nThis is a read only bit."
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "Write 1 to clear a pending SysTick. This is a write only bit."
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "Set a pending SysTick. Reads back with current state (1 if Pending, 0 if not)."
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "Write 1 to clear a pending PendSV interrupt. This is a write only bit."
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "Set a pending PendSV interrupt. This is normally used to request a context switch. Reads back with current state (1 if Pending, 0 if not)."
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered. Reads back with current state (1 if Pending, 0 if not)."
              }
            },
            "AIRCR": {
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "Set this bit to 1 will clears all active state information for fixed and configurable exceptions. The bit is a write only bit and can only be written when the core is halted. Note: It is the debugger's responsibility to re-initialize the stack."
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "Writing this bit 1 will cause a reset signal to be asserted to the chip to indicate a reset is requested. The bit is a write only bit and self-clears as part of the reset sequence."
              },
              "VECTORKEY": {
                "bit": 16,
                "description": "When write this register, this field should be 0x05FA, otherwise the write action will be unpredictable.",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "When set to 1, the core can enter a sleep state on an exception return to Thread mode. This is the mode and exception level entered at reset, the base level of execution."
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "A qualifying hint that indicates waking from sleep might take longer."
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "When enabled, interrupt transitions from Inactive to Pending are included in the list of wakeup events for the WFE instruction."
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 30,
                "description": "Priority of system handler 11 SVCall\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 22,
                "description": "Priority of system handler 14 PendSV\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_15": {
                "bit": 30,
                "description": "Priority of system handler 15 SysTick\n\"0\" denotes the highest priority and \"3\" denotes lowest priority",
                "width": 2
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40030000"
            },
            {
              "name": "SPI1",
              "base": "0x40034000"
            },
            {
              "name": "SPI2",
              "base": "0x40130000"
            },
            {
              "name": "SPI3",
              "base": "0x40134000"
            }
          ],
          "registers": {
            "SPI_CNTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control and Status Register"
            },
            "SPI_DIVIDER": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock Divider Register"
            },
            "SPI_SSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Slave Select Register"
            },
            "SPI_RX0": {
              "offset": "0x10",
              "size": 32,
              "description": "Data Receive Register 0"
            },
            "SPI_RX1": {
              "offset": "0x14",
              "size": 32,
              "description": "Data Receive Register 1"
            },
            "SPI_TX0": {
              "offset": "0x20",
              "size": 32,
              "description": "Data Transmit Register 0"
            },
            "SPI_TX1": {
              "offset": "0x24",
              "size": 32,
              "description": "Data Transmit Register 1"
            },
            "SPI_VARCLK": {
              "offset": "0x34",
              "size": 32,
              "description": "Variable Clock Pattern Register"
            },
            "SPI_DMA": {
              "offset": "0x38",
              "size": 32,
              "description": "SPI DMA control register"
            }
          },
          "bits": {
            "SPI_CNTRL": {
              "GO_BUSY": {
                "bit": 0,
                "description": "Go and Busy Status\n1 = In master mode, writing 1 to this bit to start the SPI data transfer; in slave mode, writing 1 to this bit indicates that the slave is ready to communicate with a master.\n0 = Writing 0 to this bit to stop data transfer if SPI is transferring.\nDuring the data transfer, this bit keeps the value of 1. As the transfer is finished, this bit will be cleared automatically.\nNOTE: All registers should be set before writing 1 to this GO_BUSY bit. The transfer result will be unpredictable if software changes related settings when GO_BUSY bit is 1."
              },
              "RX_NEG": {
                "bit": 1,
                "description": "Receive At Negative Edge\n1 = The received data input signal is latched at the falling edge of SPICLK.\n0 = The received data input signal is latched at the rising edge of SPICLK."
              },
              "TX_NEG": {
                "bit": 2,
                "description": "Transmit At Negative Edge\n1 = The transmitted data output signal is changed at the falling edge of SPICLK.\n0 = The transmitted data output signal is changed at the rising edge of SPICLK."
              },
              "TX_BIT_LEN": {
                "bit": 3,
                "description": "Transmit Bit Length\nThis field specifies how many bits are transmitted in one transaction. Up to 32 bits can be transmitted.\nTX_BIT_LEN = 0x01 ... 1 bit\nTX_BIT_LEN = 0x02 ... 2 bits\n......\nTX_BIT_LEN = 0x1f ... 31 bits\nTX_BIT_LEN = 0x00 .. 32 bits",
                "width": 5
              },
              "TX_NUM": {
                "bit": 8,
                "description": "Numbers of Transmit/Receive Word\nThis field specifies how many transmit/receive word numbers should be executed in one transfer.\n00 = Only one transmit/receive word will be executed in one transfer.\n01 = Two successive transmit/receive words will be executed in one transfer. (burst mode)\n10 = Reserved.\n11 = Reserved.",
                "width": 2
              },
              "LSB": {
                "bit": 10,
                "description": "LSB First\n1 = The LSB is sent first on the line (bit 0 of SPI_TX0/1), and the first bit received from the line will be put in the LSB position of the RX register (bit 0 of SPI_RX0/1).\n0 = The MSB is transmitted/received first (which bit in SPI_TX0/1 and SPI_RX0/1 register that is depends on the TX_BIT_LEN field)."
              },
              "CLKP": {
                "bit": 11,
                "description": "Clock Polarity\n1 = SPICLK idle high.\n0 = SPICLK idle low."
              },
              "SP_CYCLE": {
                "bit": 12,
                "description": "Suspend Interval (master only)\nThese four bits provide configurable suspend interval between two successive transmit/receive transactions in a transfer. The suspend interval is from the last falling clock edge of the current transaction to the first rising clock edge of the successive transaction if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge to the falling clock edge. The default value is 0x0. When TX_NUM = 00b, setting this field has no effect on transfer. The desired suspend interval is obtained according to the following equation:\n(SP_CYCLE[3:0] + 2)*period of SPI clock\nSP_CYCLE = 0x0 ... 2 SPICLK clock cycle\nSP_CYCLE = 0x1 ... 3 SPICLK clock cycle\n......\nSP_CYCLE = 0xe ... 16 SPICLK clock cycle\nSP_CYCLE = 0xf ... 17 SPICLK clock cycle",
                "width": 4
              },
              "IF": {
                "bit": 16,
                "description": "Interrupt Flag\n1 = It indicates that the transfer is done. The interrupt flag is set if it was enable.\n0 = It indicates that the transfer does not finish yet.\nNOTE: This bit can be cleared by writing 1 to itself."
              },
              "IE": {
                "bit": 17,
                "description": "Interrupt Enable\n1 = Enable MICROWIRE/SPI Interrupt.\n0 = Disable MICROWIRE/SPI Interrupt."
              },
              "SLAVE": {
                "bit": 18,
                "description": "SLAVE Mode Indication\n1 = Slave mode.\n0 = Master mode."
              },
              "REORDER": {
                "bit": 19,
                "description": "Reorder Mode Select\n00 = Disable both byte reorder and byte suspend functions.\n01 = Enable byte reorder function and insert a byte suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word).\n10 = Enable byte reorder function, but disable byte suspend function.\n11 = Disable byte reorder function, but insert a suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word).\nByte reorder function is only available if TX_BIT_LEN is defined as 16, 24 and 32.",
                "width": 2
              },
              "TWOB": {
                "bit": 22,
                "description": "Two Bits Transfer Mode Active\n1 = Enable two-bit transfer mode.\n0 = disable two-bit transfer mode.\nNote that when enable TWOB, the serial transmitted 2-bit data output are from SPI_TX1/0, and the received 2-bit data input are put in SPI_RX1/0.\nNote that when enable TWOB, the setting of TX_NUM must be programmed as 0x00."
              },
              "VARCLK_EN": {
                "bit": 23,
                "description": "Variable Clock Enable (master only)\n1 = The serial clock output frequency is variable. The output frequency is decided by the value of VARCLK, DIVIDER, and DIVIDER2.\n0 = The serial clock output frequency is fixed and decided only by the value of DIVIDER. \nNote that when enable this VARCLK_EN bit, the setting of TX_BIT_LEN must be programmed as 0x10 (16 bits mode)"
              }
            },
            "SPI_DIVIDER": {
              "DIVIDER": {
                "bit": 0,
                "description": "Clock Divider Register (master only) \nThe value in this field is the frequency divider of the system clock, PCLK, to generate the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:\nfsclk = fpclk / ((DIVIDER+1)*2)\nIn slave mode, the period of SPI clock driven by a master shall equal or over 5 times the period of PCLK. In other words, the maximum frequency of SPI clock is the fifth of the frequency of slave's PCLK.",
                "width": 16
              },
              "DIVIDER2": {
                "bit": 16,
                "description": "Clock Divider 2 Register (master only) \nThe value in this field is the 2nd frequency divider of the system clock, PCLK, to generate the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:\nfsclk = fpclk / ((DIVIDER2+1)*2)",
                "width": 16
              }
            },
            "SPI_SSR": {
              "SSR": {
                "bit": 0,
                "description": "Slave Select Register (master only)\nIf AUTOSS bit is cleared, writing 1 to any bit location of this field sets the proper SPISSx0/1 line to an active state and writing 0 sets the line back to inactive state.\nIf AUTOSS bit is set, writing 1 to any bit location of this field will select appropriate SPISSx0/1 line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active level of SPISSx0/1 is specified in SS_LVL).\nNote: \n1. This interface can only drive one device/slave at a given time. Therefore, the slave select pin of the selected device must be set to its active level before starting any read or write transfer. \n2. SPISSx0 is also defined as device/slave select input signal in slave mode.",
                "width": 2
              },
              "SS_LVL": {
                "bit": 2,
                "description": "Slave Select Active Level\nIt defines the active level of slave select signal (SPISSx0/1). \n1 = The slave select signal SPISSx0/1 is active at high-level/rising-edge.\n0 = The slave select signal SPISSx0/1 is active at low-level/falling-edge.."
              },
              "AUTOSS": {
                "bit": 3,
                "description": "Automatic Slave Select (master only)\n1 = If this bit is set, SPISSx0/1 signals are generated automatically. It means that slave select signal, which is set in SSR[1:0] register is asserted by the SPI controller when transmit/receive is started by setting GO_BUSY, and is de-asserted after each transmit/receive is finished.\n0 = If this bit is cleared, slave select signals are asserted and de-asserted by setting and clearing related bits in SSR[1:0] register."
              },
              "SS_LTRIG": {
                "bit": 4,
                "description": "Slave Select Level Trigger (slave only)\n1: The slave select signal will be level-trigger. It depends on SS_LVL to decide the signal is active low or active high.\n0: The input slave select signal is edge-trigger. This is default value."
              },
              "LTRIG_FLAG": {
                "bit": 5,
                "description": "Level Trigger Flag\nWhen the SS_LTRIG bit is set in slave mode, this bit can be read to indicate the received bit number is met the requirement or not.\n1 = The transaction number and the transferred bit length met the specified requirements which defined in TX_NUM and TX_BIT_LEN.\n0 = The transaction number or the transferred bit length of one transaction doesn't meet the specified requirements.\nNote: This bit is READ only"
              }
            },
            "SPI_RX0": {
              "RX": {
                "bit": 0,
                "description": "Data Receive Register\nThe Data Receive Registers hold the value of received data of the last executed transfer. The number of valid bits depend on the transmit bit length field in the SPI_CNTRL register. For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data.\nNOTE: The Data Receive Registers are read only registers.",
                "width": 32
              }
            },
            "SPI_RX1": {
              "RX": {
                "bit": 0,
                "description": "Data Receive Register\nThe Data Receive Registers hold the value of received data of the last executed transfer. The number of valid bits depend on the transmit bit length field in the SPI_CNTRL register. For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data.\nNOTE: The Data Receive Registers are read only registers.",
                "width": 32
              }
            },
            "SPI_TX0": {
              "TX": {
                "bit": 0,
                "description": "Data Transmit Register\nThe Data Transmit Registers hold the data to be transmitted in the next transfer. The number of valid bits depend on the transmit bit length field in the CNTRL register. \nFor example, if TX_BIT_LEN is set to 0x08 and the TX_NUM is set to 0x0, the bit TX0[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00 and TX_NUM is set to 0x1, the core will perform two successive 32-bit transmit/receive using the same setting (the order is TX0[31:0], TX1[31:0]).",
                "width": 32
              }
            },
            "SPI_TX1": {
              "TX": {
                "bit": 0,
                "description": "Data Transmit Register\nThe Data Transmit Registers hold the data to be transmitted in the next transfer. The number of valid bits depend on the transmit bit length field in the CNTRL register. \nFor example, if TX_BIT_LEN is set to 0x08 and the TX_NUM is set to 0x0, the bit TX0[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00 and TX_NUM is set to 0x1, the core will perform two successive 32-bit transmit/receive using the same setting (the order is TX0[31:0], TX1[31:0]).",
                "width": 32
              }
            },
            "SPI_VARCLK": {
              "VARCLK": {
                "bit": 0,
                "description": "Variable Clock Pattern \nThe value in this field is the frequency patterns of the SPI clock. If the bit patterns of VARCLK are 0, the output frequency of SPICLK is according the value of DIVIDER. If the bit patterns of VARCLK are 1, the output frequency of SPICLK is according the value of DIVIDER2. Refer to register SPI_DIVIDER.",
                "width": 32
              }
            },
            "SPI_DMA": {
              "TX_DMA_GO": {
                "bit": 0,
                "description": "Transmit DMA start\nSet this bit to 1 will start the transmit DMA process. SPI module will issue request to DMA module automatically. \nIf using DMA mode to transfer data, remember not to set GO_BUSY bit of SPI_CNTRL register. The DMA controller inside SPI module will set it automatically whenever necessary.\nHardware will clear this bit automatically after DMA transfer done."
              },
              "RX_DMA_GO": {
                "bit": 1,
                "description": "Receive DMA start\nSet this bit to 1 will start the receive DMA process. SPI module will issue request to DMA module automatically. \nHardware will clear this bit automatically after DMA transfer done."
              }
            }
          }
        },
        "TMR0": {
          "instances": [
            {
              "name": "TMR0",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "TCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Timer0 Control and Status Register"
            },
            "TCMPR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer0 Compare Register"
            },
            "TISR": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer0 Interrupt Status Register"
            },
            "TDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Timer0 Data Register"
            }
          },
          "bits": {
            "TCSR": {
              "PRESCALE": {
                "bit": 0,
                "description": "Pre-scale Counter\nClock input is divided by PRESCALE+1 before it is fed to the counter. If PRESCALE=0, then there is no scaling.",
                "width": 8
              },
              "TDR_EN": {
                "bit": 16,
                "description": "Data Load Enable\nWhen TDR_EN is set, TDR (Timer Data Register) will be updated continuously with the 24-bit up-timer value as the timer is counting. \n1 = Timer Data Register update enable.\n0 = Timer Data Register update disable."
              },
              "CTB": {
                "bit": 24,
                "description": "Counter Mode Enable Bit (Low Density only)\nThis bit is the counter mode enable bit. When Timer is used as an event counter, this bit should be set to 1 and Timer will work as an event counter triggered by raising edge of external pin.\n1 = Enable counter mode\n0 = Disable counter mode"
              },
              "CACT": {
                "bit": 25,
                "description": "Timer Active Status Bit (Read only)\nThis bit indicates the up-timer status.\n0 = Timer is not active.\n1 = Timer is active."
              },
              "CRST": {
                "bit": 26,
                "description": "Timer Reset Bit\nSet this bit will reset the 24-bit up-timer, 8-bit pre-scale counter and also force CEN to 0.\n0 = No effect.\n1 = Reset Timer's 8-bit pre-scale counter, internal 24-bit up-timer and CEN bit."
              },
              "MODE": {
                "bit": 27,
                "description": "Timer Operating Mode\nMODE\tTimer Operating Mode\t\n00\tThe timer is operating in the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared by hardware.\t\n01\tThe timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).\t\n10\tThe timer is operating in the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle. (This mode only supported in Low Density)\t\n11\tThe timer is operating in auto-reload counting mode. The associated interrupt signal is generated when TDR = TCMPR (if IE is enabled); however, the 24-bit up-timer counts continuously without reset. (This mode only supported in Low Density)",
                "width": 2
              },
              "IE": {
                "bit": 29,
                "description": "Interrupt Enable Bit\n1 = Enable timer Interrupt.\n0 = Disable timer Interrupt. \nIf timer interrupt is enabled, the timer asserts its interrupt signal when the associated up-timer value is equal to TCMPR."
              },
              "CEN": {
                "bit": 30,
                "description": "Timer Enable Bit\n1 = Starts counting\n0 = Stops/Suspends counting\nNote1: In stop status, and then set CEN to 1 will enables the 24-bit up-timer keeps up counting from the last stop counting value.\nNote2: This bit is auto-cleared by hardware in one-shot mode (MODE[28:27]=00) when the associated timer interrupt is generated (IE[29]=1)."
              }
            },
            "TCMPR": {
              "TCMP": {
                "bit": 0,
                "description": "Timer Compared Value\nTCMP is a 24-bit compared register. When the internal 24-bit up-timer counts and its value is equal to TCMP value, a Timer Interrupt is requested if the timer interrupt is enabled with TCSR.IE[29]=1. The TCMP value defines the timer counting cycle time.\nTime out period = (Period of timer clock input) * (8-bit PRESCALE + 1) * (24-bit TCMP)\nNOTE1: Never write 0x0 or 0x1 in TCMP, or the core will run into unknown state.\nNOTE2: No matter CEN is 0 or 1, whenever software write a new value into this register, TIMER will restart counting using this new value and abort previous count.",
                "width": 24
              }
            },
            "TISR": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag\nThis bit indicates the interrupt status of Timer.\nTIF bit is set by hardware when the up counting value of internal 24-bit timer matches the timer compared value (TCMP). It is cleared by writing 1 to this bit."
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Timer Data Register\nWhen TCSR.TDR_EN is set to 1, the internal 24-bit up-timer value will be loaded into TDR. User can read this register for the up-timer value.",
                "width": 24
              }
            }
          }
        },
        "TMR1": {
          "instances": [
            {
              "name": "TMR1",
              "base": "0x40010020"
            }
          ],
          "registers": {}
        },
        "TMR2": {
          "instances": [
            {
              "name": "TMR2",
              "base": "0x40110000"
            }
          ],
          "registers": {}
        },
        "TMR3": {
          "instances": [
            {
              "name": "TMR3",
              "base": "0x40110020"
            }
          ],
          "registers": {}
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x40050000"
            },
            {
              "name": "UART1",
              "base": "0x40150000"
            },
            {
              "name": "UART2",
              "base": "0x40154000"
            }
          ],
          "registers": {
            "UA_RBR": {
              "offset": "0x00",
              "size": 32,
              "description": "Receive Buffer Register."
            },
            "UA_THR": {
              "offset": "0x00",
              "size": 32,
              "description": "Transmit Holding Register."
            },
            "UA_IER": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Register."
            },
            "UA_FCR": {
              "offset": "0x08",
              "size": 32,
              "description": "FIFO Control Register."
            },
            "UA_LCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Line Control Register."
            },
            "UA_MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Modem Control Register."
            },
            "UA_MSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Modem Status Register."
            },
            "UA_FSR": {
              "offset": "0x18",
              "size": 32,
              "description": "FIFO Status Register."
            },
            "UA_ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Status Register."
            },
            "UA_TOR": {
              "offset": "0x20",
              "size": 32,
              "description": "Time Out Register"
            },
            "UA_BAUD": {
              "offset": "0x24",
              "size": 32,
              "description": "Baud Rate Divisor Register"
            },
            "UA_IRCR": {
              "offset": "0x28",
              "size": 32,
              "description": "IrDA Control Register."
            },
            "UA_ALT_CSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "LIN Break Failed Count Register."
            },
            "UA_FUN_SEL": {
              "offset": "0x30",
              "size": 32,
              "description": "Function Select Register."
            }
          },
          "bits": {
            "UA_RBR": {
              "RBR": {
                "bit": 0,
                "description": "Receive Buffer Register\nBy reading this register, the UART will return an 8-bit data received from Rx pin (LSB first).",
                "width": 8
              }
            },
            "UA_THR": {
              "THR": {
                "bit": 0,
                "description": "Transmit Holding Register\nBy writing to this register, the UART will send out an 8-bit data through the TX pin (LSB first).",
                "width": 8
              }
            },
            "UA_IER": {
              "RDA_IEN": {
                "bit": 0,
                "description": "Receive Data Available Interrupt Enable.\n0 = Mask off INT_RDA\n1 = Enable INT_RDA"
              },
              "THRE_IEN": {
                "bit": 1,
                "description": "Transmit Holding Register Empty Interrupt Enable\n0 = Mask off INT_THRE\n1 = Enable INT_THRE"
              },
              "RLS_IEN": {
                "bit": 2,
                "description": "Receive Line Status Interrupt Enable\n0 = Mask off INT_RLS\n1 = Enable INT_RLS"
              },
              "MODEM_IEN": {
                "bit": 3,
                "description": "Modem Status Interrupt Enable\n0 = Mask off INT_MODEM\n1 = Enable INT_MODEM"
              },
              "RTO_IEN": {
                "bit": 4,
                "description": "Rx Time out Interrupt Enable\n0 = Mask off INT_TOUT\n1 = Enable INT_TOUT."
              },
              "BUF_ERR_IEN": {
                "bit": 5,
                "description": "Buffer Error Interrupt Enable\n0 = Mask off INT_Buf_ERR\n1 = Enable INT_Buf_ERR"
              },
              "WAKE_EN": {
                "bit": 6,
                "description": "Wake up CPU function enable\n0 = Disable UART wake up CPU function\n1 = Enable wake up function, when the system is in deep sleep mode, an external /CTS change will wake up CPU from deep sleep mode."
              },
              "LIN_RX_BRK_IEN": {
                "bit": 8,
                "description": "LIN RX Break Field Detected Interrupt Enable\n0 = Mask off Lin bus Rx break filed interrupt.\n1 = Enable Lin bus Rx break filed interrupt.\nNote: This field is used for LIN function mode."
              },
              "TIME_OUT_EN": {
                "bit": 11,
                "description": "Time-Out Counter Enable\n1 = Enable Time-out counter.\n0 = Disable Time-out counter."
              },
              "AUTO_RTS_EN": {
                "bit": 12,
                "description": "RTS Auto Flow Control Enable\n1 = Enable RTS auto flow control.\n0 = Disable RTS auto flow control.\nWhen RTS auto-flow is enabled, if the number of bytes in the Rx FIFO equals the UA_FCR[RTS_Tri_Lev], the UART will de-assert RTS signal."
              },
              "AUTO_CTS_EN": {
                "bit": 13,
                "description": "CTS Auto Flow Control Enable\n1 = Enable CTS auto flow control.\n0 = Disable CTS auto flow control.\nWhen CTS auto-flow is enabled, the UART will send data to external device when CTS input assert (UART will not send data to device until CTS is asserted)."
              },
              "DMA_TX_EN": {
                "bit": 14,
                "description": "TX DMA Enable \n1 = Enable TX DMA.\n0 = Disable TX DMA."
              },
              "DMA_RX_EN": {
                "bit": 15,
                "description": "Time-Out Counter Enable\n1 = Enable RX DMA.\n0 = Disable RX DMA."
              }
            },
            "UA_FCR": {
              "RFR": {
                "bit": 1,
                "description": "Rx Field Software Reset\nWhen Rx_RST is set, all the bytes in the transmit FIFO and Rx internal state machine are cleared.\n0 = Writing 0 to this bit has no effect.\n1 = Writing 1 to this bit will reset the Rx internal state machine and pointers.\nNote: This bit will auto clear needs at least 3 UART engine clock cycles."
              },
              "TFR": {
                "bit": 2,
                "description": "Tx Field Software Reset\nWhen Tx_RST is set, all the bytes in the transmit FIFO and Tx internal state machine are cleared.\n0 = Writing 0 to this bit has no effect.\n1 = Writing 1 to this bit will reset the Tx internal state machine and pointers.\nNote: This bit will auto clear needs at least 3 UART engine clock cycles."
              },
              "RFITL": {
                "bit": 4,
                "description": "Rx FIFO Interrupt (INT_RDA) Trigger Level \nWhen the number of bytes in the receive FIFO equals the RFITL then the RDA_IF will be set (if IER [RDA_IEN] is enable, an interrupt will generated).\nRFITL\tINTR_RDA Trigger Level (Bytes)\t\n0000\t01\t\n0001\t04\t\n0010\t08\t\n0011\t14\t\n0100\t30/14 (High Speed/Normal Speed)\t\n0101\t46/14 (High Speed/Normal Speed)\t\n0110\t62/14 (High Speed/Normal Speed)\t\nothers\t62/14 (High Speed/Normal Speed)",
                "width": 4
              },
              "RX_DIS": {
                "bit": 8,
                "description": "Receiver Disable register\nThe receiver is disabled or not (set 1 is disable receiver)\n1 = Disable Receiver.\n0 = Enable Receiver.\nNote: This field is used for RS-485 Normal Multi-drop mode. It should be programmed before UA_ALT_CSR [RS-485_NMM] is programmed."
              },
              "RTS_TRI_LEV": {
                "bit": 16,
                "description": "RTS Trigger Level for Auto-flow Control Use(not available in UART2 channel)\nRTS_Tri_Lev\tTrigger Level (Bytes)\t\n0000\t01\t\n0001\t04\t\n0010\t08\t\n0011\t14\t\n0100\t30/14 (High Speed/Normal Speed)\t\n0101\t46/14 (High Speed/Normal Speed)\t\n0110\t62/14 (High Speed/Normal Speed)\t\nothers\t62/14 (High Speed/Normal Speed)",
                "width": 4
              }
            },
            "UA_LCR": {
              "WLS": {
                "bit": 0,
                "description": "Word Length Select\nWLS[1:0]\tCharacter length\t\n00\t5 bits\t\n01\t6 bits\t\n10\t7 bits\t\n11\t8 bits",
                "width": 2
              },
              "NSB": {
                "bit": 2,
                "description": "Number of \"STOP bit\"\n0= One \"STOP bit\" is generated in the transmitted data\n1= One and a half \"STOP bit\" is generated in the transmitted data when 5-bit word length is selected;\nTwo \"STOP bit\" is generated when 6-, 7- and 8-bit word length is selected."
              },
              "PBE": {
                "bit": 3,
                "description": "Parity Bit Enable\n0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.\n1 = Parity bit is generated or checked between the \"last data word bit\" and \"stop bit\" of the serial data."
              },
              "EPE": {
                "bit": 4,
                "description": "Even Parity Enable\n0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.\n1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.\nThis bit has effect only when bit 3 (parity bit enable) is set."
              },
              "SPE": {
                "bit": 5,
                "description": "Stick Parity Enable \n0 = Disable stick parity \n1 = When bits PBE , EPE and SPE are set, the parity bit is transmitted and checked as cleared. When PBE and SPE are set and EPE is cleared, the parity bit is transmitted and checked as set."
              },
              "BCB": {
                "bit": 6,
                "description": "Break Control Bit \nWhen this bit is set to logic 1, the serial data output (TX) is forced to the Spacing State (logic 0). This bit acts only on TX and has no effect on the transmitter logic."
              }
            },
            "UA_MCR": {
              "RTS": {
                "bit": 1,
                "description": "RTS (Request-To-Send) Signal (not available in UART2 channel)\n0: Drive RTS pin to logic 1 (If the LEV_RTS set to low level triggered).\n1: Drive RTS pin to logic 0 (If the LEV_RTS set to low level triggered).\n0: Drive RTS pin to logic 0 (If the LEV_RTS set to hihg level triggered).\n1: Drive RTS pin to logic 1 (If the LEV_RTS set to high level triggered)."
              },
              "LEV_RTS": {
                "bit": 9,
                "description": "RTS Trigger Level (not available in UART2 channel)\nThis bit can change the RTS trigger level.\n0= low level triggered\n1= high level triggered"
              },
              "RTS_ST": {
                "bit": 13,
                "description": "RTS Pin State (not available in UART2 channel)\nThis bit is the output pin status of RTS."
              }
            },
            "UA_MSR": {
              "DCTSF": {
                "bit": 0,
                "description": "Detect CTS State Change Flag (not available in UART2 channel)\nThis bit is set whenever CTS input has change state, and it will generate Modem interrupt to CPU when UA_IER [Modem_IEN] is set to 1.\nNOTE: This bit is read only, but can be cleared by writing '1' to it."
              },
              "CTS_ST": {
                "bit": 4,
                "description": "CTS Pin Status (not available in UART2 channel)\nThis bit is the pin status of CTS."
              },
              "LEV_CTS": {
                "bit": 8,
                "description": "CTS Trigger Level (not available in UART2 channel)\nThis bit can change the CTS trigger level.\n0= low level triggered\n1= high level triggered"
              }
            },
            "UA_FSR": {
              "RX_OVER_IF": {
                "bit": 0,
                "description": "Rx overflow Error IF (Read Only) \nThis bit is set when Rx FIFO overflow.\nIf the number of bytes of received data is greater than Rx FIFO(UA_RBR) size, 64/16 bytes of (UA_RBR), this bit will be set.\nNOTE: This bit is read only, but can be cleared by writing '1' to it."
              },
              "RS485_ADD_DETF": {
                "bit": 3,
                "description": "RS-485 Address Byte Detection Flag (Read Only) (Low Density Only)\nThis bit is set to logic 1 and set UA_ALT_CSR [RS485_ADD_EN] whenever in RS-485 mode the receiver detect any address byte received address byte character (bit9 = 1) bit, and it is reset whenever the CPU writes 1 to this bit.\nNOTE: This field is used for RS-485 function mode.\nNOTE: This bit is read only, but can be cleared by writing '1' to it."
              },
              "PEF": {
                "bit": 4,
                "description": "Parity Error Flag\nThis bit is set to logic 1 whenever the received character does not have a valid \"parity bit\", and is reset whenever the CPU writes 1 to this bit.\nNOTE: This bit is read only, but can be cleared by writing '1' to it."
              },
              "FEF": {
                "bit": 5,
                "description": "Framing Error Flag\nThis bit is set to logic 1 whenever the received character does not have a valid \"stop bit\" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU writes 1 to this bit.\nNOTE: This bit is read only, but can be cleared by writing '1' to it."
              },
              "BIF": {
                "bit": 6,
                "description": "Break Interrupt Flag\nThis bit is set to a logic 1 whenever the received data input(Rx) is held in the \"spacing state\" (logic 0) for longer than a full word transmission time (that is, the total time of \"start bit\" + data bits + parity + stop bits) and is reset whenever the CPU writes 1 to this bit.\nNOTE: This bit is read only, but can be cleared by writing '1' to it."
              },
              "RX_POINTER": {
                "bit": 8,
                "description": "Rx FIFO pointer (Read Only)\nThis field indicates the Rx FIFO Buffer Pointer. When UART receives one byte from external device, Rx_Pointer increases one. When one byte of Rx FIFO is read by CPU, Rx_Pointer decreases one.",
                "width": 6
              },
              "RX_EMPTY": {
                "bit": 14,
                "description": "Receiver FIFO Empty (Read Only)\nThis bit initiate Rx FIFO empty or not.\nWhen the last byte of Rx FIFO has been read by CPU, hardware sets this bit high. It will be cleared when UART receives any new data."
              },
              "RX_FULL": {
                "bit": 15,
                "description": "Receiver FIFO Full (Read Only)\nThis bit initiates Rx FIFO full or not.\nThis bit is set when RX_POINTER is equal to 64/16(UART0/UART1), otherwise is cleared by hardware."
              },
              "TX_POINTER": {
                "bit": 16,
                "description": "TX FIFO Pointer (Read Only)\nThis field indicates the Tx FIFO Buffer Pointer. When CPU write one byte into UA_THR, Tx_Pointer increases one. When one byte of Tx FIFO is transferred to Transmitter Shift Register, Tx_Pointer decreases one.",
                "width": 6
              },
              "TX_EMPTY": {
                "bit": 22,
                "description": "Transmitter FIFO Empty (Read Only)\nThis bit indicates Tx FIFO empty or not.\nWhen the last byte of Tx FIFO has been transferred to Transmitter Shift Register, hardware sets this bit high. It will be cleared when writing data into THR (Tx FIFO not empty)."
              },
              "TX_FULL": {
                "bit": 23,
                "description": "Transmitter FIFO Full (Read Only)\nThis bit indicates Tx FIFO full or not.\nThis bit is set when Tx_Point is equal to 64/16(UART0/UART1), otherwise is cleared by hardware."
              },
              "TX_OVER_IF": {
                "bit": 24,
                "description": "Tx Overflow Error Interrupt Flag (Read Only)\nIf Tx FIFO(UA_THR) is full, an additional write to UA_THR will cause this bit to logic 1. \nNOTE: This bit is read only, but can be cleared by writing '1' to it."
              },
              "TE_FLAG": {
                "bit": 28,
                "description": "Transmitter Empty Flag (Read Only)\nBit is set by hardware when Tx FIFO(UA_THR) is empty and the STOP bit of the last byte has been transmitted.\nBit is cleared automatically when Tx FIFO is not empty or the last byte transmission has not completed.\nNOTE: This bit is read only."
              }
            },
            "UA_ISR": {
              "RDA_IF": {
                "bit": 0,
                "description": "Receive Data Available Interrupt Flag (Read Only).\nWhen the number of bytes in the Rx FIFO equals the RFITL then the RDA_IF will be set. If IER[RDA_IEN] is enabled, the RDA interrupt will be generated. \nNOTE: This bit is read only and it will be cleared when the number of unread bytes of Rx FIFO drops below the threshold level (RFITL)."
              },
              "THRE_IF": {
                "bit": 1,
                "description": "Transmit Holding Register Empty Interrupt Flag (Read Only). \nThis bit is set when the last data of TX FIFO is transferred to Transmitter Shift Register. If UA_IER[THRE_IEN] is enabled, the THRE interrupt will be generated.\nNOTE: This bit is read only and it will be cleared when writing data into THR (TX FIFO not empty)."
              },
              "RLS_IF": {
                "bit": 2,
                "description": "Receive Line Interrupt Flag (Read Only).\nThis bit is set when the Rx receive data have parity error, framing error or break error (at least one of 3 bits, BIF, FEF and PEF, is set). If IER[RLS_IEN] is enabled, the RLS interrupt will be generated.\nNOTE: This bit is read only and reset to 0 when all bits of BIF, FEF and PEF are cleared.\nNOTE: When in RS-485 function mode, this field include \"receiver detect any address byte received address byte character (bit9 = 1') bit. \""
              },
              "MODEM_IF": {
                "bit": 3,
                "description": "MODEM Interrupt Flag (Read Only) (not available in UART2 channel)\nThis bit is set when the CTS pin has state change(DCTSF=1). if UA_IER[Modem_IEN] is enabled, the Modem interrupt will be generated.\nNOTE: This bit is read only and reset to 0 when bit DCTSF is cleared by a write 1 on DCTSF."
              },
              "TOUT_IF": {
                "bit": 4,
                "description": "Time Out Interrupt Flag (Read Only)\nThis bit is set when the RX FIFO is not empty and no activities occurres in the RX FIFO and the time out counter equal to TOIC. If IER[Tout_IEN] is enabled, the Tout interrupt will be generated. \nNOTE: This bit is read only and user can read UA_RBR (Rx is in active) to clear it."
              },
              "BUF_ERR_IF": {
                "bit": 5,
                "description": "Buffer Error Interrupt Flag (Read Only)\nThis bit is set when the TX or RX FIFO overflows (TX_Over_IF or RX_Over_IF is set). When BUF_ERR_IF is set, the transfer maybe is not correct. If UA_IER[BUF_ERR_IEN] is enabled, the buffer error interrupt will be generated.\nNOTE: This bit is cleared when both TX_OVER_IF and RX_OVER_IF are cleared."
              },
              "LIN_RX_BREAK_IF": {
                "bit": 7,
                "description": "LIN Bus RX Break Field Detected Flag\nThis bit is set when RX received LIN Break Field. If UA_IER[LIN_RX_BRK_IEN] is enabled the LIN RX Break interrupt will be generated.\nNOTE: This bit is read only and user can write 1 to clear it."
              },
              "RDA_INT": {
                "bit": 8,
                "description": "Receive Data Available Interrupt Indicator (INT_RDA).\nThis bit is set if RDA_IEN and RDA_IF are both set to 1.\n1 = The RDA interrupt is generated.\n0 = No RDA interrupt is generated ."
              },
              "THRE_INT": {
                "bit": 9,
                "description": "Transmit Holding Register Empty Interrupt Indicator (INT_THRE).\nThis bit is set if THRE_IEN and THRE_IF are both set to 1.\n1 = The THRE interrupt is generated.\n0 = No THRE interrupt is generated."
              },
              "RLS_INT": {
                "bit": 10,
                "description": "Receive Line Status Interrupt Indicator to (INT_RLS).\nThis bit is set if RLS_IEN and RLS_IF are both set to 1.\n1 = The RLS interrupt is generated.\n0 = No RLS interrupt is generated."
              },
              "MODEM_INT": {
                "bit": 11,
                "description": "MODEM Status Interrupt Indicator to (INT_MOS).\nThis bit is set if MODEM_IEN and MODEM_IF are both set to 1..\n1 = The Modem interrupt is generated.\n0 = No Modem interrupt is generated."
              },
              "TOUT_INT": {
                "bit": 12,
                "description": "Time Out Interrupt Indicator (INT_Tout)\nThis bit is set if TOUT_IEN and TOUT_IF are both set to 1.\n1 = The Tout interrupt is generated.\n0 = No Tout interrupt is generated."
              },
              "BUF_ERR_INT": {
                "bit": 13,
                "description": "Buffer Error Interrupt Indicator (INT_Buf_err)\nThis bit is set if BUF_ERR_IEN and BUF_ERR_IF are both set to 1.\n1 = The buffer error interrupt is generated.\n0 = No buffer error interrupt is generated."
              },
              "LIN_RX_BREAK_INT": {
                "bit": 15,
                "description": "LIN Bus Rx Break Field Detected Interrupt Indicator \nThis bit is set if LIN_RX_BRK_IEN and LIN_RX_BREAK_IF are both set to 1.\n1 = The LIN RX Break interrupt is generated.\n0 = No LIN RX Break interrupt is generated."
              },
              "HW_RLS_IF": {
                "bit": 18,
                "description": "In DMA mode, Receive Line Status Flag (Read Only)\nThis bit is set when the Rx receive data have parity error, framing error or break error (at least one of 3 bits, BIF, FEF and PEF, is set). If IER[RLS_IEN] is enabled, the RLS interrupt will be generated.\nNOTE: This bit is read only and reset to 0 when all bits of BIF, FEF and PEF are cleared."
              },
              "HW_MODEM_IF": {
                "bit": 19,
                "description": "In DMA mode, MODEM Interrupt Flag (Read Only) (not available in UART2 channel)\nThis bit is set when the CTS pin has state change(DCTSF=1). if IER[Modem_IEN] is enabled, the Modem interrupt will be generated.\nNOTE: This bit is read only and reset to 0 when bit DCTSF is cleared by a write 1 on DCTSF."
              },
              "HW_TOUT_IF": {
                "bit": 20,
                "description": "In DMA mode, Time out Interrupt Flag (Read Only)\nThis bit is set when the Rx FIFO is not empty and no activities occurres in the Rx FIFO and the time out counter equal to TOIC. If IER[Tout_IEN] is enabled, the Tout interrupt will be generated. \nNOTE: This bit is read only and user can read UA_RBR (Rx is in active) to clear it."
              },
              "HW_BUF_ERR_IF": {
                "bit": 21,
                "description": "In DMA mode, Buffer Error Interrupt Flag (Read Only)\nThis bit is set when the Tx or Rx FIFO overflows (Tx_Over_IF or Rx_Over_IF is set). When Buf_Err_IF is set, the transfer maybe is not correct. If IER[Buf_Err_IEN] is enabled, the buffer error interrupt will be generated.\nNOTE: This bit is cleared when both Tx_Over_IF and Rx_Over_IF are cleared."
              },
              "HW_LIN_RX_BREAK_IF": {
                "bit": 23,
                "description": "In DMA mode, LIN Bus Rx Break Field Detect Interrupt Flag\nThis bit is set when Rx received LIN Break Field. If IER[LIN_RX_BRK_IEN] is enabled the LIN RX Break interrupt will be generated.\nNOTE: This bit is read only and user can write 1 to clear it."
              },
              "HW_RLS_INT": {
                "bit": 26,
                "description": "In DMA mode, Receive Line Status Interrupt Indicator (INT_RLS).\nThis bit is set if RLS_IEN and HW_RLS_IF are both set to 1.\n1 = The RLS interrupt is generated in DMA mode.\n0 = No RLS interrupt is generated in DMA mode."
              },
              "HW_MODEM_INT": {
                "bit": 27,
                "description": "In DMA mode, MODEM Status Interrupt Indicator (INT_MOS)(not available in UART2 channel).\nThis bit is set if MODEM_IEN and HW_MODEM_IF are both set to 1.\n1 = The Modem interrupt is generated in DMA mode.\n0 = No Modem interrupt is generated in DMA mode."
              },
              "HW_TOUT_INT": {
                "bit": 28,
                "description": "In DMA mode, Time Out Interrupt Indicator (INT_Tout)\nThis bit is set if TOUT_IEN and HW_TOUT_IF are both set to 1.\n1 = The Tout interrupt is generated in DMA mode.\n0 = No Tout interrupt is generated in DMA mode."
              },
              "HW_BUF_ERR_INT": {
                "bit": 29,
                "description": "In DMA mode, Buffer Error Interrupt Indicator(INT_Buf_err)\nThis bit is set if BUF_ERR_IEN and HW_BUF_ERR_IF are both set to 1.\n1 = The buffer error interrupt is generated in DMA mode.\n0 = No buffer error interrupt is generated in DMA mode."
              },
              "HW_LIN_RX_BREAK_INT": {
                "bit": 31,
                "description": "In DMA mode, LIN Bus Rx Break Field Detected Interrupt Indicator\nThis bit is set if LIN_RX_BRK_IEN and HW_LIN_RX_BREAK_IF are both set to 1.\n1 = The LIN RX Break interrupt is generated in DMA mode.\n0 = No LIN RX Break interrupt is generated in DMA mode."
              }
            },
            "UA_TOR": {
              "TOIC": {
                "bit": 0,
                "description": "Time Out Interrupt Comparator\nThe time out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (INTR_TOUT) is generated if UA_IER [RTO_IEN]. A new incoming data word or RX FIFO empty clears INTR_TOUT.",
                "width": 7
              },
              "DLY": {
                "bit": 8,
                "description": "TX Delay time value (Low Density Only)\nThis field is use to programming the transfer delay time between the last stop bit and next start bit.",
                "width": 8
              }
            },
            "UA_BAUD": {
              "BRD": {
                "bit": 0,
                "description": "Baud Rate Divider \nThe field indicated the baud rate divider",
                "width": 16
              },
              "DIVIDER_X": {
                "bit": 24,
                "description": "Divider X\nThe baud rate divider M = X+1.",
                "width": 4
              },
              "DIV_X_ONE": {
                "bit": 28,
                "description": "Divider X equal 1\n0 = Divider M = X (the equation of M = X+1, but Divider_X[27:24] must > =8)\n1 = Divider M = 1 (the equation of M = 1, but BRD[15:0] must >=3).\nMode\tDIV_X_EN \tDIV_X_ONE \tDIVIDER X \tBRD \tBaud rate equation \t\n0 \tDisable \t0 \tB\tA\tUART_CLK / [16 * (A+2)]\t\n1 \tEnable \t0 \tB\tA\tUART_CLK/[(B+1)*(A+2)],B must >= 8\t\n2 \tEnable \t1\tDon't Care\tA\tUART_CLK / (A+2), A must >=3"
              },
              "DIV_X_EN": {
                "bit": 29,
                "description": "Divider X Enable\nThe BRD = Baud Rate Divider, and the baud rate equation is \nBaud Rate = Clock / [ M * (BRD + 2) ] ; The default value of M is 16.\n0 = Disable divider X (the equation of M = 16)\n1 = Enable divider X (the equation of M = X+1, but Divider_X[27:24 must > =8).\nNOTE: When in IrDA mode, this bit must disable.\nMode\tDIV_X_EN \tDIV_X_ONE \tDIVIDER X \tBRD \tBaud rate equation \t\n0 \tDisable \t0 \tB\tA\tUART_CLK / [16 * (A+2)]\t\n1 \tEnable \t0 \tB\tA\tUART_CLK/[(B+1)*(A+2)],B must >= 8\t\n2 \tEnable \t1\tDon't Care\tA\tUART_CLK / (A+2), A must >=3"
              }
            },
            "UA_IRCR": {
              "TX_SELECT": {
                "bit": 1,
                "description": "Enable IrDA Receiver\n1: Enable IrDA transmitter\n0: Enable IrDA receiver"
              },
              "INV_TX": {
                "bit": 5,
                "description": "INV_TX\n1= Inverse TX output signal\n0= No inversion"
              },
              "INV_RX": {
                "bit": 6,
                "description": "INV_RX\n1= Inverse RX input signal\n0= No inversion"
              }
            },
            "UA_ALT_CSR": {
              "UA_LIN_BKFL": {
                "bit": 0,
                "description": "UART LIN Break Field Length\nThis field indicates a 4-bit LIN TX break field count.\nNOTE: This break field length is UA_LIN_BKFL + 2",
                "width": 4
              },
              "LIN_RX_EN": {
                "bit": 6,
                "description": "LIN RX Enable\n1 = Enable LIN RX mode.\n0 = Disable LIN RX mode."
              },
              "LIN_TX_EN": {
                "bit": 7,
                "description": "LIN TX Break Mode Enable\n1 = Enable LIN TX Break mode.\n0 = Disable LIN TX Break mode.\nNOTE: When TX break field transfer operation finish, this will be cleared automatically."
              },
              "RS485_NMM": {
                "bit": 8,
                "description": "RS-485 Normal Multi-drop Operation Mode (NMM) (Low Density Only)\n1 = Enable RS-485 Normal Multi-drop Operation Mode (NMM).\n0 = Disable RS-485 Normal Multi-drop Operation Mode (NMM).\nNote: It can't be active with RS485_AAD operation mode."
              },
              "RS485_AAD": {
                "bit": 9,
                "description": "RS-485 Auto Address Detection Operation Mode (AAD) (Low Density Only)\n1 = Enable RS-485 Auto Address Detection Operation Mode (AAD).\n0 = Disable RS-485 Auto Address Detection Operation Mode (AAD).\nNote: It can't be active with RS485_NMM operation mode."
              },
              "RS485_AUD": {
                "bit": 10,
                "description": "RS-485 Auto Direction Mode (AUD) (Low Density Only)\n1 = Enable RS-485 Auto Direction Operation Mode (AUO).\n0 = Disable RS-485 Auto Direction Operation Mode (AUO).\nNote:This field is used for RS-485 any operation mode.\nNote: It can be active with RS-485_AAD or RS485_NMM operation mode."
              },
              "RS485_ADD_EN": {
                "bit": 15,
                "description": "RS-485 Address Detection Enable (Low Density Only)\n1 = Enable address detection mode.\n0 = Disable address detection mode.\nNote: This field is used for RS485 any operation mode."
              },
              "ADDR_MATCH": {
                "bit": 24,
                "description": "Address match value register (Low Density Only)\nThis field contains the RS-485 address match values.\nNote: This field is used for RS-485 auto address detection mode.",
                "width": 8
              }
            },
            "UA_FUN_SEL": {
              "FUN_SEL": {
                "bit": 0,
                "description": "Function Select Enable\n00 = UART Function\n01 = Enable LIN Function\n10 = Enable IrDA Function\n11 = Enable RS-485 Function (Low Density Only)",
                "width": 2
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB",
              "base": "0x40060000"
            }
          ],
          "registers": {
            "USB_INTEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Enable Flag"
            },
            "USB_INTSTS": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Event Flag"
            },
            "USB_FADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Function Address"
            },
            "USB_EPSTS": {
              "offset": "0x0C",
              "size": 32,
              "description": "System state"
            },
            "USB_ATTR": {
              "offset": "0x10",
              "size": 32,
              "description": "Bus state & attribution"
            },
            "USB_FLDET": {
              "offset": "0x14",
              "size": 32,
              "description": "Device Floating Detected"
            },
            "USB_BUFSEG": {
              "offset": "0x18",
              "size": 32,
              "description": "Buffer Segmentation"
            },
            "USB_BUFSEG0": {
              "offset": "0x20",
              "size": 32,
              "description": "Buffer Segmentation of endpoint 0"
            },
            "USB_MXPLD0": {
              "offset": "0x24",
              "size": 32,
              "description": "Maximal payload of endpoint 0"
            },
            "USB_CFG0": {
              "offset": "0x28",
              "size": 32,
              "description": "Configuration of endpoint 0"
            },
            "USB_CFGP0": {
              "offset": "0x2C",
              "size": 32,
              "description": "stall control register and In/out ready clear flag of endpoint 0"
            },
            "USB_BUFSEG1": {
              "offset": "0x30",
              "size": 32,
              "description": "Buffer Segmentation of endpoint 1"
            },
            "USB_MXPLD1": {
              "offset": "0x34",
              "size": 32,
              "description": "Maximal payload of endpoint 1"
            },
            "USB_CFG1": {
              "offset": "0x38",
              "size": 32,
              "description": "Configuration of endpoint 1"
            },
            "USB_CFGP1": {
              "offset": "0x3C",
              "size": 32,
              "description": "stall control register and In/out ready clear flag of endpoint 1"
            },
            "USB_BUFSEG2": {
              "offset": "0x40",
              "size": 32,
              "description": "Buffer Segmentation of endpoint 2"
            },
            "USB_MXPLD2": {
              "offset": "0x44",
              "size": 32,
              "description": "Maximal payload of endpoint 2"
            },
            "USB_CFG2": {
              "offset": "0x48",
              "size": 32,
              "description": "Configuration of endpoint 2"
            },
            "USB_CFGP2": {
              "offset": "0x4C",
              "size": 32,
              "description": "stall control register and In/out ready clear flag of endpoint 2"
            },
            "USB_BUFSEG3": {
              "offset": "0x50",
              "size": 32,
              "description": "Buffer Segmentation of endpoint 3"
            },
            "USB_MXPLD3": {
              "offset": "0x54",
              "size": 32,
              "description": "Maximal payload of endpoint 3"
            },
            "USB_CFG3": {
              "offset": "0x58",
              "size": 32,
              "description": "Configuration of endpoint 3"
            },
            "USB_CFGP3": {
              "offset": "0x5C",
              "size": 32,
              "description": "stall control register and In/out ready clear flag of endpoint 3"
            },
            "USB_BUFSEG4": {
              "offset": "0x60",
              "size": 32,
              "description": "Buffer Segmentation of endpoint 4"
            },
            "USB_MXPLD4": {
              "offset": "0x64",
              "size": 32,
              "description": "Maximal payload of endpoint 4"
            },
            "USB_CFG4": {
              "offset": "0x68",
              "size": 32,
              "description": "Configuration of endpoint 4"
            },
            "USB_CFGP4": {
              "offset": "0x6C",
              "size": 32,
              "description": "stall control register and In/out ready clear flag of endpoint 4"
            },
            "USB_BUFSEG5": {
              "offset": "0x70",
              "size": 32,
              "description": "Buffer Segmentation of endpoint 5"
            },
            "USB_MXPLD5": {
              "offset": "0x74",
              "size": 32,
              "description": "Maximal payload of endpoint 5"
            },
            "USB_CFG5": {
              "offset": "0x78",
              "size": 32,
              "description": "Configuration of endpoint 5"
            },
            "USB_CFGP5": {
              "offset": "0x7C",
              "size": 32,
              "description": "In ready clear flag of endpoint 5"
            },
            "USB_DRVSE0": {
              "offset": "0x90",
              "size": 32,
              "description": "Drive Single Ended Zero (SE0) in USB Bus"
            },
            "USB_PDMA": {
              "offset": "0xA4",
              "size": 32,
              "description": "New description for register"
            }
          },
          "bits": {
            "USB_INTEN": {
              "BUS_IE": {
                "bit": 0,
                "description": "1/0: Enable/disable BUS event interrupt."
              },
              "USB_IE": {
                "bit": 1,
                "description": "1/0: Enable/disable USB event interrupt."
              },
              "FLDET_IE": {
                "bit": 2,
                "description": "1/0: Enable/disable Floating detect Interrupt"
              },
              "WAKEUP_IE": {
                "bit": 3,
                "description": "1/0: Enable/disable Wakeup Interrupt."
              },
              "WAKEUP_EN": {
                "bit": 8,
                "description": "1/0: Enable/Disable USB wakeup function"
              },
              "INNAK_EN": {
                "bit": 15,
                "description": "1 = The NAK status is updated into the endpoint status register, USB_EPSTS, when it is set to 1 and there is NAK response in IN token. It also enable the interrupt event when the device responds NAK after receiving IN token.\n0 = The NAK status doesn't be updated into the endpoint status register when it was set to 0. It also disable the interrupt event when device responds NAK after receiving IN token"
              }
            },
            "USB_INTSTS": {
              "BUS_STS": {
                "bit": 0,
                "description": "The BUS event means that there is one of the suspense or the resume function in the bus.\n1 = Bus event occurred; check USB_ATTR[3:0] to know which kind of bus event was occurred, cleared by write 1 to USB_INTSTS[0].\n0 = No any BUS event is occurred"
              },
              "USB_STS": {
                "bit": 1,
                "description": "The USB event includes the Setup Token, IN Token, OUT ACK, ISO IN, or ISO OUT events in the bus.\n1 = USB event occurred, check EPSTS0~5[2:0] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[1] or EPSTS0~5 and SETUP (USB_INTSTS[31])\n0 = No any USB event is occurred"
              },
              "FLDET_STS": {
                "bit": 2,
                "description": "1 = There is attached/detached event in the USB bus and it is cleared by write 1 to USB_INTSTS[2].\n0 = There is not attached/detached event in the USB"
              },
              "WAKEUP_STS": {
                "bit": 3,
                "description": "1 = Wakeup event occurred, cleared by write 1 to USB_INTSTS[3]\n0 = No Wakeup event is occurred"
              },
              "EPEVT0": {
                "bit": 16,
                "description": "1 = USB event occurred on Endpoint 0, check USB_EPSTS[10:8] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[16] or USB_INTSTS[1]\n0 = No event occurred in endpoint 0"
              },
              "EPEVT1": {
                "bit": 17,
                "description": "1 = USB event occurred on Endpoint 1, check USB_EPSTS[13:11] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[17] or USB_INTSTS[1]\n0 = No event occurred in endpoint 1"
              },
              "EPEVT2": {
                "bit": 18,
                "description": "1 = USB event occurred on Endpoint 2, check USB_EPSTS[16:14] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[18] or USB_INTSTS[1]\n0 = No event occurred in endpoint 2"
              },
              "EPEVT3": {
                "bit": 19,
                "description": "1 = USB event occurred on Endpoint 3, check USB_EPSTS[19:17] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[19] or USB_INTSTS[1]\n0 = No event occurred in endpoint 3"
              },
              "EPEVT4": {
                "bit": 20,
                "description": "1 = USB event occurred on Endpoint 4, check USB_EPSTS[22:20] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[20] or USB_INTSTS[1]\n0 = No event occurred in endpoint 4"
              },
              "EPEVT5": {
                "bit": 21,
                "description": "1 = USB event occurred on Endpoint 5, check USB_EPSTS[25:23] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[21] or USB_INTSTS[1]\n0 = No event occurred in endpoint 5"
              },
              "SETUP": {
                "bit": 31,
                "description": "1 = Setup event occurred, cleared by write 1 to USB_INTSTS[31]\n0 = No Setup event"
              }
            },
            "USB_FADDR": {
              "FADDR": {
                "bit": 0,
                "description": "Function Address of this USB device.",
                "width": 7
              }
            },
            "USB_EPSTS": {
              "OVERRUN": {
                "bit": 7,
                "description": "It indicates that the received data is over the maximum payload number or not.\n1 = It indicates that the Out Data more than the Max Payload in MXPLD register or the Setup Data more than 8 Bytes\n0 = No overrun"
              },
              "EPSTS0": {
                "bit": 8,
                "description": "These bits are used to indicate the current status of this endpoint\n000 = In ACK\n001 = In NAK\n010 = Out Packet Data0 ACK\n110 = Out Packet Data1 ACK\n011 = Setup ACK\n111 = Isochronous transfer end",
                "width": 3
              },
              "EPSTS1": {
                "bit": 11,
                "description": "These bits are used to indicate the current status of this endpoint\n000 = In ACK\n001 = In NAK\n010 = Out Packet Data0 ACK\n110 = Out Packet Data1 ACK\n011 = Setup ACK\n111 = Isochronous transfer end",
                "width": 3
              },
              "EPSTS2": {
                "bit": 14,
                "description": "These bits are used to indicate the current status of this endpoint\n000 = In ACK\n001 = In NAK\n010 = Out Packet Data0 ACK\n110 = Out Packet Data1 ACK\n011 = Setup ACK\n111 = Isochronous transfer end",
                "width": 3
              },
              "EPSTS3": {
                "bit": 17,
                "description": "These bits are used to indicate the current status of this endpoint\n000 = In ACK\n001 = In NAK\n010 = Out Packet Data0 ACK\n110 = Out Packet Data1 ACK\n011 = Setup ACK\n111 = Isochronous transfer end",
                "width": 3
              },
              "EPSTS4": {
                "bit": 20,
                "description": "These bits are used to indicate the current status of this endpoint\n000 = In ACK\n001 = In NAK\n010 = Out Packet Data0 ACK\n110 = Out Packet Data1 ACK\n011 = Setup ACK\n111 = Isochronous transfer end",
                "width": 3
              },
              "EPSTS5": {
                "bit": 23,
                "description": "These bits are used to indicate the current status of this endpoint\n000 = In ACK\n001 = In NAK\n010 = Out Packet Data0 ACK\n110 = Out Packet Data1 ACK\n011 = Setup ACK\n111 = Isochronous transfer end",
                "width": 3
              }
            },
            "USB_ATTR": {
              "USBRST": {
                "bit": 0,
                "description": "1: Bus reset when SE0(single-ended 0) more than 2.5uS.\n0: Bus no reset."
              },
              "SUSPEND": {
                "bit": 1,
                "description": "1: Bus idle more than 3mS, either cable is plugged off or host is sleeping.\n0: Bus no suspend."
              },
              "RESUME": {
                "bit": 2,
                "description": "1: Resume from suspension\n0: No bus resume."
              },
              "TIMEOUT": {
                "bit": 3,
                "description": "1: No response more than 18 bits time\n0: No time out."
              },
              "PHY_EN": {
                "bit": 4,
                "description": "1: Enable PHY transceiver function.\n0: Disable PHY transceiver function."
              },
              "RWAKEUP": {
                "bit": 5,
                "description": "1: Force USB bus to K state, used for remote wake-up.\n0: Release the USB bus from K state."
              },
              "USB_EN": {
                "bit": 7,
                "description": "1: Enable USB controller.\n0: Disable USB controller."
              },
              "DPPU_EN": {
                "bit": 8,
                "description": "Pull-up resistor on USB_DP enable bit\n1: Enable\n0: Disable"
              },
              "PWRDN": {
                "bit": 9,
                "description": "1: Turn-on related circuit of PHY transceiver\n0: power-down related circuit of PHY transceiver"
              },
              "BYTEM": {
                "bit": 10,
                "description": "1: Byte Mode. The size of the transfer from CPU to USB SRAM can be Byte only.\n0: Word Mode. The size of the transfer from CPU to USB SRAM can be Word. only"
              }
            },
            "USB_FLDET": {
              "FLDET": {
                "bit": 0,
                "description": "1: When the controller is attached into the BUS, this bit will be set as 1\n0: The controller didn't attached into the USB host"
              }
            },
            "USB_BUFSEG": {
              "BUFSEG": {
                "bit": 3,
                "description": "It is used to indicate the offset address for the Setup token with the USB SRAM starting address. The effective starting address is\nUSB_SRAM address + { BUFSEG[8:3], 3'b000}\nWhere the USB_SRAM address = 0x40060100h.\nNote: It is used for Setup token only.",
                "width": 6
              }
            },
            "USB_BUFSEG0": {
              "BUFSEG0": {
                "bit": 3,
                "description": "It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is:\nUSB_SRAM address + { BUFSEG0[8:3], 3'b000}\nWhere the USB_SRAM address = 0x40060100h.\nRefer to section 5.4.4.7 for the endpoint SRAM structure and its description.",
                "width": 6
              }
            },
            "USB_MXPLD0": {
              "MXPLD": {
                "bit": 0,
                "description": "It is used to define the data length which is transmitted to host (IN token) or the actual data length which is received from the host (OUT token). It also used to indicate that the endpoint is ready to be transmitted in IN token or received in OUT token.\n(1). When the register is written by CPU, For IN token, the value of MXPLD is used to define the data length to be transmitted and indicate the data buffer is ready. For OUT token, it means that the controller is ready to receive data from the host and the value of MXPLD is the maximal data length comes from host.\n(2). When the register is read by CPU, For IN token, the value of MXPLD is indicated the data length be transmitted to host. For OUT token, the value of MXPLD is indicated the actual data length receiving from host.\nNote that once MXPLD is written, the data packets will be transmitted/received immediately after IN/OUT token arrived.",
                "width": 9
              }
            },
            "USB_CFG0": {
              "EP_NUM": {
                "bit": 0,
                "description": "These bits are used to define the endpoint number of the current endpoint.",
                "width": 4
              },
              "ISOCH": {
                "bit": 4,
                "description": "This bit is used to set the endpoint as Isochronous endpoint, no handshake.\n1: Isochronous endpoint\n0: No Isochronous endpoint"
              },
              "STATE": {
                "bit": 5,
                "description": "00 = Endpoint is disabled\n01 = OUT endpoint\n10 = IN endpoint\n11 = Undefined",
                "width": 2
              },
              "DSQ_SYNC": {
                "bit": 7,
                "description": "1 = DATA1 PID\n0 = DATA0 PID\nIt is used to specify the DATA0 or DATA1 PID in the following IN token transaction. H/W will toggle automatically in IN token base on the bit."
              },
              "CSTALL": {
                "bit": 9,
                "description": "1 = Clear the device to response STALL handshake in setup stage\n0 = Disable the device to clear the STALL handshake in setup stage"
              }
            },
            "USB_CFGP0": {
              "CLRRDY": {
                "bit": 0,
                "description": "When the MXPLD register is set by user, it means that the endpoint is ready to transmit or receive data. If the user wants to turn off this transaction before the transaction start, users can set this bit to 1 to turn it off and it is auto clear to 0.\nFor IN token, write 1 is used to clear the IN token had ready to transmit the data to USB.\nFor OUT token, write 1 is used to clear the OUT token had ready to receive the data from USB.\nThis bit is write 1 only and it is always 0 when it was read back."
              },
              "SSTALL": {
                "bit": 1,
                "description": "1 = Set the device to respond STALL automatically\n0 = Disable the device to response STALL"
              }
            },
            "USB_BUFSEG1": {
              "BUFSEG1": {
                "bit": 3,
                "description": "It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is:\nUSB_SRAM address + { BUFSEG1[8:3], 3'b000}\nWhere the USB_SRAM address = 0x40060100h.\nRefer to section 5.4.4.7 for the endpoint SRAM structure and its description.",
                "width": 6
              }
            },
            "USB_MXPLD1": {
              "MXPLD": {
                "bit": 0,
                "description": "It is used to define the data length which is transmitted to host (IN token) or the actual data length which is received from the host (OUT token). It also used to indicate that the endpoint is ready to be transmitted in IN token or received in OUT token.\n(1). When the register is written by CPU, For IN token, the value of MXPLD is used to define the data length to be transmitted and indicate the data buffer is ready. For OUT token, it means that the controller is ready to receive data from the host and the value of MXPLD is the maximal data length comes from host.\n(2). When the register is read by CPU, For IN token, the value of MXPLD is indicated the data length be transmitted to host. For OUT token, the value of MXPLD is indicated the actual data length receiving from host.\nNote that once MXPLD is written, the data packets will be transmitted/received immediately after IN/OUT token arrived.",
                "width": 9
              }
            },
            "USB_CFG1": {
              "EP_NUM": {
                "bit": 0,
                "description": "These bits are used to define the endpoint number of the current endpoint.",
                "width": 4
              },
              "ISOCH": {
                "bit": 4,
                "description": "This bit is used to set the endpoint as Isochronous endpoint, no handshake.\n1: Isochronous endpoint\n0: No Isochronous endpoint"
              },
              "STATE": {
                "bit": 5,
                "description": "00 = Endpoint is disabled\n01 = OUT endpoint\n10 = IN endpoint\n11 = Undefined",
                "width": 2
              },
              "DSQ_SYNC": {
                "bit": 7,
                "description": "1 = DATA1 PID\n0 = DATA0 PID\nIt is used to specify the DATA0 or DATA1 PID in the following IN token transaction. H/W will toggle automatically in IN token base on the bit."
              },
              "CSTALL": {
                "bit": 9,
                "description": "1 = Clear the device to response STALL handshake in setup stage\n0 = Disable the device to clear the STALL handshake in setup stage"
              }
            },
            "USB_CFGP1": {
              "CLRRDY": {
                "bit": 0,
                "description": "When the MXPLD register is set by user, it means that the endpoint is ready to transmit or receive data. If the user wants to turn off this transaction before the transaction start, users can set this bit to 1 to turn it off and it is auto clear to 0.\nFor IN token, write 1 is used to clear the IN token had ready to transmit the data to USB.\nFor OUT token, write 1 is used to clear the OUT token had ready to receive the data from USB.\nThis bit is write 1 only and it is always 0 when it was read back."
              },
              "SSTALL": {
                "bit": 1,
                "description": "1 = Set the device to respond STALL automatically\n0 = Disable the device to response STALL"
              }
            },
            "USB_BUFSEG2": {
              "BUFSEG2": {
                "bit": 3,
                "description": "It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is:\nUSB_SRAM address + { BUFSEG2[8:3], 3'b000}\nWhere the USB_SRAM address = 0x40060100h.\nRefer to section 5.4.4.7 for the endpoint SRAM structure and its description.",
                "width": 6
              }
            },
            "USB_MXPLD2": {
              "MXPLD": {
                "bit": 0,
                "description": "It is used to define the data length which is transmitted to host (IN token) or the actual data length which is received from the host (OUT token). It also used to indicate that the endpoint is ready to be transmitted in IN token or received in OUT token.\n(1). When the register is written by CPU, For IN token, the value of MXPLD is used to define the data length to be transmitted and indicate the data buffer is ready. For OUT token, it means that the controller is ready to receive data from the host and the value of MXPLD is the maximal data length comes from host.\n(2). When the register is read by CPU, For IN token, the value of MXPLD is indicated the data length be transmitted to host. For OUT token, the value of MXPLD is indicated the actual data length receiving from host.\nNote that once MXPLD is written, the data packets will be transmitted/received immediately after IN/OUT token arrived.",
                "width": 9
              }
            },
            "USB_CFG2": {
              "EP_NUM": {
                "bit": 0,
                "description": "These bits are used to define the endpoint number of the current endpoint.",
                "width": 4
              },
              "ISOCH": {
                "bit": 4,
                "description": "This bit is used to set the endpoint as Isochronous endpoint, no handshake.\n1: Isochronous endpoint\n0: No Isochronous endpoint"
              },
              "STATE": {
                "bit": 5,
                "description": "00 = Endpoint is disabled\n01 = OUT endpoint\n10 = IN endpoint\n11 = Undefined",
                "width": 2
              },
              "DSQ_SYNC": {
                "bit": 7,
                "description": "1 = DATA1 PID\n0 = DATA0 PID\nIt is used to specify the DATA0 or DATA1 PID in the following IN token transaction. H/W will toggle automatically in IN token base on the bit."
              },
              "CSTALL": {
                "bit": 9,
                "description": "1 = Clear the device to response STALL handshake in setup stage\n0 = Disable the device to clear the STALL handshake in setup stage"
              }
            },
            "USB_CFGP2": {
              "CLRRDY": {
                "bit": 0,
                "description": "When the MXPLD register is set by user, it means that the endpoint is ready to transmit or receive data. If the user wants to turn off this transaction before the transaction start, users can set this bit to 1 to turn it off and it is auto clear to 0.\nFor IN token, write 1 is used to clear the IN token had ready to transmit the data to USB.\nFor OUT token, write 1 is used to clear the OUT token had ready to receive the data from USB.\nThis bit is write 1 only and it is always 0 when it was read back."
              },
              "SSTALL": {
                "bit": 1,
                "description": "1 = Set the device to respond STALL automatically\n0 = Disable the device to response STALL"
              }
            },
            "USB_BUFSEG3": {
              "BUFSEG3": {
                "bit": 3,
                "description": "It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is:\nUSB_SRAM address + { BUFSEG3[8:3], 3'b000}\nWhere the USB_SRAM address = 0x40060100h.\nRefer to section 5.4.4.7 for the endpoint SRAM structure and its description.",
                "width": 6
              }
            },
            "USB_MXPLD3": {
              "MXPLD": {
                "bit": 0,
                "description": "It is used to define the data length which is transmitted to host (IN token) or the actual data length which is received from the host (OUT token). It also used to indicate that the endpoint is ready to be transmitted in IN token or received in OUT token.\n(1). When the register is written by CPU, For IN token, the value of MXPLD is used to define the data length to be transmitted and indicate the data buffer is ready. For OUT token, it means that the controller is ready to receive data from the host and the value of MXPLD is the maximal data length comes from host.\n(2). When the register is read by CPU, For IN token, the value of MXPLD is indicated the data length be transmitted to host. For OUT token, the value of MXPLD is indicated the actual data length receiving from host.\nNote that once MXPLD is written, the data packets will be transmitted/received immediately after IN/OUT token arrived.",
                "width": 9
              }
            },
            "USB_CFG3": {
              "EP_NUM": {
                "bit": 0,
                "description": "These bits are used to define the endpoint number of the current endpoint.",
                "width": 4
              },
              "ISOCH": {
                "bit": 4,
                "description": "This bit is used to set the endpoint as Isochronous endpoint, no handshake.\n1: Isochronous endpoint\n0: No Isochronous endpoint"
              },
              "STATE": {
                "bit": 5,
                "description": "00 = Endpoint is disabled\n01 = OUT endpoint\n10 = IN endpoint\n11 = Undefined",
                "width": 2
              },
              "DSQ_SYNC": {
                "bit": 7,
                "description": "1 = DATA1 PID\n0 = DATA0 PID\nIt is used to specify the DATA0 or DATA1 PID in the following IN token transaction. H/W will toggle automatically in IN token base on the bit."
              },
              "CSTALL": {
                "bit": 9,
                "description": "1 = Clear the device to response STALL handshake in setup stage\n0 = Disable the device to clear the STALL handshake in setup stage"
              }
            },
            "USB_CFGP3": {
              "CLRRDY": {
                "bit": 0,
                "description": "When the MXPLD register is set by user, it means that the endpoint is ready to transmit or receive data. If the user wants to turn off this transaction before the transaction start, users can set this bit to 1 to turn it off and it is auto clear to 0.\nFor IN token, write 1 is used to clear the IN token had ready to transmit the data to USB.\nFor OUT token, write 1 is used to clear the OUT token had ready to receive the data from USB.\nThis bit is write 1 only and it is always 0 when it was read back."
              },
              "SSTALL": {
                "bit": 1,
                "description": "1 = Set the device to respond STALL automatically\n0 = Disable the device to response STALL"
              }
            },
            "USB_BUFSEG4": {
              "BUFSEG4": {
                "bit": 3,
                "description": "It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is:\nUSB_SRAM address + { BUFSEG4[8:3], 3'b000}\nWhere the USB_SRAM address = 0x40060100h.\nRefer to section 5.4.4.7 for the endpoint SRAM structure and its description.",
                "width": 6
              }
            },
            "USB_MXPLD4": {
              "MXPLD": {
                "bit": 0,
                "description": "It is used to define the data length which is transmitted to host (IN token) or the actual data length which is received from the host (OUT token). It also used to indicate that the endpoint is ready to be transmitted in IN token or received in OUT token.\n(1). When the register is written by CPU, For IN token, the value of MXPLD is used to define the data length to be transmitted and indicate the data buffer is ready. For OUT token, it means that the controller is ready to receive data from the host and the value of MXPLD is the maximal data length comes from host.\n(2). When the register is read by CPU, For IN token, the value of MXPLD is indicated the data length be transmitted to host. For OUT token, the value of MXPLD is indicated the actual data length receiving from host.\nNote that once MXPLD is written, the data packets will be transmitted/received immediately after IN/OUT token arrived.",
                "width": 9
              }
            },
            "USB_CFG4": {
              "EP_NUM": {
                "bit": 0,
                "description": "These bits are used to define the endpoint number of the current endpoint.",
                "width": 4
              },
              "ISOCH": {
                "bit": 4,
                "description": "This bit is used to set the endpoint as Isochronous endpoint, no handshake.\n1: Isochronous endpoint\n0: No Isochronous endpoint"
              },
              "STATE": {
                "bit": 5,
                "description": "00 = Endpoint is disabled\n01 = OUT endpoint\n10 = IN endpoint\n11 = Undefined",
                "width": 2
              },
              "DSQ_SYNC": {
                "bit": 7,
                "description": "1 = DATA1 PID\n0 = DATA0 PID\nIt is used to specify the DATA0 or DATA1 PID in the following IN token transaction. H/W will toggle automatically in IN token base on the bit."
              },
              "CSTALL": {
                "bit": 9,
                "description": "1 = Clear the device to response STALL handshake in setup stage\n0 = Disable the device to clear the STALL handshake in setup stage"
              }
            },
            "USB_CFGP4": {
              "CLRRDY": {
                "bit": 0,
                "description": "When the MXPLD register is set by user, it means that the endpoint is ready to transmit or receive data. If the user wants to turn off this transaction before the transaction start, users can set this bit to 1 to turn it off and it is auto clear to 0.\nFor IN token, write 1 is used to clear the IN token had ready to transmit the data to USB.\nFor OUT token, write 1 is used to clear the OUT token had ready to receive the data from USB.\nThis bit is write 1 only and it is always 0 when it was read back."
              },
              "SSTALL": {
                "bit": 1,
                "description": "1 = Set the device to respond STALL automatically\n0 = Disable the device to response STALL"
              }
            },
            "USB_BUFSEG5": {
              "BUFSEG5": {
                "bit": 3,
                "description": "It is used to indicate the offset address for each endpoint with the USB SRAM starting address. The effective starting address of the endpoint is:\nUSB_SRAM address + { BUFSEG5[8:3], 3'b000}\nWhere the USB_SRAM address = 0x40060100h.\nRefer to section 5.4.4.7 for the endpoint SRAM structure and its description.",
                "width": 6
              }
            },
            "USB_MXPLD5": {
              "MXPLD": {
                "bit": 0,
                "description": "It is used to define the data length which is transmitted to host (IN token) or the actual data length which is received from the host (OUT token). It also used to indicate that the endpoint is ready to be transmitted in IN token or received in OUT token.\n(1). When the register is written by CPU, For IN token, the value of MXPLD is used to define the data length to be transmitted and indicate the data buffer is ready. For OUT token, it means that the controller is ready to receive data from the host and the value of MXPLD is the maximal data length comes from host.\n(2). When the register is read by CPU, For IN token, the value of MXPLD is indicated the data length be transmitted to host. For OUT token, the value of MXPLD is indicated the actual data length receiving from host.\nNote that once MXPLD is written, the data packets will be transmitted/received immediately after IN/OUT token arrived.",
                "width": 9
              }
            },
            "USB_CFG5": {
              "EP_NUM": {
                "bit": 0,
                "description": "These bits are used to define the endpoint number of the current endpoint.",
                "width": 4
              },
              "ISOCH": {
                "bit": 4,
                "description": "This bit is used to set the endpoint as Isochronous endpoint, no handshake.\n1: Isochronous endpoint\n0: No Isochronous endpoint"
              },
              "STATE": {
                "bit": 5,
                "description": "00 = Endpoint is disabled\n01 = OUT endpoint\n10 = IN endpoint\n11 = Undefined",
                "width": 2
              },
              "DSQ_SYNC": {
                "bit": 7,
                "description": "1 = DATA1 PID\n0 = DATA0 PID\nIt is used to specify the DATA0 or DATA1 PID in the following IN token transaction. H/W will toggle automatically in IN token base on the bit."
              },
              "CSTALL": {
                "bit": 9,
                "description": "1 = Clear the device to response STALL handshake in setup stage\n0 = Disable the device to clear the STALL handshake in setup stage"
              }
            },
            "USB_CFGP5": {
              "CLRRDY": {
                "bit": 0,
                "description": "When the MXPLD register is set by user, it means that the endpoint is ready to transmit or receive data. If the user wants to turn off this transaction before the transaction start, users can set this bit to 1 to turn it off and it is auto clear to 0.\nFor IN token, write 1 is used to clear the IN token had ready to transmit the data to USB.\nFor OUT token, write 1 is used to clear the OUT token had ready to receive the data from USB.\nThis bit is write 1 only and it is always 0 when it was read back."
              },
              "SSTALL": {
                "bit": 1,
                "description": "1 = Set the device to respond STALL automatically\n0 = Disable the device to response STALL"
              }
            },
            "USB_DRVSE0": {
              "DRVSE0": {
                "bit": 0,
                "description": "The Single Ended Zero (SE0) is when both lines (USB_DP and USB_DM) are being pulled low.\n1 = Force USB PHY transceiver to drive SE0\n0 = None"
              }
            },
            "USB_PDMA": {
              "PDMA_RW": {
                "bit": 0,
                "description": "1 = The USB PDMA read data from USB buffer to memory\n0 = The USB PDMA write data from memory to USB buffer"
              },
              "PDMA_EN": {
                "bit": 1,
                "description": "1 = The PDMA function in USB is enabled\n0 = The PDMA function in USB is disabled\nThis bit will be automatically cleared after PDMA transfer done"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40004000"
            }
          ],
          "registers": {
            "WTCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Timer Control Register"
            }
          },
          "bits": {
            "WTCR": {
              "WTR": {
                "bit": 0,
                "description": "Clear Watchdog Timer (write protection bit) \nSet this bit will clear the Watchdog timer. \n0 = Writing 0 to this bit has no effect\n1 = Reset the contents of the Watchdog timer\nNOTE: This bit will auto clear after few clock cycle"
              },
              "WTRE": {
                "bit": 1,
                "description": "Watchdog Timer Reset Enable (write protection bit)\nSetting this bit will enable the Watchdog timer reset function.\n0 = Disable Watchdog timer reset function\n1 = Enable Watchdog timer reset function"
              },
              "WTRF": {
                "bit": 2,
                "description": "Watchdog Timer Reset Flag\nWhen the Watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it manually by writing 1 to it. If WTRE is disabled, then the Watchdog timer has no effect on this bit.\n0 = Watchdog timer reset did not occur\n1 = Watchdog timer reset occurs\nNOTE: This bit is cleared by writing 1 to this bit."
              },
              "WTIF": {
                "bit": 3,
                "description": "Watchdog Timer Interrupt Flag\nIf the Watchdog timer interrupt is enabled, then the hardware will set this bit to indicate that the Watchdog timer interrupt has occurred. \n0 = Watchdog timer interrupt does not occur\n1 = Watchdog timer interrupt occurs\nNOTE: This bit is cleared by writing 1 to this bit."
              },
              "WTWKE": {
                "bit": 4,
                "description": "Watchdog Timer Wakeup Function Enable bit (write protection bit)\n0 : Disable Watchdog timer Wakeup CPU function.\n1 : Enable the Wakeup function that Watchdog timer timeout can wake up CPU from power-down mode.\nNote: CHIP can wakeup by WDT only if WDT clock source select RC10K."
              },
              "WTWKF": {
                "bit": 5,
                "description": "Watchdog Timer Wakeup Flag\nIf Watchdog timer causes CPU wakes up from power-down mode, this bit will be set to high. It must be cleared by software with a write 1 to this bit.\n0 : Watchdog timer does not cause CPU wakeup.\n1 : CPU wake up from sleep or power-down mode by Watchdog timeout."
              },
              "WTIE": {
                "bit": 6,
                "description": "Watchdog Timer Interrupt Enable (write protection bit)\n0 = Disable the Watchdog timer interrupt\n1 = Enable the Watchdog timer interrupt"
              },
              "WTE": {
                "bit": 7,
                "description": "Watchdog Timer Enable (write protection bit)\n0 = Disable the Watchdog timer (This action will reset the internal counter)\n1 = Enable the Watchdog timer"
              },
              "WTIS": {
                "bit": 8,
                "description": "Watchdog Timer Interval Select (write protection bit)\nThese three bits select the timeout interval for the Watchdog timer. \nWTIS\tTimeout Interval Selection\tInterrupt Period\tWTR Timeout Interval (WDT_CLK=12MHz)\t\n000\t2^4 * WDT_CLK\t(2^4 + 1024) * WDT_CLK\t1.33 us ~ 86.67 us\t\n001\t2^6 * WDT_CLK\t(2^6 + 1024) * WDT_CLK\t5.33 us ~ 90.67 us\t\n010\t2^8 * WDT_CLK\t(2^8 + 1024) * WDT_CLK\t21.33 us ~ 106.67 us\t\n011\t2^10 * WDT_CLK\t(2^10 + 1024) * WDT_CLK\t85.33 us ~ 170.67 us\t\n100\t2^12 * WDT_CLK\t(2^12 + 1024) * WDT_CLK\t341.33 us ~ 426.67 us\t\n101\t2^14 * WDT_CLK\t(2^14 + 1024) * WDT_CLK\t1.36 ms ~ 1.45 ms\t\n110\t2^16 * WDT_CLK\t(2^16 + 1024) * WDT_CLK\t5.46 ms ~ 5.55 ms\t\n111\t2^18 * WDT_CLK\t(2^18 + 1024) * WDT_CLK\t21.84 ms ~ 21.93 ms",
                "width": 3
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 16,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          }
        ]
      }
    }
  }
}