Line 328: [NrTx Release]
Line 402: [NrTxDev is Activated] FR%d mode
Line 458: [NrTxDev] LCPU_HW_ISR_TXMOD1 slot %d, tick %d, m_currHarqBuffIdx %d, buffAccFlag 0x%08X
Line 474: [TX][HarqAckUpdateResult] txSlotIdx %d harq buffer isn't accessible
Line 629: [NrTxDev] [GAP] Clear Cfg
Line 637: [NrTxDev] [NR-WIFI Coex] Clear Cfg cfgFlag:%d subframes:%d sfn:%d
Line 644: [NrTxDev] [NR-WIFI Coex] Reset subframe and cfgFlag
Line 702: [CheckStateChange] stateChange [0x%x], o_flag_event_statechange_done[0x%x], m_TxReleaseState [%d]
Line 1403: [NrTxDev] Set URTG sfn/tti count SFN:%d, TTI:%d
Line 1458: [NrTxDev] ConfigBWP - carrier_freq[%d], systemBw[%d], scsCfg[%d], nr_ulX_bw_config[0x%08x]
Line 1768: [NrTxDev] SetHalfShifter sft_init 0x%08x, sft_delta 0x%08x
Line 1912: [NrTxDev] SetCpLength - Invalid paramter
Line 2100: [NrTxDev] SetTxFilterDelay rach:%d, normal:%d
Line 2186: [NrTxDev] SetTxProcsDelay top_ref_adv:%d, ifft_ref_adv:%d, rd_ref_adv:%d
Line 2212: [NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
Line 2227: [NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
Line 2241: [NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
Line 2249: [NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
Line 2255: [NrTxDev][CalcMaxRbIfftSize] Unavailable systemBw %d for [Fr/Scs] = [%d/%d]
Line 2368: [NrTxDev] Init system time. DL sfn:%d, tti:%d, tick:%d  UL tick:%d
Line 2410: [NrTxDev] AlignSystemTime - DL sfn:%d, tti:%d, UL sfn:%d, tti:%d
Line 2434: [NrTxDev] InitTaErrorCorrection. m_isTecEnabled:%d, m_tecTimer:%d
Line 2455: [NrTxDev] ResetTaErrorCorrection. m_tecGenSnapPrv:%d
Line 2493: [NrTxDev] SetTaErrorCorrection. currGenSnap:%d, strVal:%d, m_tecGenSnapPrv:%d, m_tecStrAcc245_76:%d, tecInst245_76:%d, m_tecTimer:%d
Line 2587: [NrTxDev] SetTadv mode:%d, tAdv:%d
Line 2641: [NrTxDev] SetRfdDMixerFOCompen dlFreq:%d, dlFreqOffset:%d, ulFreqOfs:%d
Line 2853: [NrTxDev][error] UCI TargetSlot is not matched [targetSlot %d, currSlot %d]
Line 2864: [NrTxDev][error] txSlotIdx %d's UCI encoder margin is not enough [targetSymb %d, deadLine %d, currTick %d]
Line 2971: [NrTxDev][GeneratePrMask] offsetToCarrier: %d, nBwpStartRb:%d, start tti:%d, tick:%d, end tti:%d, tick:%d
Line 2973: [NrTxDev][GeneratePrMask] PUSCH MACK DMRS type1 x11:0x%08X, x21:0x%08X, x12:0x%08X, x22:0x%08X, type2 x11:0x%08X, x21:0x%08X, x12:0x%08X, x22:0x%08X
Line 2976: [NrTxDev][GeneratePrMask] PUSCH fmt2 MASK x11:0x%08X, x21:0x%08X, x12:0x%08X, x22:0x%08X
Line 3001: [NrTxDev] Generate PR sequence start - length:%d
Line 3013: [NrTxDev] Generate PR sequence end
Line 3061: [NrTxDev] NrTx Seq Generation is not completed!
Line 3202: [NrTxDev] SetMarconiUlFr1 - mode:%d
Line 3372: [NrTxDev] SetMarconiUlFr2 - mode:%d
Line 3447: [NrTxDev] SetUlDlConfig ON  0x%08X 0x%08X 0x%08X 0x%08X 0x%08X
Line 3449: [NrTxDev] SetUlDlConfig OFF 0x%08X 0x%08X 0x%08X 0x%08X 0x%08X
Line 3551: [xPhyTest][HSPEEDY write]
Line 3555: [xPhyTest][HSPEEDY read] addr:0x%08x data:0x%08x
Line 3564: [xPhyTest][MIPI write]
Line 3570: [xPhyTest][MIPI read] ch:%d, addr:0x%08x data:0x%08x
Line 3580: [xPhyTest][register write]
Line 3584: [xPhyTest][register read] addr:0x%08x data:0x%08x
Line 3595: [xPhyTest][HSPEEDY write]
Line 3599: [xPhyTest][HSPEEDY read] addr:0x%08x data:0x%08x
Line 3608: [xPhyTest][USER write]
Line 3637: [NrTxDev] TickHwTime @61.44MHz uci 0x%08X, pucch(enc/mod)(16/16) %x, pusch(enc/mod)(16/16) %x, srs %d, Fe %d, LastUci %d, TxRxDiff(BB) %d, TxRxDiff(RFD) %d, puschEncStatus %x, puschLdpcEncStatus %x
Line 3684: [NrTxDev][MARCONI] VALID_CLK:0x%08x, DVALID_CLK:0x%08x, INTR_STS:0x%08x, CH_EN:0x%08x, CH1_STS:0x%08x, TX_CH_EN:0x%08x, TX_CH1_STS:0x%08x, FPLL_BB:0x%08x, FPLL_RFD:0x%08x, MCMU_SW_CLK_ON0:0x%08x
Line 3728: [NrTxDev] UL0 : tti_config[sym 0:6]: 0x%x / 0x%x / 0x%x / 0x%x / 0x%x / 0x%x / 0x%x /
Line 3738: [NrTxDev] UL0 : tti_config[sym 7:13]: 0x%x / 0x%x / 0x%x / 0x%x / 0x%x / 0x%x / 0x%x /
Line 3782: [NrTxDev][SymPhaseInit] ulX_nr_freq_sft_init 0x%x ulX_nr_freq_sft_delta 0x%x ulX_nr_freq_sft_init_sym 0x%x
Line 3788: [NrTxDev][SymPhaseValue] 0/1/2/3/4/5/6 = %d/%d/%d/%d/%d/%d/%d
Line 3798: [NrTxChPuschDev][SymPhaseValue] 7/8/9/10/11/12/13 = %d/%d/%d/%d/%d/%d/%d
