## Components

### fifo_buffer_3
[fifo_buffer_3]: https://https://github.com/jtsagata/ImageFilter/raw/master/images/fifo_buffer_3_sim.png "Fifo Buffer3 Sim"

## Directory stucture

- src  
  Contains the VHDL sources

- src/test  
  Contains the VHDL test benches

- src/sims  
  Contains the VHDL test benches results

