{
  "module_name": "imx6sl-clock.h",
  "hash_id": "8daa2564b8d50251635f344494d0111c3b0de9e4c2ed979cd83a5712c29b75b9",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx6sl-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX6SL_H\n#define __DT_BINDINGS_CLOCK_IMX6SL_H\n\n#define IMX6SL_CLK_DUMMY\t\t0\n#define IMX6SL_CLK_CKIL\t\t\t1\n#define IMX6SL_CLK_OSC\t\t\t2\n#define IMX6SL_CLK_PLL1_SYS\t\t3\n#define IMX6SL_CLK_PLL2_BUS\t\t4\n#define IMX6SL_CLK_PLL3_USB_OTG\t\t5\n#define IMX6SL_CLK_PLL4_AUDIO\t\t6\n#define IMX6SL_CLK_PLL5_VIDEO\t\t7\n#define IMX6SL_CLK_PLL6_ENET\t\t8\n#define IMX6SL_CLK_PLL7_USB_HOST\t9\n#define IMX6SL_CLK_USBPHY1\t\t10\n#define IMX6SL_CLK_USBPHY2\t\t11\n#define IMX6SL_CLK_USBPHY1_GATE\t\t12\n#define IMX6SL_CLK_USBPHY2_GATE\t\t13\n#define IMX6SL_CLK_PLL4_POST_DIV\t14\n#define IMX6SL_CLK_PLL5_POST_DIV\t15\n#define IMX6SL_CLK_PLL5_VIDEO_DIV\t16\n#define IMX6SL_CLK_ENET_REF\t\t17\n#define IMX6SL_CLK_PLL2_PFD0\t\t18\n#define IMX6SL_CLK_PLL2_PFD1\t\t19\n#define IMX6SL_CLK_PLL2_PFD2\t\t20\n#define IMX6SL_CLK_PLL3_PFD0\t\t21\n#define IMX6SL_CLK_PLL3_PFD1\t\t22\n#define IMX6SL_CLK_PLL3_PFD2\t\t23\n#define IMX6SL_CLK_PLL3_PFD3\t\t24\n#define IMX6SL_CLK_PLL2_198M\t\t25\n#define IMX6SL_CLK_PLL3_120M\t\t26\n#define IMX6SL_CLK_PLL3_80M\t\t27\n#define IMX6SL_CLK_PLL3_60M\t\t28\n#define IMX6SL_CLK_STEP\t\t\t29\n#define IMX6SL_CLK_PLL1_SW\t\t30\n#define IMX6SL_CLK_OCRAM_ALT_SEL\t31\n#define IMX6SL_CLK_OCRAM_SEL\t\t32\n#define IMX6SL_CLK_PRE_PERIPH2_SEL\t33\n#define IMX6SL_CLK_PRE_PERIPH_SEL\t34\n#define IMX6SL_CLK_PERIPH2_CLK2_SEL\t35\n#define IMX6SL_CLK_PERIPH_CLK2_SEL\t36\n#define IMX6SL_CLK_CSI_SEL\t\t37\n#define IMX6SL_CLK_LCDIF_AXI_SEL\t38\n#define IMX6SL_CLK_USDHC1_SEL\t\t39\n#define IMX6SL_CLK_USDHC2_SEL\t\t40\n#define IMX6SL_CLK_USDHC3_SEL\t\t41\n#define IMX6SL_CLK_USDHC4_SEL\t\t42\n#define IMX6SL_CLK_SSI1_SEL\t\t43\n#define IMX6SL_CLK_SSI2_SEL\t\t44\n#define IMX6SL_CLK_SSI3_SEL\t\t45\n#define IMX6SL_CLK_PERCLK_SEL\t\t46\n#define IMX6SL_CLK_PXP_AXI_SEL\t\t47\n#define IMX6SL_CLK_EPDC_AXI_SEL\t\t48\n#define IMX6SL_CLK_GPU2D_OVG_SEL\t49\n#define IMX6SL_CLK_GPU2D_SEL\t\t50\n#define IMX6SL_CLK_LCDIF_PIX_SEL\t51\n#define IMX6SL_CLK_EPDC_PIX_SEL\t\t52\n#define IMX6SL_CLK_SPDIF0_SEL\t\t53\n#define IMX6SL_CLK_SPDIF1_SEL\t\t54\n#define IMX6SL_CLK_EXTERN_AUDIO_SEL\t55\n#define IMX6SL_CLK_ECSPI_SEL\t\t56\n#define IMX6SL_CLK_UART_SEL\t\t57\n#define IMX6SL_CLK_PERIPH\t\t58\n#define IMX6SL_CLK_PERIPH2\t\t59\n#define IMX6SL_CLK_OCRAM_PODF\t\t60\n#define IMX6SL_CLK_PERIPH_CLK2_PODF\t61\n#define IMX6SL_CLK_PERIPH2_CLK2_PODF\t62\n#define IMX6SL_CLK_IPG\t\t\t63\n#define IMX6SL_CLK_CSI_PODF\t\t64\n#define IMX6SL_CLK_LCDIF_AXI_PODF\t65\n#define IMX6SL_CLK_USDHC1_PODF\t\t66\n#define IMX6SL_CLK_USDHC2_PODF\t\t67\n#define IMX6SL_CLK_USDHC3_PODF\t\t68\n#define IMX6SL_CLK_USDHC4_PODF\t\t69\n#define IMX6SL_CLK_SSI1_PRED\t\t70\n#define IMX6SL_CLK_SSI1_PODF\t\t71\n#define IMX6SL_CLK_SSI2_PRED\t\t72\n#define IMX6SL_CLK_SSI2_PODF\t\t73\n#define IMX6SL_CLK_SSI3_PRED\t\t74\n#define IMX6SL_CLK_SSI3_PODF\t\t75\n#define IMX6SL_CLK_PERCLK\t\t76\n#define IMX6SL_CLK_PXP_AXI_PODF\t\t77\n#define IMX6SL_CLK_EPDC_AXI_PODF\t78\n#define IMX6SL_CLK_GPU2D_OVG_PODF\t79\n#define IMX6SL_CLK_GPU2D_PODF\t\t80\n#define IMX6SL_CLK_LCDIF_PIX_PRED\t81\n#define IMX6SL_CLK_EPDC_PIX_PRED\t82\n#define IMX6SL_CLK_LCDIF_PIX_PODF\t83\n#define IMX6SL_CLK_EPDC_PIX_PODF\t84\n#define IMX6SL_CLK_SPDIF0_PRED\t\t85\n#define IMX6SL_CLK_SPDIF0_PODF\t\t86\n#define IMX6SL_CLK_SPDIF1_PRED\t\t87\n#define IMX6SL_CLK_SPDIF1_PODF\t\t88\n#define IMX6SL_CLK_EXTERN_AUDIO_PRED\t89\n#define IMX6SL_CLK_EXTERN_AUDIO_PODF\t90\n#define IMX6SL_CLK_ECSPI_ROOT\t\t91\n#define IMX6SL_CLK_UART_ROOT\t\t92\n#define IMX6SL_CLK_AHB\t\t\t93\n#define IMX6SL_CLK_MMDC_ROOT\t\t94\n#define IMX6SL_CLK_ARM\t\t\t95\n#define IMX6SL_CLK_ECSPI1\t\t96\n#define IMX6SL_CLK_ECSPI2\t\t97\n#define IMX6SL_CLK_ECSPI3\t\t98\n#define IMX6SL_CLK_ECSPI4\t\t99\n#define IMX6SL_CLK_EPIT1\t\t100\n#define IMX6SL_CLK_EPIT2\t\t101\n#define IMX6SL_CLK_EXTERN_AUDIO\t\t102\n#define IMX6SL_CLK_GPT\t\t\t103\n#define IMX6SL_CLK_GPT_SERIAL\t\t104\n#define IMX6SL_CLK_GPU2D_OVG\t\t105\n#define IMX6SL_CLK_I2C1\t\t\t106\n#define IMX6SL_CLK_I2C2\t\t\t107\n#define IMX6SL_CLK_I2C3\t\t\t108\n#define IMX6SL_CLK_OCOTP\t\t109\n#define IMX6SL_CLK_CSI\t\t\t110\n#define IMX6SL_CLK_PXP_AXI\t\t111\n#define IMX6SL_CLK_EPDC_AXI\t\t112\n#define IMX6SL_CLK_LCDIF_AXI\t\t113\n#define IMX6SL_CLK_LCDIF_PIX\t\t114\n#define IMX6SL_CLK_EPDC_PIX\t\t115\n#define IMX6SL_CLK_OCRAM\t\t116\n#define IMX6SL_CLK_PWM1\t\t\t117\n#define IMX6SL_CLK_PWM2\t\t\t118\n#define IMX6SL_CLK_PWM3\t\t\t119\n#define IMX6SL_CLK_PWM4\t\t\t120\n#define IMX6SL_CLK_SDMA\t\t\t121\n#define IMX6SL_CLK_SPDIF\t\t122\n#define IMX6SL_CLK_SSI1\t\t\t123\n#define IMX6SL_CLK_SSI2\t\t\t124\n#define IMX6SL_CLK_SSI3\t\t\t125\n#define IMX6SL_CLK_UART\t\t\t126\n#define IMX6SL_CLK_UART_SERIAL\t\t127\n#define IMX6SL_CLK_USBOH3\t\t128\n#define IMX6SL_CLK_USDHC1\t\t129\n#define IMX6SL_CLK_USDHC2\t\t130\n#define IMX6SL_CLK_USDHC3\t\t131\n#define IMX6SL_CLK_USDHC4\t\t132\n#define IMX6SL_CLK_PLL4_AUDIO_DIV\t133\n#define IMX6SL_CLK_SPBA\t\t\t134\n#define IMX6SL_CLK_ENET\t\t\t135\n#define IMX6SL_CLK_LVDS1_SEL\t\t136\n#define IMX6SL_CLK_LVDS1_OUT\t\t137\n#define IMX6SL_CLK_LVDS1_IN\t\t138\n#define IMX6SL_CLK_ANACLK1\t\t139\n#define IMX6SL_PLL1_BYPASS_SRC\t\t140\n#define IMX6SL_PLL2_BYPASS_SRC\t\t141\n#define IMX6SL_PLL3_BYPASS_SRC\t\t142\n#define IMX6SL_PLL4_BYPASS_SRC\t\t143\n#define IMX6SL_PLL5_BYPASS_SRC\t\t144\n#define IMX6SL_PLL6_BYPASS_SRC\t\t145\n#define IMX6SL_PLL7_BYPASS_SRC\t\t146\n#define IMX6SL_CLK_PLL1\t\t\t147\n#define IMX6SL_CLK_PLL2\t\t\t148\n#define IMX6SL_CLK_PLL3\t\t\t149\n#define IMX6SL_CLK_PLL4\t\t\t150\n#define IMX6SL_CLK_PLL5\t\t\t151\n#define IMX6SL_CLK_PLL6\t\t\t152\n#define IMX6SL_CLK_PLL7\t\t\t153\n#define IMX6SL_PLL1_BYPASS\t\t154\n#define IMX6SL_PLL2_BYPASS\t\t155\n#define IMX6SL_PLL3_BYPASS\t\t156\n#define IMX6SL_PLL4_BYPASS\t\t157\n#define IMX6SL_PLL5_BYPASS\t\t158\n#define IMX6SL_PLL6_BYPASS\t\t159\n#define IMX6SL_PLL7_BYPASS\t\t160\n#define IMX6SL_CLK_SSI1_IPG\t\t161\n#define IMX6SL_CLK_SSI2_IPG\t\t162\n#define IMX6SL_CLK_SSI3_IPG\t\t163\n#define IMX6SL_CLK_SPDIF_GCLK\t\t164\n#define IMX6SL_CLK_MMDC_P0_IPG\t\t165\n#define IMX6SL_CLK_MMDC_P1_IPG\t\t166\n#define IMX6SL_CLK_END\t\t\t167\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}