#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008e2650 .scope module, "t_Lab1" "t_Lab1" 2 1;
 .timescale 0 0;
v0000000000940cf0_0 .var "A", 0 0;
v0000000000940110_0 .var "B", 0 0;
v00000000009401b0_0 .var "C", 0 0;
v0000000000940b10_0 .var "D", 0 0;
v0000000000941010_0 .net "F1", 0 0, L_0000000000941e60;  1 drivers
v0000000000940250_0 .net "F2", 0 0, L_0000000000941fb0;  1 drivers
v0000000000941330_0 .net "F3", 0 0, L_0000000000953fc0;  1 drivers
S_0000000000892e20 .scope module, "M1" "Lab1_gatelevel" 2 6, 3 1 0, S_00000000008e2650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
L_00000000008931b0 .functor OR 1, v0000000000940cf0_0, v0000000000940110_0, C4<0>, C4<0>;
L_00000000008e2a40 .functor NOT 1, v00000000009401b0_0, C4<0>, C4<0>, C4<0>;
L_0000000000941b50 .functor OR 1, L_00000000008e2a40, v0000000000940b10_0, C4<0>, C4<0>;
L_00000000009421e0 .functor AND 1, L_00000000008931b0, L_0000000000941b50, C4<1>, C4<1>;
L_0000000000941df0 .functor OR 1, v0000000000940cf0_0, v00000000009401b0_0, C4<0>, C4<0>;
L_0000000000941bc0 .functor NOT 1, v0000000000940110_0, C4<0>, C4<0>, C4<0>;
L_0000000000941c30 .functor AND 1, L_0000000000941df0, L_0000000000941bc0, C4<1>, C4<1>;
L_0000000000941e60 .functor OR 1, L_00000000009421e0, L_0000000000941c30, C4<0>, C4<0>;
v00000000008dfea0_0 .net "A", 0 0, v0000000000940cf0_0;  1 drivers
v00000000008e0300_0 .net "B", 0 0, v0000000000940110_0;  1 drivers
v00000000008df900_0 .net "C", 0 0, v00000000009401b0_0;  1 drivers
v00000000008e01c0_0 .net "D", 0 0, v0000000000940b10_0;  1 drivers
v00000000008dff40_0 .net "F", 0 0, L_0000000000941e60;  alias, 1 drivers
v00000000008dffe0_0 .net "_B", 0 0, L_0000000000941bc0;  1 drivers
v00000000008e0080_0 .net "_C", 0 0, L_00000000008e2a40;  1 drivers
v00000000008e0120_0 .net "w1", 0 0, L_00000000008931b0;  1 drivers
v00000000008e03a0_0 .net "w2", 0 0, L_0000000000941b50;  1 drivers
v00000000008e0440_0 .net "w3", 0 0, L_00000000009421e0;  1 drivers
v00000000008e04e0_0 .net "w4", 0 0, L_0000000000941df0;  1 drivers
v00000000008e0580_0 .net "w5", 0 0, L_0000000000941c30;  1 drivers
S_0000000000892fa0 .scope module, "M2" "Lab1_dataflow" 2 7, 4 1 0, S_00000000008e2650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
L_0000000000941ca0 .functor OR 1, v0000000000940cf0_0, v0000000000940110_0, C4<0>, C4<0>;
L_0000000000941d10 .functor NOT 1, v00000000009401b0_0, C4<0>, C4<0>, C4<0>;
L_0000000000942100 .functor OR 1, L_0000000000941d10, v0000000000940b10_0, C4<0>, C4<0>;
L_0000000000942170 .functor AND 1, L_0000000000941ca0, L_0000000000942100, C4<1>, C4<1>;
L_0000000000941f40 .functor OR 1, v0000000000940cf0_0, v00000000009401b0_0, C4<0>, C4<0>;
L_0000000000942020 .functor NOT 1, v0000000000940110_0, C4<0>, C4<0>, C4<0>;
L_0000000000941d80 .functor AND 1, L_0000000000941f40, L_0000000000942020, C4<1>, C4<1>;
L_0000000000941fb0 .functor OR 1, L_0000000000942170, L_0000000000941d80, C4<0>, C4<0>;
v0000000000940a70_0 .net "A", 0 0, v0000000000940cf0_0;  alias, 1 drivers
v00000000009407f0_0 .net "B", 0 0, v0000000000940110_0;  alias, 1 drivers
v000000000093fad0_0 .net "C", 0 0, v00000000009401b0_0;  alias, 1 drivers
v0000000000940bb0_0 .net "D", 0 0, v0000000000940b10_0;  alias, 1 drivers
v000000000093fd50_0 .net "F", 0 0, L_0000000000941fb0;  alias, 1 drivers
v00000000009415b0_0 .net "_B", 0 0, L_0000000000942020;  1 drivers
v000000000093fc10_0 .net "_C", 0 0, L_0000000000941d10;  1 drivers
v0000000000940890_0 .net "w1", 0 0, L_0000000000941ca0;  1 drivers
v0000000000941970_0 .net "w2", 0 0, L_0000000000942100;  1 drivers
v000000000093fdf0_0 .net "w3", 0 0, L_0000000000942170;  1 drivers
v0000000000940390_0 .net "w4", 0 0, L_0000000000941f40;  1 drivers
v000000000093fe90_0 .net "w5", 0 0, L_0000000000941d80;  1 drivers
S_00000000008cd6a0 .scope module, "M3" "Lab1_gatelevel_UDP" 2 8, 5 1 0, S_00000000008e2650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
L_0000000000941ed0 .functor NOT 1, v00000000009401b0_0, C4<0>, C4<0>, C4<0>;
UDP_Lab1_UDP .udp/comb "Lab1_UDP", 4
 ,"00000"
 ,"00010"
 ,"00100"
 ,"00110"
 ,"01000"
 ,"01011"
 ,"01101"
 ,"01111"
 ,"10000"
 ,"10011"
 ,"10101"
 ,"10111"
 ,"11000"
 ,"11011"
 ,"11101"
 ,"11111";
L_0000000000942090 .udp UDP_Lab1_UDP, v0000000000940cf0_0, v0000000000940110_0, L_0000000000941ed0, v0000000000940b10_0;
L_0000000000941ae0 .functor OR 1, v0000000000940cf0_0, v00000000009401b0_0, C4<0>, C4<0>;
L_00000000009538c0 .functor NOT 1, v0000000000940110_0, C4<0>, C4<0>, C4<0>;
L_00000000009533f0 .functor AND 1, L_0000000000941ae0, L_00000000009538c0, C4<1>, C4<1>;
L_0000000000953fc0 .functor OR 1, L_0000000000942090, L_00000000009533f0, C4<0>, C4<0>;
v0000000000940070_0 .net "A", 0 0, v0000000000940cf0_0;  alias, 1 drivers
v0000000000940930_0 .net "B", 0 0, v0000000000940110_0;  alias, 1 drivers
v0000000000940610_0 .net "C", 0 0, v00000000009401b0_0;  alias, 1 drivers
v000000000093ff30_0 .net "D", 0 0, v0000000000940b10_0;  alias, 1 drivers
v0000000000941830_0 .net "F", 0 0, L_0000000000953fc0;  alias, 1 drivers
v000000000093ffd0_0 .net "_B", 0 0, L_00000000009538c0;  1 drivers
v00000000009402f0_0 .net "_C", 0 0, L_0000000000941ed0;  1 drivers
v0000000000940d90_0 .net "w1", 0 0, L_0000000000942090;  1 drivers
v0000000000940ed0_0 .net "w2", 0 0, L_0000000000941ae0;  1 drivers
v00000000009411f0_0 .net "w3", 0 0, L_00000000009533f0;  1 drivers
    .scope S_00000000008e2650;
T_0 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009401b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000940b10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000008e2650;
T_1 ;
    %delay 200, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000000008e2650;
T_2 ;
    %vpi_call 2 32 "$dumpfile", "t_Lab1.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "t_Lab1.v";
    "Lab1_gatelevel.v";
    "Lab1_dataflow.v";
    "Lab1_gatelevel_UDP.v";
