{"vcs1":{"timestamp_begin":1681615397.310258594, "rt":0.60, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681615397.943526120, "rt":0.91, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681615398.880542674, "rt":0.70, "ut":0.05, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681615397.016090861}
{"VCS_COMP_START_TIME": 1681615397.016090861}
{"VCS_COMP_END_TIME": 1681615400.173388839}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
