{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606548174378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606548174378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 14:22:53 2020 " "Processing started: Sat Nov 28 14:22:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606548174378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606548174378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog 16bit_Processer -c 16bit_Processer --vector_source=F:/VerilogHDL/Lab4/Waveform14.vwf --testbench_file=./simulation/qsim/16bit_Processer.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog 16bit_Processer -c 16bit_Processer --vector_source=F:/VerilogHDL/Lab4/Waveform14.vwf --testbench_file=./simulation/qsim/16bit_Processer.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606548174378 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "16bit_Processer EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"16bit_Processer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606548174907 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "PC_o 6 5 " "Bus port \"PC_o\" specified in vector source file has width of 6, which does not match width 5 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1606548175430 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "PC_o\[5\] " "Can't find port \"PC_o\[5\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1606548175430 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "PC_o 6 5 " "Bus port \"PC_o\" specified in vector source file has width of 6, which does not match width 5 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1606548175434 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "PC_o\[5\] " "Can't find port \"PC_o\[5\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1606548175434 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "./simulation/qsim/16bit_Processer.vt " "Generated Verilog Test Bench File ./simulation/qsim/16bit_Processer.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1606548175465 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4523 " "Peak virtual memory: 4523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606548175568 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 28 14:22:55 2020 " "Processing ended: Sat Nov 28 14:22:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606548175568 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606548175568 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606548175568 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606548175568 ""}
