 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_pipe
Version: G-2012.06-SP5
Date   : Sun Apr  6 12:37:25 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: top0/ID_EXE/EXE_ALUSrc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top0/ID_stage/regfile/gpr_reg_0__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_pipe           280000                saed32hvt_ss0p95v125c
  top                280000                saed32hvt_ss0p95v125c
  alu                8000                  saed32hvt_ss0p95v125c
  regfile            16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  top0/ID_EXE/EXE_ALUSrc_reg/CLK (DFFSSRX1_HVT)         0.0000 #   0.0000 r
  top0/ID_EXE/EXE_ALUSrc_reg/Q (DFFSSRX1_HVT)           0.2375     0.2375 f
  top0/ID_EXE/EXE_ALUSrc (ID_EXE)                       0.0000     0.2375 f
  top0/EXE_stage/ALUSrc (EXE_stage)                     0.0000     0.2375 f
  top0/EXE_stage/alu/ALUSrc (alu)                       0.0000     0.2375 f
  top0/EXE_stage/alu/U660/Y (INVX2_HVT)                 0.0427     0.2802 r
  top0/EXE_stage/alu/U748/Y (INVX2_HVT)                 0.0455     0.3256 f
  top0/EXE_stage/alu/U300/Y (INVX2_HVT)                 0.0471     0.3728 r
  top0/EXE_stage/alu/U662/Y (AOI21X1_HVT)               0.1574     0.5302 f
  top0/EXE_stage/alu/U700/Y (INVX2_HVT)                 0.0407     0.5709 r
  top0/EXE_stage/alu/add_x_2_U219/Y (AND2X1_HVT)        0.0794     0.6503 r
  top0/EXE_stage/alu/U464/Y (INVX1_HVT)                 0.0319     0.6822 f
  top0/EXE_stage/alu/add_x_2_U210/Y (OAI21X1_HVT)       0.1633     0.8454 r
  top0/EXE_stage/alu/add_x_2_U195/Y (AOI21X1_HVT)       0.1491     0.9945 f
  top0/EXE_stage/alu/U776/Y (OAI21X2_HVT)               0.1466     1.1411 r
  top0/EXE_stage/alu/add_x_2_U88/Y (AOI21X1_HVT)        0.1517     1.2928 f
  top0/EXE_stage/alu/add_x_2_U10/Y (OAI21X1_HVT)        0.1599     1.4527 r
  top0/EXE_stage/alu/add_x_2_U8/CO (FADDX1_HVT)         0.1543     1.6070 r
  top0/EXE_stage/alu/add_x_2_U7/CO (FADDX1_HVT)         0.1392     1.7462 r
  top0/EXE_stage/alu/add_x_2_U6/CO (FADDX1_HVT)         0.1460     1.8923 r
  top0/EXE_stage/alu/add_x_2_U5/CO (FADDX1_HVT)         0.1575     2.0497 r
  top0/EXE_stage/alu/add_x_2_U4/CO (FADDX1_HVT)         0.1574     2.2071 r
  top0/EXE_stage/alu/add_x_2_U3/CO (FADDX1_HVT)         0.1435     2.3506 r
  top0/EXE_stage/alu/add_x_2_U1/Y (XOR2X1_HVT)          0.1660     2.5166 f
  top0/EXE_stage/alu/U913/Y (AO21X1_HVT)                0.0958     2.6124 f
  top0/EXE_stage/alu/U297/Y (AO21X1_HVT)                0.0856     2.6980 f
  top0/EXE_stage/alu/U299/Y (AO21X1_HVT)                0.0682     2.7662 f
  top0/EXE_stage/alu/alu_result[31] (alu)               0.0000     2.7662 f
  top0/EXE_stage/alu_result[31] (EXE_stage)             0.0000     2.7662 f
  top0/U9/Y (MUX21X2_HVT)                               0.1383     2.9045 f
  top0/ID_stage/write_data[31] (ID_stage)               0.0000     2.9045 f
  top0/ID_stage/regfile/write_data[31] (regfile)        0.0000     2.9045 f
  top0/ID_stage/regfile/U168/Y (INVX2_HVT)              0.0418     2.9463 r
  top0/ID_stage/regfile/U120/Y (INVX1_HVT)              0.0845     3.0309 f
  top0/ID_stage/regfile/gpr_reg_0__31_/RSTB (DFFSSRX1_HVT)
                                                        0.0000     3.0309 f
  data arrival time                                                3.0309

  clock clk (rise edge)                                 3.2000     3.2000
  clock network delay (ideal)                           0.0000     3.2000
  top0/ID_stage/regfile/gpr_reg_0__31_/CLK (DFFSSRX1_HVT)
                                                        0.0000     3.2000 r
  library setup time                                   -0.1624     3.0376
  data required time                                               3.0376
  --------------------------------------------------------------------------
  data required time                                               3.0376
  data arrival time                                               -3.0309
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0068


1
