
projects/lab2_AT_Windows/out/lab2_AT_Windows.elf:     file format elf32-littlearm
projects/lab2_AT_Windows/out/lab2_AT_Windows.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000ca5

Program Header:
0x70000001 off    0x000127e8 vaddr 0x1a0027e8 paddr 0x1a0027e8 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a0 vaddr 0x100000a0 paddr 0x100000a0 align 2**16
         filesz 0x00000000 memsz 0x00000034 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000027f0 memsz 0x000027f0 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0027f0 align 2**16
         filesz 0x000000a0 memsz 0x000000a0 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000027e4  1a000000  1a000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a0  10000000  1a0027f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a0  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a0  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a0  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a0  2**2
                  CONTENTS
  6 .bss          00000034  100000a0  100000a0  000100a0  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a0  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a0  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a0  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a0  2**2
                  CONTENTS
 11 .init_array   00000004  1a0027e4  1a0027e4  000127e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a0027e8  1a0027e8  000127e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a0  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a0  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a0  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a0  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a0  2**2
                  CONTENTS
 18 .noinit       00000000  100000d4  100000d4  000200a0  2**2
                  CONTENTS
 19 .debug_info   0001599a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 0000396b  00000000  00000000  00035a3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000082a0  00000000  00000000  000393a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 000009c8  00000000  00000000  00041648  2**3
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000a00  00000000  00000000  00042010  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00009682  00000000  00000000  00042a10  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00008c16  00000000  00000000  0004c092  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0001f0da  00000000  00000000  00054ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000031  00000000  00000000  00073d82  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  00073db3  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00001584  00000000  00000000  00073dec  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0027e4 l    d  .init_array	00000000 .init_array
1a0027e8 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100000d4 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 myLib.c
00000000 l    df *ABS*	00000000 configuracion.c
00000000 l    df *ABS*	00000000 lab2_AT_Windows.c
100000a0 l     O .bss	00000004 aux
100000a4 l     O .bss	00000004 buffer
100000a8 l     O .bss	00000001 contador
100000ac l     O .bss	00000004 contador.11099
100000b0 l     O .bss	00000001 esConsulta
100000b1 l     O .bss	00000001 index_buff
100000b2 l     O .bss	00000001 modoAT
100000b3 l     O .bss	00000001 saltosLinea.11170
100000b4 l     O .bss	00000001 textoEnviado
00000000 l    df *ABS*	00000000 system.c
100000b8 l     O .bss	00000004 heap_end.5622
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 board.c
1a000eb8 l     F .text	00000044 Board_LED_Init
1a000efc l     F .text	00000040 Board_TEC_Init
1a000f3c l     F .text	00000040 Board_GPIO_Init
1a000f7c l     F .text	00000030 Board_ADC_Init
1a000fac l     F .text	00000038 Board_SPI_Init
1a000fe4 l     F .text	00000024 Board_I2C_Init
1a002568 l     O .text	00000008 GpioButtons
1a002570 l     O .text	0000000c GpioLeds
1a00257c l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002594 l     O .text	00000004 InitClkStates
1a002598 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001110 l     F .text	0000002c Chip_UART_GetIndex
1a00260c l     O .text	00000008 UART_BClock
1a002614 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a001278 l     F .text	00000014 Chip_ADC_GetClockIndex
1a00128c l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a001340 l     F .text	000000a0 pll_calc_divs
1a0013e0 l     F .text	0000010c pll_get_frac
1a0014ec l     F .text	0000004c Chip_Clock_FindBaseClock
1a001760 l     F .text	00000022 Chip_Clock_GetDivRate
100000bc l     O .bss	00000008 audio_usb_pll_freq
1a002628 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002694 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001a38 l     F .text	00000014 Chip_SSP_GetClockIndex
1a001a4c l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 impure.c
10000040 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a0027e8 l       .init_array	00000000 __init_array_end
1a0027e4 l       .bss_RAM5	00000000 __preinit_array_end
1a0027e4 l       .init_array	00000000 __init_array_start
1a0027e4 l       .bss_RAM5	00000000 __preinit_array_start
1a001584 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a000300 g     F .text	0000003e numToChar
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a001058 g     F .text	00000008 __stdio_init
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a001332 g     F .text	0000000c Chip_ADC_SetResolution
1a0005a0 g     F .text	00000054 SysTick_Handler
1a000ca0  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a0027f0 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0007e8 g     F .text	00000018 UARTEscribirString
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
53ff6bea g       *ABS*	00000000 __valid_user_code_checksum
1a0027f0 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a001802 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a000e40 g     F .text	00000078 Led_Toggle
1a0007d4 g     F .text	00000014 UARTEscribirByte
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a001ba8 g     F .text	00000000 .hidden __aeabi_uldivmod
100000d4 g       .noinit	00000000 _noinit
100000d0 g     O .bss	00000004 SystemCoreClock
1a00113c g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a001f08 g     F .text	00000010 malloc
1a000180  w    F .text	00000002 UsageFault_Handler
1a001880 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a001098 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001bd8 g     F .text	000002dc .hidden __udivmoddi4
1a000d30 g     F .text	00000020 _sbrk_r
1a002564 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000dc8 g     F .text	00000078 Led_Off
1a000774 g     F .text	00000028 ConfigurarUART
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000500 g     F .text	000000a0 ConfigurarPuertosLaboratorio
1a0003d8 g     F .text	00000058 LeerLEDs
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0027e8 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a001eb8 g     F .text	00000050 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a00102c g     F .text	0000002c Board_Init
1a000d2e  w    F .text	00000002 _init
1a000d50 g     F .text	00000078 Led_On
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
100000d4 g       .bss	00000000 _ebss
1a0005f4 g     F .text	00000070 TIMER0_IRQHandler
1a000ca4 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a001b30 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a001538 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
100000cc g     O .bss	00000001 led_encendido
1a00018a g     F .text	0000001e data_init
1a000664 g     F .text	00000110 TIMER1_IRQHandler
1a001b0c g     F .text	00000024 Chip_I2C_Init
1a000854 g     F .text	000001dc UART2_IRQHandler
1a0016f4 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001a64 g     F .text	00000012 Chip_SSP_SetClockRate
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a001fc4 g     F .text	00000090 _free_r
1a0017dc g     F .text	00000026 Chip_Clock_GetBaseClock
100000a0 g       .bss	00000000 _bss
1a0007ac g     F .text	00000028 UARTLeerByte
1a001300 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a001a76 g     F .text	0000003e Chip_SSP_SetBitRate
1a001a34 g     F .text	00000002 Chip_GPIO_Init
1a002590 g     O .text	00000004 OscRateIn
1a0003c4 g     F .text	00000014 arrayLength
100000d4 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a00079c g     F .text	00000010 UARTDisponible
1a000178 g       .text	00000000 __bss_section_table_end
1a001eb4  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0001ba  w    F .text	00000002 USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a0015a0 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001f28 g     F .text	0000009a memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000c10 g     F .text	00000090 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a002054 g     F .text	000000bc _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a001810 g     F .text	0000003c Chip_Clock_EnableOpts
1a0015bc g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002128 g     F .text	000002dc strcmp
1a001674 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001b68 g     F .text	00000040 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000d2c  w    F .text	00000002 _fini
1a0012c0 g     F .text	00000040 Chip_ADC_Init
1a001060 g     F .text	00000038 Board_SetupMuxing
1a001190 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1000003c g     O .data	00000004 _impure_ptr
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
100000d4 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001ab4 g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a001008 g     F .text	00000024 Board_Debug_Init
100000a0 g       .data	00000000 _edata
1a000800 g     F .text	00000054 EnviarComandoAT
1a001aec g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a0018e0 g     F .text	00000154 Chip_SetupCoreClock
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000340 g     F .text	00000084 numToString
1a000000 g     O .text	00000040 g_pfnVectors
1a0018cc g     F .text	00000014 SystemCoreClockUpdate
10000038 g     O .data	00000004 __ctype_ptr__
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a000430 g     F .text	000000d0 ConfigurarInterrupciones
1a0026dc g     O .text	00000101 _ctype_
1a001eb4  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a002400 g     F .text	000000dc strlen
1a00184c g     F .text	00000034 Chip_Clock_Enable
1a000a30 g     F .text	000001e0 UART3_IRQHandler
100000c8 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
100000c4 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a001784 g     F .text	00000058 Chip_Clock_SetBaseClock
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a001f18 g     F .text	00000010 free
1a001104 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 a5 0c 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a ea 6b ff 53     }............k.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	a1 05 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000070:	f5 05 00 1a 65 06 00 1a bb 01 00 1a bb 01 00 1a     ....e...........
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a 55 08 00 1a 31 0a 00 1a     ........U...1...
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a0027f0 	.word	0x1a0027f0
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a0 	.word	0x000000a0
1a000120:	1a0027f0 	.word	0x1a0027f0
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0027f0 	.word	0x1a0027f0
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0027f0 	.word	0x1a0027f0
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0027f0 	.word	0x1a0027f0
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a0 	.word	0x100000a0
1a000154:	00000034 	.word	0x00000034
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <numToChar>:
#include "chip.h"
#include "led.h"

uint8_t numToChar(uint8_t numero)
{
    switch(numero)
1a000300:	2809      	cmp	r0, #9
1a000302:	d818      	bhi.n	1a000336 <numToChar+0x36>
1a000304:	e8df f000 	tbb	[pc, r0]
1a000308:	09071905 	.word	0x09071905
1a00030c:	110f0d0b 	.word	0x110f0d0b
1a000310:	1513      	.short	0x1513
    {
        case 0: return 48;
1a000312:	2030      	movs	r0, #48	; 0x30
1a000314:	4770      	bx	lr
        case 1: return 49;
        case 2: return 50;
1a000316:	2032      	movs	r0, #50	; 0x32
1a000318:	4770      	bx	lr
        case 3: return 51;
1a00031a:	2033      	movs	r0, #51	; 0x33
1a00031c:	4770      	bx	lr
        case 4: return 52;
1a00031e:	2034      	movs	r0, #52	; 0x34
1a000320:	4770      	bx	lr
        case 5: return 53;
1a000322:	2035      	movs	r0, #53	; 0x35
1a000324:	4770      	bx	lr
        case 6: return 54;
1a000326:	2036      	movs	r0, #54	; 0x36
1a000328:	4770      	bx	lr
        case 7: return 55;
1a00032a:	2037      	movs	r0, #55	; 0x37
1a00032c:	4770      	bx	lr
        case 8: return 56;
1a00032e:	2038      	movs	r0, #56	; 0x38
1a000330:	4770      	bx	lr
        case 9: return 57;
1a000332:	2039      	movs	r0, #57	; 0x39
1a000334:	4770      	bx	lr
        default: return 0;
1a000336:	2000      	movs	r0, #0
1a000338:	4770      	bx	lr
        case 1: return 49;
1a00033a:	2031      	movs	r0, #49	; 0x31
    }
}
1a00033c:	4770      	bx	lr
1a00033e:	Address 0x000000001a00033e is out of bounds.


1a000340 <numToString>:

uint8_t* numToString(uint8_t numero)
{
1a000340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t* numString;
    uint8_t cantDigitos = 0, digito;

    if(numero == 0)
1a000342:	b118      	cbz	r0, 1a00034c <numToString+0xc>
1a000344:	4606      	mov	r6, r0
1a000346:	4603      	mov	r3, r0
1a000348:	2400      	movs	r4, #0
1a00034a:	e013      	b.n	1a000374 <numToString+0x34>
    {
        numString = (uint8_t*)malloc(4);
1a00034c:	2004      	movs	r0, #4
1a00034e:	f001 fddb 	bl	1a001f08 <malloc>
1a000352:	4607      	mov	r7, r0
        *numString = 48;
1a000354:	2330      	movs	r3, #48	; 0x30
1a000356:	7003      	strb	r3, [r0, #0]
        *(numString + 1) = 10;
1a000358:	230a      	movs	r3, #10
1a00035a:	7043      	strb	r3, [r0, #1]
        *(numString + 2) = 13;
1a00035c:	230d      	movs	r3, #13
1a00035e:	7083      	strb	r3, [r0, #2]
        *(numString + 3) = 0;
1a000360:	2300      	movs	r3, #0
1a000362:	70c3      	strb	r3, [r0, #3]

        return numString;
1a000364:	e029      	b.n	1a0003ba <numToString+0x7a>
    }

    // Consigo la cantidad total de dígitos
    for(uint8_t aux = numero; aux != 0; aux /= 10, cantDigitos++);
1a000366:	4a16      	ldr	r2, [pc, #88]	; (1a0003c0 <numToString+0x80>)
1a000368:	fba2 2303 	umull	r2, r3, r2, r3
1a00036c:	f3c3 03c7 	ubfx	r3, r3, #3, #8
1a000370:	3401      	adds	r4, #1
1a000372:	b2e4      	uxtb	r4, r4
1a000374:	2b00      	cmp	r3, #0
1a000376:	d1f6      	bne.n	1a000366 <numToString+0x26>

    numString = (uint8_t*)malloc(cantDigitos + 3);
1a000378:	1ce0      	adds	r0, r4, #3
1a00037a:	f001 fdc5 	bl	1a001f08 <malloc>
1a00037e:	4607      	mov	r7, r0
    *numString = 0;
1a000380:	2300      	movs	r3, #0
1a000382:	7003      	strb	r3, [r0, #0]
    
    *(numString + cantDigitos) = 10;                // Escribo el salto de línea antes del caracter nulo
1a000384:	220a      	movs	r2, #10
1a000386:	5502      	strb	r2, [r0, r4]
    *(numString + cantDigitos + 1) = 13;
1a000388:	1c62      	adds	r2, r4, #1
1a00038a:	210d      	movs	r1, #13
1a00038c:	5481      	strb	r1, [r0, r2]
    *(numString + cantDigitos + 2) = 0;             // Escribo el caracter nulo en la posición que correspondería al final de la cadena
1a00038e:	1ca2      	adds	r2, r4, #2
1a000390:	5483      	strb	r3, [r0, r2]
    for(uint8_t i = cantDigitos - 1; numero != 0; numero /= 10, i--)
1a000392:	3c01      	subs	r4, #1
1a000394:	b2e4      	uxtb	r4, r4
1a000396:	e00e      	b.n	1a0003b6 <numToString+0x76>
    {
        digito = numero % 10;
1a000398:	4d09      	ldr	r5, [pc, #36]	; (1a0003c0 <numToString+0x80>)
1a00039a:	fba5 3506 	umull	r3, r5, r5, r6
1a00039e:	08ed      	lsrs	r5, r5, #3
1a0003a0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
1a0003a4:	0058      	lsls	r0, r3, #1
1a0003a6:	1a30      	subs	r0, r6, r0
        *(numString + i) = numToChar(digito);
1a0003a8:	b2c0      	uxtb	r0, r0
1a0003aa:	f7ff ffa9 	bl	1a000300 <numToChar>
1a0003ae:	5538      	strb	r0, [r7, r4]
    for(uint8_t i = cantDigitos - 1; numero != 0; numero /= 10, i--)
1a0003b0:	b2ee      	uxtb	r6, r5
1a0003b2:	3c01      	subs	r4, #1
1a0003b4:	b2e4      	uxtb	r4, r4
1a0003b6:	2e00      	cmp	r6, #0
1a0003b8:	d1ee      	bne.n	1a000398 <numToString+0x58>
    }

    return numString;
}
1a0003ba:	4638      	mov	r0, r7
1a0003bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0003be:	bf00      	nop
1a0003c0:	cccccccd 	.word	0xcccccccd

1a0003c4 <arrayLength>:

uint8_t arrayLength(uint8_t* array)
{
    uint8_t length = 0;
1a0003c4:	2300      	movs	r3, #0
    while(*array != 0)
1a0003c6:	e002      	b.n	1a0003ce <arrayLength+0xa>
    {
        array++;
1a0003c8:	3001      	adds	r0, #1
        length++;
1a0003ca:	3301      	adds	r3, #1
1a0003cc:	b2db      	uxtb	r3, r3
    while(*array != 0)
1a0003ce:	7802      	ldrb	r2, [r0, #0]
1a0003d0:	2a00      	cmp	r2, #0
1a0003d2:	d1f9      	bne.n	1a0003c8 <arrayLength+0x4>
    }
    
    return length;
}
1a0003d4:	4618      	mov	r0, r3
1a0003d6:	4770      	bx	lr

1a0003d8 <LeerLEDs>:
 * @return	true if the GPIO is high, false if low
 * @note	This function replaces Chip_GPIO_ReadPortBit()
 */
STATIC INLINE bool Chip_GPIO_GetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a0003d8:	4b13      	ldr	r3, [pc, #76]	; (1a000428 <LeerLEDs+0x50>)
1a0003da:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
1a0003de:	f893 00a1 	ldrb.w	r0, [r3, #161]	; 0xa1
1a0003e2:	3000      	adds	r0, #0
1a0003e4:	bf18      	it	ne
1a0003e6:	2001      	movne	r0, #1
    
    // Estado del LED rojo del LED RGB
    led_encendido |= Chip_GPIO_GetPinState(LPC_GPIO_PORT, 5, 0) << RGB_R_LED;

    // Estado del LED verde del LED RGB
    led_encendido |= Chip_GPIO_GetPinState(LPC_GPIO_PORT, 5, 1) << RGB_G_LED;
1a0003e8:	0040      	lsls	r0, r0, #1
1a0003ea:	2a00      	cmp	r2, #0
1a0003ec:	bf18      	it	ne
1a0003ee:	f040 0001 	orrne.w	r0, r0, #1
1a0003f2:	f893 20a2 	ldrb.w	r2, [r3, #162]	; 0xa2
1a0003f6:	3200      	adds	r2, #0
1a0003f8:	bf18      	it	ne
1a0003fa:	2201      	movne	r2, #1

    // Estado del LED azul del LED RGB
    led_encendido |= Chip_GPIO_GetPinState(LPC_GPIO_PORT, 5, 2) << RGB_B_LED;
1a0003fc:	ea40 0082 	orr.w	r0, r0, r2, lsl #2
1a000400:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
1a000404:	3200      	adds	r2, #0
1a000406:	bf18      	it	ne
1a000408:	2201      	movne	r2, #1

    // Estado del LED rojo
    led_encendido |= Chip_GPIO_GetPinState(LPC_GPIO_PORT, 1, 11) << RED_LED;
1a00040a:	ea40 00c2 	orr.w	r0, r0, r2, lsl #3
1a00040e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
1a000412:	3300      	adds	r3, #0
1a000414:	bf18      	it	ne
1a000416:	2301      	movne	r3, #1

    // Estado del LED verde
    led_encendido |= Chip_GPIO_GetPinState(LPC_GPIO_PORT, 1, 12) << GREEN_LED;

    if(led_encendido)
1a000418:	ea50 1043 	orrs.w	r0, r0, r3, lsl #5
1a00041c:	d002      	beq.n	1a000424 <LeerLEDs+0x4c>
        LPC_TIMER0->TCR = TIMER_ENABLE;
1a00041e:	2201      	movs	r2, #1
1a000420:	4b02      	ldr	r3, [pc, #8]	; (1a00042c <LeerLEDs+0x54>)
1a000422:	605a      	str	r2, [r3, #4]

    return led_encendido;
}
1a000424:	4770      	bx	lr
1a000426:	bf00      	nop
1a000428:	400f4000 	.word	0x400f4000
1a00042c:	40084000 	.word	0x40084000

1a000430 <ConfigurarInterrupciones>:
#include "configuracion.h"

void ConfigurarInterrupciones(void) {
1a000430:	b510      	push	{r4, lr}
   __asm__ volatile ("cpsid i");
1a000432:	b672      	cpsid	i

   /********* Configuración de interrupción de SysTick *********/

   /* Activate SysTick */
   SystemCoreClockUpdate();
1a000434:	f001 fa4a 	bl	1a0018cc <SystemCoreClockUpdate>
   SysTick_Config(SystemCoreClock/1000);
1a000438:	4b28      	ldr	r3, [pc, #160]	; (1a0004dc <ConfigurarInterrupciones+0xac>)
1a00043a:	681b      	ldr	r3, [r3, #0]
1a00043c:	4a28      	ldr	r2, [pc, #160]	; (1a0004e0 <ConfigurarInterrupciones+0xb0>)
1a00043e:	fba2 2303 	umull	r2, r3, r2, r3
1a000442:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a000444:	3b01      	subs	r3, #1
1a000446:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
1a00044a:	d209      	bcs.n	1a000460 <ConfigurarInterrupciones+0x30>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a00044c:	4a25      	ldr	r2, [pc, #148]	; (1a0004e4 <ConfigurarInterrupciones+0xb4>)
1a00044e:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a000450:	21e0      	movs	r1, #224	; 0xe0
1a000452:	4b25      	ldr	r3, [pc, #148]	; (1a0004e8 <ConfigurarInterrupciones+0xb8>)
1a000454:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a000458:	2300      	movs	r3, #0
1a00045a:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a00045c:	2307      	movs	r3, #7
1a00045e:	6013      	str	r3, [r2, #0]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a000460:	22e0      	movs	r2, #224	; 0xe0
1a000462:	4b21      	ldr	r3, [pc, #132]	; (1a0004e8 <ConfigurarInterrupciones+0xb8>)
1a000464:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23


   /****************** Configuración de timer ******************/

   // Uso reloj interno de 95 MHz
   LPC_TIMER0->CTCR = 0;
1a000468:	4b20      	ldr	r3, [pc, #128]	; (1a0004ec <ConfigurarInterrupciones+0xbc>)
1a00046a:	2400      	movs	r4, #0
1a00046c:	671c      	str	r4, [r3, #112]	; 0x70

   // Limpio el flag de interrupción
   LPC_TIMER0->IR = LPC_TIMER0->IR;
1a00046e:	681a      	ldr	r2, [r3, #0]
1a000470:	601a      	str	r2, [r3, #0]

   // Prescaler de 950000 para obtener una frecuencia de 100 Hz en el Timer Counter
   LPC_TIMER0->PR = 950000;
1a000472:	4a1f      	ldr	r2, [pc, #124]	; (1a0004f0 <ConfigurarInterrupciones+0xc0>)
1a000474:	60da      	str	r2, [r3, #12]

   // Se hará un match a las 25 cuentas del Timer Counter
   LPC_TIMER0->MR[0] = 25;
1a000476:	2219      	movs	r2, #25
1a000478:	619a      	str	r2, [r3, #24]

   // En el match se parará el timer, se lo reseteará, y se efectuará una interrupción del Timer 0
   LPC_TIMER0->MCR = TIMER_STOP_ON_MATCH(0) | TIMER_RESET_ON_MATCH(0) | TIMER_INT_ON_MATCH(0);
1a00047a:	2007      	movs	r0, #7
1a00047c:	6158      	str	r0, [r3, #20]

   // Reseteo el timer
   LPC_TIMER0->TCR = TIMER_RESET;
1a00047e:	2102      	movs	r1, #2
1a000480:	6059      	str	r1, [r3, #4]
   
   // Elimino los pedidos pendientes de interrupción que puedan haber del Timer 0
   NVIC->ICPR[0] |= 1 << TIMER0_IRQn;
1a000482:	4b1c      	ldr	r3, [pc, #112]	; (1a0004f4 <ConfigurarInterrupciones+0xc4>)
1a000484:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
1a000488:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
1a00048c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

   // Habilito la interrupción para el Timer 0
   NVIC->ISER[0] |= 1 << TIMER0_IRQn;
1a000490:	681a      	ldr	r2, [r3, #0]
1a000492:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
1a000496:	601a      	str	r2, [r3, #0]

   LPC_TIMER1->CTCR = 0;
1a000498:	4a17      	ldr	r2, [pc, #92]	; (1a0004f8 <ConfigurarInterrupciones+0xc8>)
1a00049a:	6714      	str	r4, [r2, #112]	; 0x70
   LPC_TIMER1->IR = LPC_TIMER1->IR;
1a00049c:	6814      	ldr	r4, [r2, #0]
1a00049e:	6014      	str	r4, [r2, #0]

   // Para que la frecuencia con la que funciona el Timer Counter sea de 1 kHz (T = 1 ms)
   LPC_TIMER1->PR = 95000;
1a0004a0:	4c16      	ldr	r4, [pc, #88]	; (1a0004fc <ConfigurarInterrupciones+0xcc>)
1a0004a2:	60d4      	str	r4, [r2, #12]

   // A los 500 ms se hace un match
   LPC_TIMER1->MR[0] = 500;
1a0004a4:	f44f 74fa 	mov.w	r4, #500	; 0x1f4
1a0004a8:	6194      	str	r4, [r2, #24]

   LPC_TIMER1->MCR = TIMER_STOP_ON_MATCH(0) | TIMER_RESET_ON_MATCH(0) | TIMER_INT_ON_MATCH(0);
1a0004aa:	6150      	str	r0, [r2, #20]
   LPC_TIMER1->TCR = TIMER_RESET;
1a0004ac:	6051      	str	r1, [r2, #4]

   NVIC->ICPR[0] |= 1 << TIMER1_IRQn;
1a0004ae:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
1a0004b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
1a0004b6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC->ISER[0] |= 1 << TIMER1_IRQn;
1a0004ba:	681a      	ldr	r2, [r3, #0]
1a0004bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
1a0004c0:	601a      	str	r2, [r3, #0]
   

   NVIC->ICPR[0] |= 1 << USART3_IRQn;
1a0004c2:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
1a0004c6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
1a0004ca:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

   NVIC->ISER[0] |= 1 << USART3_IRQn;
1a0004ce:	681a      	ldr	r2, [r3, #0]
1a0004d0:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
1a0004d4:	601a      	str	r2, [r3, #0]

   /****** Fin de configuración de interrupciones por GPIO *****/

   __asm__ volatile ("cpsie i");
1a0004d6:	b662      	cpsie	i
1a0004d8:	bd10      	pop	{r4, pc}
1a0004da:	bf00      	nop
1a0004dc:	100000d0 	.word	0x100000d0
1a0004e0:	10624dd3 	.word	0x10624dd3
1a0004e4:	e000e010 	.word	0xe000e010
1a0004e8:	e000ed00 	.word	0xe000ed00
1a0004ec:	40084000 	.word	0x40084000
1a0004f0:	000e7ef0 	.word	0x000e7ef0
1a0004f4:	e000e100 	.word	0xe000e100
1a0004f8:	40085000 	.word	0x40085000
1a0004fc:	00017318 	.word	0x00017318

1a000500 <ConfigurarPuertosLaboratorio>:
}

void ConfigurarPuertosLaboratorio(void) {
1a000500:	b410      	push	{r4}
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000502:	4b25      	ldr	r3, [pc, #148]	; (1a000598 <ConfigurarPuertosLaboratorio+0x98>)
1a000504:	22d4      	movs	r2, #212	; 0xd4
1a000506:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
1a00050a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a00050e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 * @note	Any bit set as a '0' will not have it's state changed. This only
 * applies to ports configured as an output.
 */
STATIC INLINE void Chip_GPIO_ClearValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)
{
	pGPIO->CLR[portNum] = bitValue;
1a000512:	4a22      	ldr	r2, [pc, #136]	; (1a00059c <ConfigurarPuertosLaboratorio+0x9c>)
1a000514:	2007      	movs	r0, #7
1a000516:	f242 2194 	movw	r1, #8852	; 0x2294
1a00051a:	5050      	str	r0, [r2, r1]
		pGPIO->DIR[portNum] |= bitValue;
1a00051c:	f242 0014 	movw	r0, #8212	; 0x2014
1a000520:	5811      	ldr	r1, [r2, r0]
1a000522:	f041 0107 	orr.w	r1, r1, #7
1a000526:	5011      	str	r1, [r2, r0]
1a000528:	21d0      	movs	r1, #208	; 0xd0
1a00052a:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
1a00052e:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
1a000532:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
	pGPIO->CLR[portNum] = bitValue;
1a000536:	f502 510a 	add.w	r1, r2, #8832	; 0x2280
1a00053a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
1a00053e:	6008      	str	r0, [r1, #0]
1a000540:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
1a000544:	f242 2184 	movw	r1, #8836	; 0x2284
1a000548:	5050      	str	r0, [r2, r1]
		pGPIO->DIR[portNum] |= bitValue;
1a00054a:	f502 5000 	add.w	r0, r2, #8192	; 0x2000
1a00054e:	6801      	ldr	r1, [r0, #0]
1a000550:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
1a000554:	6001      	str	r1, [r0, #0]
1a000556:	f242 0104 	movw	r1, #8196	; 0x2004
1a00055a:	5854      	ldr	r4, [r2, r1]
1a00055c:	f444 54c0 	orr.w	r4, r4, #6144	; 0x1800
1a000560:	5054      	str	r4, [r2, r1]
1a000562:	2440      	movs	r4, #64	; 0x40
1a000564:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
1a000568:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
1a00056c:	f8c3 4088 	str.w	r4, [r3, #136]	; 0x88
1a000570:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
		pGPIO->DIR[portNum] &= ~bitValue;
1a000574:	6804      	ldr	r4, [r0, #0]
1a000576:	f424 7444 	bic.w	r4, r4, #784	; 0x310
1a00057a:	6004      	str	r4, [r0, #0]
1a00057c:	5850      	ldr	r0, [r2, r1]
1a00057e:	f420 7000 	bic.w	r0, r0, #512	; 0x200
1a000582:	5050      	str	r0, [r2, r1]
1a000584:	22d6      	movs	r2, #214	; 0xd6
1a000586:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
1a00058a:	2246      	movs	r2, #70	; 0x46
1a00058c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
   // Para configurar como U3_TXD al pin T_FIL1
   Chip_SCU_PinMux(4, 1, SCU_MODE_SAL, SCU_MODE_FUNC6);

   // Para configurar como U3_RXD al pin T_FIL2
   Chip_SCU_PinMux(4, 2, SCU_MODE_ENT, SCU_MODE_FUNC6);
}
1a000590:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000594:	4770      	bx	lr
1a000596:	bf00      	nop
1a000598:	40086000 	.word	0x40086000
1a00059c:	400f4000 	.word	0x400f4000

1a0005a0 <SysTick_Handler>:

static uint8_t actualizar = 0;
uint8_t led_encendido;

void SysTick_Handler(void)
{
1a0005a0:	b508      	push	{r3, lr}
   static int contador = 0;

   contador++;
1a0005a2:	4a12      	ldr	r2, [pc, #72]	; (1a0005ec <SysTick_Handler+0x4c>)
1a0005a4:	6813      	ldr	r3, [r2, #0]
1a0005a6:	3301      	adds	r3, #1
1a0005a8:	6013      	str	r3, [r2, #0]
   if (contador%500 == 0) {
1a0005aa:	4911      	ldr	r1, [pc, #68]	; (1a0005f0 <SysTick_Handler+0x50>)
1a0005ac:	fb81 2103 	smull	r2, r1, r1, r3
1a0005b0:	17da      	asrs	r2, r3, #31
1a0005b2:	ebc2 1261 	rsb	r2, r2, r1, asr #5
1a0005b6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
1a0005ba:	fb01 3212 	mls	r2, r1, r2, r3
1a0005be:	b182      	cbz	r2, 1a0005e2 <SysTick_Handler+0x42>
      Led_Toggle(YELLOW_LED);
   }
   if(contador %1000 == 0) {
1a0005c0:	4b0a      	ldr	r3, [pc, #40]	; (1a0005ec <SysTick_Handler+0x4c>)
1a0005c2:	681a      	ldr	r2, [r3, #0]
1a0005c4:	490a      	ldr	r1, [pc, #40]	; (1a0005f0 <SysTick_Handler+0x50>)
1a0005c6:	fb81 3102 	smull	r3, r1, r1, r2
1a0005ca:	17d3      	asrs	r3, r2, #31
1a0005cc:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
1a0005d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a0005d4:	fb01 2313 	mls	r3, r1, r3, r2
1a0005d8:	b913      	cbnz	r3, 1a0005e0 <SysTick_Handler+0x40>
       contador = 0;
1a0005da:	2200      	movs	r2, #0
1a0005dc:	4b03      	ldr	r3, [pc, #12]	; (1a0005ec <SysTick_Handler+0x4c>)
1a0005de:	601a      	str	r2, [r3, #0]
1a0005e0:	bd08      	pop	{r3, pc}
      Led_Toggle(YELLOW_LED);
1a0005e2:	2004      	movs	r0, #4
1a0005e4:	f000 fc2c 	bl	1a000e40 <Led_Toggle>
1a0005e8:	e7ea      	b.n	1a0005c0 <SysTick_Handler+0x20>
1a0005ea:	bf00      	nop
1a0005ec:	100000ac 	.word	0x100000ac
1a0005f0:	10624dd3 	.word	0x10624dd3

1a0005f4 <TIMER0_IRQHandler>:
       actualizar = 1;
   }
}

void TIMER0_IRQHandler(void)
{
1a0005f4:	b508      	push	{r3, lr}
    LPC_TIMER0->IR = LPC_TIMER0->IR;
1a0005f6:	4b19      	ldr	r3, [pc, #100]	; (1a00065c <TIMER0_IRQHandler+0x68>)
1a0005f8:	681a      	ldr	r2, [r3, #0]
1a0005fa:	601a      	str	r2, [r3, #0]
    LPC_TIMER0->TCR = TIMER_RESET;
1a0005fc:	2202      	movs	r2, #2
1a0005fe:	605a      	str	r2, [r3, #4]

    if(led_encendido & (1 << RGB_R_LED))
1a000600:	4b17      	ldr	r3, [pc, #92]	; (1a000660 <TIMER0_IRQHandler+0x6c>)
1a000602:	781b      	ldrb	r3, [r3, #0]
1a000604:	f013 0f01 	tst.w	r3, #1
1a000608:	d114      	bne.n	1a000634 <TIMER0_IRQHandler+0x40>
        Led_Off(RGB_R_LED);
    if(led_encendido & (1 << RGB_G_LED))
1a00060a:	4b15      	ldr	r3, [pc, #84]	; (1a000660 <TIMER0_IRQHandler+0x6c>)
1a00060c:	781b      	ldrb	r3, [r3, #0]
1a00060e:	f013 0f02 	tst.w	r3, #2
1a000612:	d113      	bne.n	1a00063c <TIMER0_IRQHandler+0x48>
        Led_Off(RGB_G_LED);
    if(led_encendido & (1 << RGB_B_LED))
1a000614:	4b12      	ldr	r3, [pc, #72]	; (1a000660 <TIMER0_IRQHandler+0x6c>)
1a000616:	781b      	ldrb	r3, [r3, #0]
1a000618:	f013 0f04 	tst.w	r3, #4
1a00061c:	d112      	bne.n	1a000644 <TIMER0_IRQHandler+0x50>
        Led_Off(RGB_B_LED);
    if(led_encendido & (1 << RED_LED))
1a00061e:	4b10      	ldr	r3, [pc, #64]	; (1a000660 <TIMER0_IRQHandler+0x6c>)
1a000620:	781b      	ldrb	r3, [r3, #0]
1a000622:	f013 0f08 	tst.w	r3, #8
1a000626:	d111      	bne.n	1a00064c <TIMER0_IRQHandler+0x58>
        Led_Off(RED_LED);
    if(led_encendido & (1 << GREEN_LED))
1a000628:	4b0d      	ldr	r3, [pc, #52]	; (1a000660 <TIMER0_IRQHandler+0x6c>)
1a00062a:	781b      	ldrb	r3, [r3, #0]
1a00062c:	f013 0f20 	tst.w	r3, #32
1a000630:	d110      	bne.n	1a000654 <TIMER0_IRQHandler+0x60>
1a000632:	bd08      	pop	{r3, pc}
        Led_Off(RGB_R_LED);
1a000634:	2000      	movs	r0, #0
1a000636:	f000 fbc7 	bl	1a000dc8 <Led_Off>
1a00063a:	e7e6      	b.n	1a00060a <TIMER0_IRQHandler+0x16>
        Led_Off(RGB_G_LED);
1a00063c:	2001      	movs	r0, #1
1a00063e:	f000 fbc3 	bl	1a000dc8 <Led_Off>
1a000642:	e7e7      	b.n	1a000614 <TIMER0_IRQHandler+0x20>
        Led_Off(RGB_B_LED);
1a000644:	2002      	movs	r0, #2
1a000646:	f000 fbbf 	bl	1a000dc8 <Led_Off>
1a00064a:	e7e8      	b.n	1a00061e <TIMER0_IRQHandler+0x2a>
        Led_Off(RED_LED);
1a00064c:	2003      	movs	r0, #3
1a00064e:	f000 fbbb 	bl	1a000dc8 <Led_Off>
1a000652:	e7e9      	b.n	1a000628 <TIMER0_IRQHandler+0x34>
        Led_Off(GREEN_LED);
1a000654:	2005      	movs	r0, #5
1a000656:	f000 fbb7 	bl	1a000dc8 <Led_Off>
}
1a00065a:	e7ea      	b.n	1a000632 <TIMER0_IRQHandler+0x3e>
1a00065c:	40084000 	.word	0x40084000
1a000660:	100000cc 	.word	0x100000cc

1a000664 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler(void)
{
1a000664:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    LPC_TIMER1->IR = LPC_TIMER1->IR;
1a000668:	4b3d      	ldr	r3, [pc, #244]	; (1a000760 <TIMER1_IRQHandler+0xfc>)
1a00066a:	681a      	ldr	r2, [r3, #0]
1a00066c:	601a      	str	r2, [r3, #0]
    LPC_TIMER1->TCR = TIMER_RESET;
1a00066e:	2202      	movs	r2, #2
1a000670:	605a      	str	r2, [r3, #4]

    textoEnviado = 1;
1a000672:	2201      	movs	r2, #1
1a000674:	4b3b      	ldr	r3, [pc, #236]	; (1a000764 <TIMER1_IRQHandler+0x100>)
1a000676:	701a      	strb	r2, [r3, #0]
    esConsulta = 0;
1a000678:	2200      	movs	r2, #0
1a00067a:	4b3b      	ldr	r3, [pc, #236]	; (1a000768 <TIMER1_IRQHandler+0x104>)
1a00067c:	701a      	strb	r2, [r3, #0]

    buffer[index_buff++] = 'C'; buffer[index_buff++] = 'o'; buffer[index_buff++] = 'u';
1a00067e:	4b3b      	ldr	r3, [pc, #236]	; (1a00076c <TIMER1_IRQHandler+0x108>)
1a000680:	681b      	ldr	r3, [r3, #0]
1a000682:	483b      	ldr	r0, [pc, #236]	; (1a000770 <TIMER1_IRQHandler+0x10c>)
1a000684:	7801      	ldrb	r1, [r0, #0]
1a000686:	1c4a      	adds	r2, r1, #1
1a000688:	b2d2      	uxtb	r2, r2
1a00068a:	2443      	movs	r4, #67	; 0x43
1a00068c:	545c      	strb	r4, [r3, r1]
1a00068e:	1c51      	adds	r1, r2, #1
1a000690:	b2c9      	uxtb	r1, r1
1a000692:	266f      	movs	r6, #111	; 0x6f
1a000694:	549e      	strb	r6, [r3, r2]
1a000696:	1c4a      	adds	r2, r1, #1
1a000698:	b2d2      	uxtb	r2, r2
1a00069a:	f04f 0975 	mov.w	r9, #117	; 0x75
1a00069e:	f803 9001 	strb.w	r9, [r3, r1]
    buffer[index_buff++] = 'l'; buffer[index_buff++] = 'd'; buffer[index_buff++] = 'n';
1a0006a2:	1c51      	adds	r1, r2, #1
1a0006a4:	b2c9      	uxtb	r1, r1
1a0006a6:	246c      	movs	r4, #108	; 0x6c
1a0006a8:	549c      	strb	r4, [r3, r2]
1a0006aa:	1c4a      	adds	r2, r1, #1
1a0006ac:	b2d2      	uxtb	r2, r2
1a0006ae:	2464      	movs	r4, #100	; 0x64
1a0006b0:	545c      	strb	r4, [r3, r1]
1a0006b2:	1c51      	adds	r1, r2, #1
1a0006b4:	b2c9      	uxtb	r1, r1
1a0006b6:	256e      	movs	r5, #110	; 0x6e
1a0006b8:	549d      	strb	r5, [r3, r2]
    buffer[index_buff++] = '\''; buffer[index_buff++] = 't'; buffer[index_buff++] = ' ';
1a0006ba:	1c4a      	adds	r2, r1, #1
1a0006bc:	b2d2      	uxtb	r2, r2
1a0006be:	2727      	movs	r7, #39	; 0x27
1a0006c0:	545f      	strb	r7, [r3, r1]
1a0006c2:	1c51      	adds	r1, r2, #1
1a0006c4:	b2c9      	uxtb	r1, r1
1a0006c6:	f04f 0874 	mov.w	r8, #116	; 0x74
1a0006ca:	f803 8002 	strb.w	r8, [r3, r2]
1a0006ce:	1c4a      	adds	r2, r1, #1
1a0006d0:	b2d2      	uxtb	r2, r2
1a0006d2:	f04f 0e20 	mov.w	lr, #32
1a0006d6:	f803 e001 	strb.w	lr, [r3, r1]
    buffer[index_buff++] = 'e'; buffer[index_buff++] = 'x'; buffer[index_buff++] = 'e';
1a0006da:	1c51      	adds	r1, r2, #1
1a0006dc:	b2c9      	uxtb	r1, r1
1a0006de:	f04f 0c65 	mov.w	ip, #101	; 0x65
1a0006e2:	f803 c002 	strb.w	ip, [r3, r2]
1a0006e6:	1c4a      	adds	r2, r1, #1
1a0006e8:	b2d2      	uxtb	r2, r2
1a0006ea:	2778      	movs	r7, #120	; 0x78
1a0006ec:	545f      	strb	r7, [r3, r1]
1a0006ee:	1c51      	adds	r1, r2, #1
1a0006f0:	b2c9      	uxtb	r1, r1
1a0006f2:	f803 c002 	strb.w	ip, [r3, r2]
    buffer[index_buff++] = 'c'; buffer[index_buff++] = 'u'; buffer[index_buff++] = 't';
1a0006f6:	1c4a      	adds	r2, r1, #1
1a0006f8:	b2d2      	uxtb	r2, r2
1a0006fa:	2763      	movs	r7, #99	; 0x63
1a0006fc:	545f      	strb	r7, [r3, r1]
1a0006fe:	1c51      	adds	r1, r2, #1
1a000700:	b2c9      	uxtb	r1, r1
1a000702:	f803 9002 	strb.w	r9, [r3, r2]
1a000706:	1c4a      	adds	r2, r1, #1
1a000708:	b2d2      	uxtb	r2, r2
1a00070a:	f803 8001 	strb.w	r8, [r3, r1]
    buffer[index_buff++] = 'e'; buffer[index_buff++] = ' '; buffer[index_buff++] = 'c';
1a00070e:	1c51      	adds	r1, r2, #1
1a000710:	b2c9      	uxtb	r1, r1
1a000712:	f803 c002 	strb.w	ip, [r3, r2]
1a000716:	1c4a      	adds	r2, r1, #1
1a000718:	b2d2      	uxtb	r2, r2
1a00071a:	f803 e001 	strb.w	lr, [r3, r1]
1a00071e:	1c51      	adds	r1, r2, #1
1a000720:	b2c9      	uxtb	r1, r1
1a000722:	549f      	strb	r7, [r3, r2]
    buffer[index_buff++] = 'o'; buffer[index_buff++] = 'm'; buffer[index_buff++] = 'm';
1a000724:	1c4a      	adds	r2, r1, #1
1a000726:	b2d2      	uxtb	r2, r2
1a000728:	545e      	strb	r6, [r3, r1]
1a00072a:	1c51      	adds	r1, r2, #1
1a00072c:	b2c9      	uxtb	r1, r1
1a00072e:	266d      	movs	r6, #109	; 0x6d
1a000730:	549e      	strb	r6, [r3, r2]
1a000732:	1c4a      	adds	r2, r1, #1
1a000734:	b2d2      	uxtb	r2, r2
1a000736:	545e      	strb	r6, [r3, r1]
    buffer[index_buff++] = 'a'; buffer[index_buff++] = 'n'; buffer[index_buff++] = 'd';
1a000738:	1c51      	adds	r1, r2, #1
1a00073a:	b2c9      	uxtb	r1, r1
1a00073c:	2661      	movs	r6, #97	; 0x61
1a00073e:	549e      	strb	r6, [r3, r2]
1a000740:	1c4a      	adds	r2, r1, #1
1a000742:	b2d2      	uxtb	r2, r2
1a000744:	545d      	strb	r5, [r3, r1]
1a000746:	1c51      	adds	r1, r2, #1
1a000748:	b2c9      	uxtb	r1, r1
1a00074a:	549c      	strb	r4, [r3, r2]
    buffer[index_buff++] = '\r'; buffer[index_buff++] = '\n';
1a00074c:	1c4a      	adds	r2, r1, #1
1a00074e:	b2d2      	uxtb	r2, r2
1a000750:	240d      	movs	r4, #13
1a000752:	545c      	strb	r4, [r3, r1]
1a000754:	1c51      	adds	r1, r2, #1
1a000756:	7001      	strb	r1, [r0, #0]
1a000758:	210a      	movs	r1, #10
1a00075a:	5499      	strb	r1, [r3, r2]
1a00075c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a000760:	40085000 	.word	0x40085000
1a000764:	100000b4 	.word	0x100000b4
1a000768:	100000b0 	.word	0x100000b0
1a00076c:	100000a4 	.word	0x100000a4
1a000770:	100000b1 	.word	0x100000b1

1a000774 <ConfigurarUART>:
}

void ConfigurarUART(LPC_USART_T *pUART, uint8_t enRBRInt)
{
1a000774:	b538      	push	{r3, r4, r5, lr}
1a000776:	4604      	mov	r4, r0
1a000778:	460d      	mov	r5, r1
    Chip_UART_Init(pUART);
1a00077a:	f000 fcdf 	bl	1a00113c <Chip_UART_Init>
    pUART->LCR = UART_LCR_DLAB_EN | UART_LCR_SBS_1BIT | UART_LCR_WLEN8;
1a00077e:	2383      	movs	r3, #131	; 0x83
1a000780:	60e3      	str	r3, [r4, #12]

    // Configuro mi divisor principal, que será 332 = 0x14C
    pUART->DLM = 0x1;
1a000782:	2301      	movs	r3, #1
1a000784:	6063      	str	r3, [r4, #4]
    pUART->DLL = 0x4C;
1a000786:	224c      	movs	r2, #76	; 0x4c
1a000788:	6022      	str	r2, [r4, #0]

    // Habilito la transmisión de datos
    pUART->TER2 = 0x01;
1a00078a:	65e3      	str	r3, [r4, #92]	; 0x5c

    // Deshabilito la configuración de divisores, por lo que dejo que se empiece a recibir y transmitir.
    pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00078c:	68e3      	ldr	r3, [r4, #12]
1a00078e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000792:	60e3      	str	r3, [r4, #12]

    if(enRBRInt)
1a000794:	b10d      	cbz	r5, 1a00079a <ConfigurarUART+0x26>
        pUART->IER = UART_IER_RBRINT;
1a000796:	2301      	movs	r3, #1
1a000798:	6063      	str	r3, [r4, #4]
1a00079a:	bd38      	pop	{r3, r4, r5, pc}

1a00079c <UARTDisponible>:
}

uint8_t UARTDisponible(LPC_USART_T *pUART)
{
    if(pUART->LSR & UART_LSR_TEMT) return 1;
1a00079c:	6943      	ldr	r3, [r0, #20]
1a00079e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0007a2:	d101      	bne.n	1a0007a8 <UARTDisponible+0xc>
    else return 0;
1a0007a4:	2000      	movs	r0, #0
}
1a0007a6:	4770      	bx	lr
    if(pUART->LSR & UART_LSR_TEMT) return 1;
1a0007a8:	2001      	movs	r0, #1
1a0007aa:	4770      	bx	lr

1a0007ac <UARTLeerByte>:

uint8_t UARTLeerByte(LPC_USART_T *pUART, uint8_t* data, uint8_t* error)
{
    uint8_t hayDatoRecibido = 0;
    if(pUART->LSR & UART_LSR_RDR)
1a0007ac:	6943      	ldr	r3, [r0, #20]
1a0007ae:	f013 0f01 	tst.w	r3, #1
1a0007b2:	d00d      	beq.n	1a0007d0 <UARTLeerByte+0x24>
    {
        hayDatoRecibido = 1;
        if(pUART->LSR & (UART_LSR_OE | UART_LSR_PE | UART_LSR_FE | UART_LSR_RXFE | UART_LSR_TXFE))
1a0007b4:	6943      	ldr	r3, [r0, #20]
1a0007b6:	f413 7fc7 	tst.w	r3, #398	; 0x18e
1a0007ba:	d103      	bne.n	1a0007c4 <UARTLeerByte+0x18>
            *error = pUART->LSR & 0x19E;
        else
            *data = pUART->RBR & UART_RBR_MASKBIT;
1a0007bc:	6803      	ldr	r3, [r0, #0]
1a0007be:	700b      	strb	r3, [r1, #0]
        hayDatoRecibido = 1;
1a0007c0:	2001      	movs	r0, #1
1a0007c2:	4770      	bx	lr
            *error = pUART->LSR & 0x19E;
1a0007c4:	6943      	ldr	r3, [r0, #20]
1a0007c6:	f003 039e 	and.w	r3, r3, #158	; 0x9e
1a0007ca:	7013      	strb	r3, [r2, #0]
        hayDatoRecibido = 1;
1a0007cc:	2001      	movs	r0, #1
1a0007ce:	4770      	bx	lr
    uint8_t hayDatoRecibido = 0;
1a0007d0:	2000      	movs	r0, #0
    }

    return hayDatoRecibido;
}
1a0007d2:	4770      	bx	lr

1a0007d4 <UARTEscribirByte>:

void UARTEscribirByte(LPC_USART_T *pUART, uint8_t data)
{
1a0007d4:	b538      	push	{r3, r4, r5, lr}
1a0007d6:	4604      	mov	r4, r0
1a0007d8:	460d      	mov	r5, r1
    while(!UARTDisponible(pUART));
1a0007da:	4620      	mov	r0, r4
1a0007dc:	f7ff ffde 	bl	1a00079c <UARTDisponible>
1a0007e0:	2800      	cmp	r0, #0
1a0007e2:	d0fa      	beq.n	1a0007da <UARTEscribirByte+0x6>
    pUART->THR = data;
1a0007e4:	6025      	str	r5, [r4, #0]
1a0007e6:	bd38      	pop	{r3, r4, r5, pc}

1a0007e8 <UARTEscribirString>:
}

void UARTEscribirString(LPC_USART_T *pUART, char* string)
{
1a0007e8:	b538      	push	{r3, r4, r5, lr}
1a0007ea:	4605      	mov	r5, r0
1a0007ec:	460c      	mov	r4, r1
    for(char* p = string; *p != 0; p++)
1a0007ee:	e003      	b.n	1a0007f8 <UARTEscribirString+0x10>
        UARTEscribirByte(pUART, (uint8_t)*p);
1a0007f0:	4628      	mov	r0, r5
1a0007f2:	f7ff ffef 	bl	1a0007d4 <UARTEscribirByte>
    for(char* p = string; *p != 0; p++)
1a0007f6:	3401      	adds	r4, #1
1a0007f8:	7821      	ldrb	r1, [r4, #0]
1a0007fa:	2900      	cmp	r1, #0
1a0007fc:	d1f8      	bne.n	1a0007f0 <UARTEscribirString+0x8>
}
1a0007fe:	bd38      	pop	{r3, r4, r5, pc}

1a000800 <EnviarComandoAT>:

void EnviarComandoAT(LPC_USART_T *pUART_MODEM, char* AT)
{
1a000800:	b570      	push	{r4, r5, r6, lr}
1a000802:	b082      	sub	sp, #8
1a000804:	4606      	mov	r6, r0
1a000806:	460d      	mov	r5, r1
    uint8_t resultado = 0;
    uint8_t dato = 0;
1a000808:	2300      	movs	r3, #0
1a00080a:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8_t resError = 0;
1a00080e:	f88d 3006 	strb.w	r3, [sp, #6]
    
    while(UARTLeerByte(pUART_MODEM, &dato, &resError));
1a000812:	f10d 0206 	add.w	r2, sp, #6
1a000816:	f10d 0107 	add.w	r1, sp, #7
1a00081a:	4630      	mov	r0, r6
1a00081c:	f7ff ffc6 	bl	1a0007ac <UARTLeerByte>
1a000820:	4604      	mov	r4, r0
1a000822:	2800      	cmp	r0, #0
1a000824:	d1f5      	bne.n	1a000812 <EnviarComandoAT+0x12>

    for(uint8_t i = 0; i < strlen(AT); i++)
1a000826:	4628      	mov	r0, r5
1a000828:	f001 fdea 	bl	1a002400 <strlen>
1a00082c:	4284      	cmp	r4, r0
1a00082e:	d208      	bcs.n	1a000842 <EnviarComandoAT+0x42>
    {
        if(AT[i] == '?')
1a000830:	5d2b      	ldrb	r3, [r5, r4]
1a000832:	2b3f      	cmp	r3, #63	; 0x3f
1a000834:	d002      	beq.n	1a00083c <EnviarComandoAT+0x3c>
    for(uint8_t i = 0; i < strlen(AT); i++)
1a000836:	3401      	adds	r4, #1
1a000838:	b2e4      	uxtb	r4, r4
1a00083a:	e7f4      	b.n	1a000826 <EnviarComandoAT+0x26>
        {
            esConsulta = 1;
1a00083c:	2201      	movs	r2, #1
1a00083e:	4b04      	ldr	r3, [pc, #16]	; (1a000850 <EnviarComandoAT+0x50>)
1a000840:	701a      	strb	r2, [r3, #0]
            break;
        }
    }

    UARTEscribirString(pUART_MODEM, AT);
1a000842:	4629      	mov	r1, r5
1a000844:	4630      	mov	r0, r6
1a000846:	f7ff ffcf 	bl	1a0007e8 <UARTEscribirString>
}
1a00084a:	b002      	add	sp, #8
1a00084c:	bd70      	pop	{r4, r5, r6, pc}
1a00084e:	bf00      	nop
1a000850:	100000b0 	.word	0x100000b0

1a000854 <UART2_IRQHandler>:

void UART2_IRQHandler(void)
{
1a000854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t dato = USB_UART->RBR & UART_RBR_MASKBIT;
1a000856:	4b6c      	ldr	r3, [pc, #432]	; (1a000a08 <UART2_IRQHandler+0x1b4>)
1a000858:	681c      	ldr	r4, [r3, #0]
1a00085a:	b2e4      	uxtb	r4, r4
    // apretó la tecla F2, que servirá para pasar al modo AT.
    uint8_t esF2 = 0;

    uint8_t charESC = 0;

    uint8_t* comandoAT = (uint8_t*)malloc(50);
1a00085c:	2032      	movs	r0, #50	; 0x32
1a00085e:	f001 fb53 	bl	1a001f08 <malloc>
1a000862:	4606      	mov	r6, r0
    *comandoAT = 0;
1a000864:	2300      	movs	r3, #0
1a000866:	7003      	strb	r3, [r0, #0]
    uint8_t index_AT = 0;

    if(dato == 27)
1a000868:	2c1b      	cmp	r4, #27
1a00086a:	d01c      	beq.n	1a0008a6 <UART2_IRQHandler+0x52>
    uint8_t charESC = 0;
1a00086c:	461d      	mov	r5, r3
        charESC = 1;
    if(charESC && (dato == 79 || dato == 81))
1a00086e:	b11d      	cbz	r5, 1a000878 <UART2_IRQHandler+0x24>
1a000870:	2c4f      	cmp	r4, #79	; 0x4f
1a000872:	d01a      	beq.n	1a0008aa <UART2_IRQHandler+0x56>
1a000874:	2c51      	cmp	r4, #81	; 0x51
1a000876:	d018      	beq.n	1a0008aa <UART2_IRQHandler+0x56>

            if(modoAT)
                strcat(buffer, "* Modo consola *\r\n");
        }
    }
    else if(modoAT)
1a000878:	4b64      	ldr	r3, [pc, #400]	; (1a000a0c <UART2_IRQHandler+0x1b8>)
1a00087a:	781b      	ldrb	r3, [r3, #0]
1a00087c:	b193      	cbz	r3, 1a0008a4 <UART2_IRQHandler+0x50>
    {
        if(charESC)
1a00087e:	b98d      	cbnz	r5, 1a0008a4 <UART2_IRQHandler+0x50>
            x++;
            x++;
        }
        else
        {
            index_buff = 1;
1a000880:	2201      	movs	r2, #1
1a000882:	4b63      	ldr	r3, [pc, #396]	; (1a000a10 <UART2_IRQHandler+0x1bc>)
1a000884:	701a      	strb	r2, [r3, #0]

            *buffer = dato;
1a000886:	4b63      	ldr	r3, [pc, #396]	; (1a000a14 <UART2_IRQHandler+0x1c0>)
1a000888:	681b      	ldr	r3, [r3, #0]
1a00088a:	701c      	strb	r4, [r3, #0]
            *(comandoAT + index_AT++) = dato;
1a00088c:	7034      	strb	r4, [r6, #0]

            if(dato == 0x08)
1a00088e:	2c08      	cmp	r4, #8
1a000890:	d03f      	beq.n	1a000912 <UART2_IRQHandler+0xbe>
            *(comandoAT + index_AT++) = dato;
1a000892:	2201      	movs	r2, #1

                *(buffer + index_buff++) = 0x20;
                *(buffer + index_buff++) = 0x08;
            }

            if(dato == '\r')
1a000894:	2c0d      	cmp	r4, #13
1a000896:	d049      	beq.n	1a00092c <UART2_IRQHandler+0xd8>
                while(!textoEnviado && modoAT);

                textoEnviado = 0;
            }
            
            *(buffer + index_buff) = 0;
1a000898:	4b5d      	ldr	r3, [pc, #372]	; (1a000a10 <UART2_IRQHandler+0x1bc>)
1a00089a:	781b      	ldrb	r3, [r3, #0]
1a00089c:	4a5d      	ldr	r2, [pc, #372]	; (1a000a14 <UART2_IRQHandler+0x1c0>)
1a00089e:	6812      	ldr	r2, [r2, #0]
1a0008a0:	2100      	movs	r1, #0
1a0008a2:	54d1      	strb	r1, [r2, r3]
1a0008a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        charESC = 1;
1a0008a6:	2501      	movs	r5, #1
1a0008a8:	e7e1      	b.n	1a00086e <UART2_IRQHandler+0x1a>
        if(dato == 79 && esF2 == 0)
1a0008aa:	2c4f      	cmp	r4, #79	; 0x4f
1a0008ac:	d000      	beq.n	1a0008b0 <UART2_IRQHandler+0x5c>
    uint8_t esF2 = 0;
1a0008ae:	2500      	movs	r5, #0
        if(dato == 81 && esF2 == 1)
1a0008b0:	2c51      	cmp	r4, #81	; 0x51
1a0008b2:	d1f7      	bne.n	1a0008a4 <UART2_IRQHandler+0x50>
1a0008b4:	2d01      	cmp	r5, #1
1a0008b6:	d1f5      	bne.n	1a0008a4 <UART2_IRQHandler+0x50>
            modoAT = !modoAT;
1a0008b8:	4a54      	ldr	r2, [pc, #336]	; (1a000a0c <UART2_IRQHandler+0x1b8>)
1a0008ba:	7813      	ldrb	r3, [r2, #0]
1a0008bc:	fab3 f383 	clz	r3, r3
1a0008c0:	095b      	lsrs	r3, r3, #5
1a0008c2:	7013      	strb	r3, [r2, #0]
            *buffer = 0x1B;
1a0008c4:	4a53      	ldr	r2, [pc, #332]	; (1a000a14 <UART2_IRQHandler+0x1c0>)
1a0008c6:	6814      	ldr	r4, [r2, #0]
1a0008c8:	211b      	movs	r1, #27
1a0008ca:	7021      	strb	r1, [r4, #0]
            *(buffer + 1) = '[';
1a0008cc:	225b      	movs	r2, #91	; 0x5b
1a0008ce:	7062      	strb	r2, [r4, #1]
            *(buffer + 2) = '2';
1a0008d0:	2032      	movs	r0, #50	; 0x32
1a0008d2:	70a0      	strb	r0, [r4, #2]
            *(buffer + 3) = 'J';
1a0008d4:	204a      	movs	r0, #74	; 0x4a
1a0008d6:	70e0      	strb	r0, [r4, #3]
            *(buffer + 4) = 0x1B;
1a0008d8:	7121      	strb	r1, [r4, #4]
            *(buffer + 5) = '[';
1a0008da:	7162      	strb	r2, [r4, #5]
            *(buffer + 6) = '0';
1a0008dc:	2230      	movs	r2, #48	; 0x30
1a0008de:	71a2      	strb	r2, [r4, #6]
            *(buffer + 7) = ';';
1a0008e0:	213b      	movs	r1, #59	; 0x3b
1a0008e2:	71e1      	strb	r1, [r4, #7]
            *(buffer + 8) = '0';
1a0008e4:	7222      	strb	r2, [r4, #8]
            *(buffer + 9) = 'f';
1a0008e6:	2266      	movs	r2, #102	; 0x66
1a0008e8:	7262      	strb	r2, [r4, #9]
            *(buffer + 10) = 0;
1a0008ea:	2200      	movs	r2, #0
1a0008ec:	72a2      	strb	r2, [r4, #10]
            if(modoAT)
1a0008ee:	2b00      	cmp	r3, #0
1a0008f0:	d0d8      	beq.n	1a0008a4 <UART2_IRQHandler+0x50>
                strcat(buffer, "* Modo consola *\r\n");
1a0008f2:	4620      	mov	r0, r4
1a0008f4:	f001 fd84 	bl	1a002400 <strlen>
1a0008f8:	4607      	mov	r7, r0
1a0008fa:	1826      	adds	r6, r4, r0
1a0008fc:	4d46      	ldr	r5, [pc, #280]	; (1a000a18 <UART2_IRQHandler+0x1c4>)
1a0008fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000900:	51e0      	str	r0, [r4, r7]
1a000902:	6071      	str	r1, [r6, #4]
1a000904:	60b2      	str	r2, [r6, #8]
1a000906:	60f3      	str	r3, [r6, #12]
1a000908:	882a      	ldrh	r2, [r5, #0]
1a00090a:	78ab      	ldrb	r3, [r5, #2]
1a00090c:	8232      	strh	r2, [r6, #16]
1a00090e:	74b3      	strb	r3, [r6, #18]
1a000910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                    *(comandoAT + --index_AT) = 0;
1a000912:	2200      	movs	r2, #0
1a000914:	7032      	strb	r2, [r6, #0]
                    *(comandoAT + --index_AT) = 0;
1a000916:	f886 20ff 	strb.w	r2, [r6, #255]	; 0xff
                *(buffer + index_buff++) = 0x20;
1a00091a:	2220      	movs	r2, #32
1a00091c:	705a      	strb	r2, [r3, #1]
                *(buffer + index_buff++) = 0x08;
1a00091e:	2103      	movs	r1, #3
1a000920:	4a3b      	ldr	r2, [pc, #236]	; (1a000a10 <UART2_IRQHandler+0x1bc>)
1a000922:	7011      	strb	r1, [r2, #0]
1a000924:	2208      	movs	r2, #8
1a000926:	709a      	strb	r2, [r3, #2]
1a000928:	22ff      	movs	r2, #255	; 0xff
1a00092a:	e7b3      	b.n	1a000894 <UART2_IRQHandler+0x40>
                *(comandoAT + index_AT++) = '\n';
1a00092c:	1c51      	adds	r1, r2, #1
1a00092e:	b2c9      	uxtb	r1, r1
1a000930:	200a      	movs	r0, #10
1a000932:	54b0      	strb	r0, [r6, r2]
                *(comandoAT + index_AT) = 0;
1a000934:	2200      	movs	r2, #0
1a000936:	5472      	strb	r2, [r6, r1]
                *(buffer + index_buff++) = '\n';
1a000938:	4935      	ldr	r1, [pc, #212]	; (1a000a10 <UART2_IRQHandler+0x1bc>)
1a00093a:	780a      	ldrb	r2, [r1, #0]
1a00093c:	1c54      	adds	r4, r2, #1
1a00093e:	700c      	strb	r4, [r1, #0]
1a000940:	5498      	strb	r0, [r3, r2]
                EnviarComandoAT(MODEM_UART, comandoAT);
1a000942:	4631      	mov	r1, r6
1a000944:	4835      	ldr	r0, [pc, #212]	; (1a000a1c <UART2_IRQHandler+0x1c8>)
1a000946:	f7ff ff5b 	bl	1a000800 <EnviarComandoAT>
                for(uint8_t i = 0; i < strlen(comandoAT); i++)
1a00094a:	e002      	b.n	1a000952 <UART2_IRQHandler+0xfe>
                        *(comandoAT + i) = toupper(*(comandoAT + i));
1a00094c:	700a      	strb	r2, [r1, #0]
                for(uint8_t i = 0; i < strlen(comandoAT); i++)
1a00094e:	3501      	adds	r5, #1
1a000950:	b2ed      	uxtb	r5, r5
1a000952:	4630      	mov	r0, r6
1a000954:	f001 fd54 	bl	1a002400 <strlen>
1a000958:	4285      	cmp	r5, r0
1a00095a:	d20c      	bcs.n	1a000976 <UART2_IRQHandler+0x122>
                    if(isalpha(comandoAT[i]))
1a00095c:	1971      	adds	r1, r6, r5
1a00095e:	5d72      	ldrb	r2, [r6, r5]
1a000960:	4b2f      	ldr	r3, [pc, #188]	; (1a000a20 <UART2_IRQHandler+0x1cc>)
1a000962:	681b      	ldr	r3, [r3, #0]
1a000964:	4413      	add	r3, r2
1a000966:	785b      	ldrb	r3, [r3, #1]
1a000968:	f013 0303 	ands.w	r3, r3, #3
1a00096c:	d0ef      	beq.n	1a00094e <UART2_IRQHandler+0xfa>
                        *(comandoAT + i) = toupper(*(comandoAT + i));
1a00096e:	2b02      	cmp	r3, #2
1a000970:	d1ec      	bne.n	1a00094c <UART2_IRQHandler+0xf8>
1a000972:	3a20      	subs	r2, #32
1a000974:	e7ea      	b.n	1a00094c <UART2_IRQHandler+0xf8>
                if(!strcmp(comandoAT, "AT+RESET\r\n"))
1a000976:	492b      	ldr	r1, [pc, #172]	; (1a000a24 <UART2_IRQHandler+0x1d0>)
1a000978:	4630      	mov	r0, r6
1a00097a:	f001 fbd5 	bl	1a002128 <strcmp>
1a00097e:	bb80      	cbnz	r0, 1a0009e2 <UART2_IRQHandler+0x18e>
                    modoAT = 0;
1a000980:	4b22      	ldr	r3, [pc, #136]	; (1a000a0c <UART2_IRQHandler+0x1b8>)
1a000982:	7018      	strb	r0, [r3, #0]
                    *(buffer + index_buff++) = 0x1B;
1a000984:	4b23      	ldr	r3, [pc, #140]	; (1a000a14 <UART2_IRQHandler+0x1c0>)
1a000986:	681b      	ldr	r3, [r3, #0]
1a000988:	4c21      	ldr	r4, [pc, #132]	; (1a000a10 <UART2_IRQHandler+0x1bc>)
1a00098a:	7822      	ldrb	r2, [r4, #0]
1a00098c:	1c51      	adds	r1, r2, #1
1a00098e:	b2c9      	uxtb	r1, r1
1a000990:	271b      	movs	r7, #27
1a000992:	549f      	strb	r7, [r3, r2]
                    *(buffer + index_buff++) = '[';
1a000994:	1c4a      	adds	r2, r1, #1
1a000996:	b2d2      	uxtb	r2, r2
1a000998:	255b      	movs	r5, #91	; 0x5b
1a00099a:	545d      	strb	r5, [r3, r1]
                    *(buffer + index_buff++) = '2';
1a00099c:	1c51      	adds	r1, r2, #1
1a00099e:	b2c9      	uxtb	r1, r1
1a0009a0:	f04f 0e32 	mov.w	lr, #50	; 0x32
1a0009a4:	f803 e002 	strb.w	lr, [r3, r2]
                    *(buffer + index_buff++) = 'J';
1a0009a8:	1c4a      	adds	r2, r1, #1
1a0009aa:	b2d2      	uxtb	r2, r2
1a0009ac:	f04f 0e4a 	mov.w	lr, #74	; 0x4a
1a0009b0:	f803 e001 	strb.w	lr, [r3, r1]
                    *(buffer + index_buff++) = 0x1B;
1a0009b4:	1c51      	adds	r1, r2, #1
1a0009b6:	b2c9      	uxtb	r1, r1
1a0009b8:	549f      	strb	r7, [r3, r2]
                    *(buffer + index_buff++) = '[';
1a0009ba:	1c4a      	adds	r2, r1, #1
1a0009bc:	b2d2      	uxtb	r2, r2
1a0009be:	545d      	strb	r5, [r3, r1]
                    *(buffer + index_buff++) = '0';
1a0009c0:	1c51      	adds	r1, r2, #1
1a0009c2:	b2c9      	uxtb	r1, r1
1a0009c4:	2530      	movs	r5, #48	; 0x30
1a0009c6:	549d      	strb	r5, [r3, r2]
                    *(buffer + index_buff++) = ';';
1a0009c8:	1c4a      	adds	r2, r1, #1
1a0009ca:	b2d2      	uxtb	r2, r2
1a0009cc:	273b      	movs	r7, #59	; 0x3b
1a0009ce:	545f      	strb	r7, [r3, r1]
                    *(buffer + index_buff++) = '0';
1a0009d0:	1c51      	adds	r1, r2, #1
1a0009d2:	b2c9      	uxtb	r1, r1
1a0009d4:	549d      	strb	r5, [r3, r2]
                    *(buffer + index_buff++) = 'f';
1a0009d6:	1c4a      	adds	r2, r1, #1
1a0009d8:	b2d2      	uxtb	r2, r2
1a0009da:	7022      	strb	r2, [r4, #0]
1a0009dc:	2466      	movs	r4, #102	; 0x66
1a0009de:	545c      	strb	r4, [r3, r1]
                    *(buffer + index_buff) = 0;
1a0009e0:	5498      	strb	r0, [r3, r2]
                memset(comandoAT, 0, 50);
1a0009e2:	2232      	movs	r2, #50	; 0x32
1a0009e4:	2100      	movs	r1, #0
1a0009e6:	4630      	mov	r0, r6
1a0009e8:	f001 fa9e 	bl	1a001f28 <memset>
                LPC_TIMER1->TCR = TIMER_ENABLE;
1a0009ec:	2201      	movs	r2, #1
1a0009ee:	4b0e      	ldr	r3, [pc, #56]	; (1a000a28 <UART2_IRQHandler+0x1d4>)
1a0009f0:	605a      	str	r2, [r3, #4]
                while(!textoEnviado && modoAT);
1a0009f2:	4b0e      	ldr	r3, [pc, #56]	; (1a000a2c <UART2_IRQHandler+0x1d8>)
1a0009f4:	781b      	ldrb	r3, [r3, #0]
1a0009f6:	b91b      	cbnz	r3, 1a000a00 <UART2_IRQHandler+0x1ac>
1a0009f8:	4b04      	ldr	r3, [pc, #16]	; (1a000a0c <UART2_IRQHandler+0x1b8>)
1a0009fa:	781b      	ldrb	r3, [r3, #0]
1a0009fc:	2b00      	cmp	r3, #0
1a0009fe:	d1f8      	bne.n	1a0009f2 <UART2_IRQHandler+0x19e>
                textoEnviado = 0;
1a000a00:	2200      	movs	r2, #0
1a000a02:	4b0a      	ldr	r3, [pc, #40]	; (1a000a2c <UART2_IRQHandler+0x1d8>)
1a000a04:	701a      	strb	r2, [r3, #0]
1a000a06:	e747      	b.n	1a000898 <UART2_IRQHandler+0x44>
1a000a08:	400c1000 	.word	0x400c1000
1a000a0c:	100000b2 	.word	0x100000b2
1a000a10:	100000b1 	.word	0x100000b1
1a000a14:	100000a4 	.word	0x100000a4
1a000a18:	1a0024dc 	.word	0x1a0024dc
1a000a1c:	400c2000 	.word	0x400c2000
1a000a20:	10000038 	.word	0x10000038
1a000a24:	1a0024f0 	.word	0x1a0024f0
1a000a28:	40085000 	.word	0x40085000
1a000a2c:	100000b4 	.word	0x100000b4

1a000a30 <UART3_IRQHandler>:
        }
    }
}

void UART3_IRQHandler(void)
{
1a000a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t dato = MODEM_UART->RBR & UART_RBR_MASKBIT;
1a000a32:	4b6a      	ldr	r3, [pc, #424]	; (1a000bdc <UART3_IRQHandler+0x1ac>)
1a000a34:	681c      	ldr	r4, [r3, #0]
1a000a36:	b2e4      	uxtb	r4, r4
    static uint8_t saltosLinea = 0;

    LPC_TIMER1->TCR = TIMER_RESET;
1a000a38:	2202      	movs	r2, #2
1a000a3a:	f5a3 3374 	sub.w	r3, r3, #249856	; 0x3d000
1a000a3e:	605a      	str	r2, [r3, #4]
    
    if(modoAT)
1a000a40:	4b67      	ldr	r3, [pc, #412]	; (1a000be0 <UART3_IRQHandler+0x1b0>)
1a000a42:	781b      	ldrb	r3, [r3, #0]
1a000a44:	b313      	cbz	r3, 1a000a8c <UART3_IRQHandler+0x5c>
    {
        if(dato == '\n')
1a000a46:	2c0a      	cmp	r4, #10
1a000a48:	d010      	beq.n	1a000a6c <UART3_IRQHandler+0x3c>
            saltosLinea++;

        if(esConsulta)
1a000a4a:	4b66      	ldr	r3, [pc, #408]	; (1a000be4 <UART3_IRQHandler+0x1b4>)
1a000a4c:	781b      	ldrb	r3, [r3, #0]
1a000a4e:	b193      	cbz	r3, 1a000a76 <UART3_IRQHandler+0x46>
        {
            if(saltosLinea == 2)
1a000a50:	4b65      	ldr	r3, [pc, #404]	; (1a000be8 <UART3_IRQHandler+0x1b8>)
1a000a52:	781b      	ldrb	r3, [r3, #0]
1a000a54:	2b02      	cmp	r3, #2
1a000a56:	f040 8089 	bne.w	1a000b6c <UART3_IRQHandler+0x13c>
            {
                saltosLinea = 0;
1a000a5a:	2300      	movs	r3, #0
1a000a5c:	4a62      	ldr	r2, [pc, #392]	; (1a000be8 <UART3_IRQHandler+0x1b8>)
1a000a5e:	7013      	strb	r3, [r2, #0]
                textoEnviado = 1;
1a000a60:	2101      	movs	r1, #1
1a000a62:	4a62      	ldr	r2, [pc, #392]	; (1a000bec <UART3_IRQHandler+0x1bc>)
1a000a64:	7011      	strb	r1, [r2, #0]
                esConsulta = 0;
1a000a66:	4a5f      	ldr	r2, [pc, #380]	; (1a000be4 <UART3_IRQHandler+0x1b4>)
1a000a68:	7013      	strb	r3, [r2, #0]
1a000a6a:	e07f      	b.n	1a000b6c <UART3_IRQHandler+0x13c>
            saltosLinea++;
1a000a6c:	4a5e      	ldr	r2, [pc, #376]	; (1a000be8 <UART3_IRQHandler+0x1b8>)
1a000a6e:	7813      	ldrb	r3, [r2, #0]
1a000a70:	3301      	adds	r3, #1
1a000a72:	7013      	strb	r3, [r2, #0]
1a000a74:	e7e9      	b.n	1a000a4a <UART3_IRQHandler+0x1a>
            }
        }
        else
        {
            if(saltosLinea == 1)
1a000a76:	4b5c      	ldr	r3, [pc, #368]	; (1a000be8 <UART3_IRQHandler+0x1b8>)
1a000a78:	781b      	ldrb	r3, [r3, #0]
1a000a7a:	2b01      	cmp	r3, #1
1a000a7c:	d176      	bne.n	1a000b6c <UART3_IRQHandler+0x13c>
            {
                saltosLinea = 0;
1a000a7e:	2200      	movs	r2, #0
1a000a80:	4b59      	ldr	r3, [pc, #356]	; (1a000be8 <UART3_IRQHandler+0x1b8>)
1a000a82:	701a      	strb	r2, [r3, #0]
                textoEnviado = 1;
1a000a84:	2201      	movs	r2, #1
1a000a86:	4b59      	ldr	r3, [pc, #356]	; (1a000bec <UART3_IRQHandler+0x1bc>)
1a000a88:	701a      	strb	r2, [r3, #0]
1a000a8a:	e06f      	b.n	1a000b6c <UART3_IRQHandler+0x13c>
            }
        }
    }
    else
    {
        if(MODEM_UART->LSR & (UART_LSR_OE | UART_LSR_PE | UART_LSR_FE | UART_LSR_RXFE | UART_LSR_TXFE))
1a000a8c:	4b53      	ldr	r3, [pc, #332]	; (1a000bdc <UART3_IRQHandler+0x1ac>)
1a000a8e:	695b      	ldr	r3, [r3, #20]
1a000a90:	f413 7fc7 	tst.w	r3, #398	; 0x18e
1a000a94:	d057      	beq.n	1a000b46 <UART3_IRQHandler+0x116>
        {
            uint8_t readError = MODEM_UART->LSR & 0x19E;
1a000a96:	4b51      	ldr	r3, [pc, #324]	; (1a000bdc <UART3_IRQHandler+0x1ac>)
1a000a98:	695d      	ldr	r5, [r3, #20]
1a000a9a:	b2ed      	uxtb	r5, r5
1a000a9c:	f005 069e 	and.w	r6, r5, #158	; 0x9e
            
            if(LPC_TIMER0->MR[0] != 100)
1a000aa0:	f5a3 3378 	sub.w	r3, r3, #253952	; 0x3e000
1a000aa4:	699b      	ldr	r3, [r3, #24]
1a000aa6:	2b64      	cmp	r3, #100	; 0x64
1a000aa8:	d002      	beq.n	1a000ab0 <UART3_IRQHandler+0x80>
                LPC_TIMER0->MR[0] = 100;
1a000aaa:	2264      	movs	r2, #100	; 0x64
1a000aac:	4b50      	ldr	r3, [pc, #320]	; (1a000bf0 <UART3_IRQHandler+0x1c0>)
1a000aae:	619a      	str	r2, [r3, #24]
                
            if(readError & UART_LSR_OE)
1a000ab0:	f015 0f02 	tst.w	r5, #2
1a000ab4:	d119      	bne.n	1a000aea <UART3_IRQHandler+0xba>
            {
                Led_On(RED_LED);
                memcpy(buffer, OVERRUN, 15);
            }
            if(readError & UART_LSR_PE)
1a000ab6:	f015 0f04 	tst.w	r5, #4
1a000aba:	d125      	bne.n	1a000b08 <UART3_IRQHandler+0xd8>
            {
                Led_On(GREEN_LED);
                memcpy(buffer, PARITY, 14);
            }
            if(readError & UART_LSR_FE)
1a000abc:	f015 0f08 	tst.w	r5, #8
1a000ac0:	d12f      	bne.n	1a000b22 <UART3_IRQHandler+0xf2>
            {
                Led_On(RED_LED);
                Led_On(GREEN_LED);
                memcpy(buffer, FRAMING, 15);
            }
            if(readError & UART_LSR_RXFE)
1a000ac2:	f016 0f80 	tst.w	r6, #128	; 0x80
1a000ac6:	d051      	beq.n	1a000b6c <UART3_IRQHandler+0x13c>
            {
                Led_On(RGB_R_LED);
1a000ac8:	2000      	movs	r0, #0
1a000aca:	f000 f941 	bl	1a000d50 <Led_On>
                Led_On(RGB_B_LED);
1a000ace:	2002      	movs	r0, #2
1a000ad0:	f000 f93e 	bl	1a000d50 <Led_On>
                memcpy(buffer, RXFIFO, 18);
1a000ad4:	4b47      	ldr	r3, [pc, #284]	; (1a000bf4 <UART3_IRQHandler+0x1c4>)
1a000ad6:	681e      	ldr	r6, [r3, #0]
1a000ad8:	4d47      	ldr	r5, [pc, #284]	; (1a000bf8 <UART3_IRQHandler+0x1c8>)
1a000ada:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000adc:	6030      	str	r0, [r6, #0]
1a000ade:	6071      	str	r1, [r6, #4]
1a000ae0:	60b2      	str	r2, [r6, #8]
1a000ae2:	60f3      	str	r3, [r6, #12]
1a000ae4:	882b      	ldrh	r3, [r5, #0]
1a000ae6:	8233      	strh	r3, [r6, #16]
1a000ae8:	e040      	b.n	1a000b6c <UART3_IRQHandler+0x13c>
                Led_On(RED_LED);
1a000aea:	2003      	movs	r0, #3
1a000aec:	f000 f930 	bl	1a000d50 <Led_On>
                memcpy(buffer, OVERRUN, 15);
1a000af0:	4b40      	ldr	r3, [pc, #256]	; (1a000bf4 <UART3_IRQHandler+0x1c4>)
1a000af2:	681f      	ldr	r7, [r3, #0]
1a000af4:	4b41      	ldr	r3, [pc, #260]	; (1a000bfc <UART3_IRQHandler+0x1cc>)
1a000af6:	cb07      	ldmia	r3!, {r0, r1, r2}
1a000af8:	6038      	str	r0, [r7, #0]
1a000afa:	6079      	str	r1, [r7, #4]
1a000afc:	60ba      	str	r2, [r7, #8]
1a000afe:	881a      	ldrh	r2, [r3, #0]
1a000b00:	789b      	ldrb	r3, [r3, #2]
1a000b02:	81ba      	strh	r2, [r7, #12]
1a000b04:	73bb      	strb	r3, [r7, #14]
1a000b06:	e7d6      	b.n	1a000ab6 <UART3_IRQHandler+0x86>
                Led_On(GREEN_LED);
1a000b08:	2005      	movs	r0, #5
1a000b0a:	f000 f921 	bl	1a000d50 <Led_On>
                memcpy(buffer, PARITY, 14);
1a000b0e:	4b39      	ldr	r3, [pc, #228]	; (1a000bf4 <UART3_IRQHandler+0x1c4>)
1a000b10:	681f      	ldr	r7, [r3, #0]
1a000b12:	4b3b      	ldr	r3, [pc, #236]	; (1a000c00 <UART3_IRQHandler+0x1d0>)
1a000b14:	cb07      	ldmia	r3!, {r0, r1, r2}
1a000b16:	6038      	str	r0, [r7, #0]
1a000b18:	6079      	str	r1, [r7, #4]
1a000b1a:	60ba      	str	r2, [r7, #8]
1a000b1c:	881b      	ldrh	r3, [r3, #0]
1a000b1e:	81bb      	strh	r3, [r7, #12]
1a000b20:	e7cc      	b.n	1a000abc <UART3_IRQHandler+0x8c>
                Led_On(RED_LED);
1a000b22:	2003      	movs	r0, #3
1a000b24:	f000 f914 	bl	1a000d50 <Led_On>
                Led_On(GREEN_LED);
1a000b28:	2005      	movs	r0, #5
1a000b2a:	f000 f911 	bl	1a000d50 <Led_On>
                memcpy(buffer, FRAMING, 15);
1a000b2e:	4b31      	ldr	r3, [pc, #196]	; (1a000bf4 <UART3_IRQHandler+0x1c4>)
1a000b30:	681d      	ldr	r5, [r3, #0]
1a000b32:	4b34      	ldr	r3, [pc, #208]	; (1a000c04 <UART3_IRQHandler+0x1d4>)
1a000b34:	cb07      	ldmia	r3!, {r0, r1, r2}
1a000b36:	6028      	str	r0, [r5, #0]
1a000b38:	6069      	str	r1, [r5, #4]
1a000b3a:	60aa      	str	r2, [r5, #8]
1a000b3c:	881a      	ldrh	r2, [r3, #0]
1a000b3e:	789b      	ldrb	r3, [r3, #2]
1a000b40:	81aa      	strh	r2, [r5, #12]
1a000b42:	73ab      	strb	r3, [r5, #14]
1a000b44:	e7bd      	b.n	1a000ac2 <UART3_IRQHandler+0x92>
                memcpy(buffer, TXERR, 32);
            }
        }
        else
        {
            if(LPC_TIMER0->MR[0] != 25)
1a000b46:	4b2a      	ldr	r3, [pc, #168]	; (1a000bf0 <UART3_IRQHandler+0x1c0>)
1a000b48:	699b      	ldr	r3, [r3, #24]
1a000b4a:	2b19      	cmp	r3, #25
1a000b4c:	d002      	beq.n	1a000b54 <UART3_IRQHandler+0x124>
                LPC_TIMER0->MR[0] = 25;
1a000b4e:	2219      	movs	r2, #25
1a000b50:	4b27      	ldr	r3, [pc, #156]	; (1a000bf0 <UART3_IRQHandler+0x1c0>)
1a000b52:	619a      	str	r2, [r3, #24]
            if(dato == 'q')
1a000b54:	2c71      	cmp	r4, #113	; 0x71
1a000b56:	d016      	beq.n	1a000b86 <UART3_IRQHandler+0x156>
                }
                else contador += 1;

                Led_On(RGB_B_LED);
            }
            else if(dato == 'w')
1a000b58:	2c77      	cmp	r4, #119	; 0x77
1a000b5a:	d026      	beq.n	1a000baa <UART3_IRQHandler+0x17a>
                }
                else contador -= 1;
                
                Led_On(RGB_R_LED);
            }
            else if(dato == 'e')
1a000b5c:	2c65      	cmp	r4, #101	; 0x65
1a000b5e:	d035      	beq.n	1a000bcc <UART3_IRQHandler+0x19c>
            {
                contador = 0;
                Led_On(RGB_G_LED);
            }

            buffer = numToString(contador);
1a000b60:	4b29      	ldr	r3, [pc, #164]	; (1a000c08 <UART3_IRQHandler+0x1d8>)
1a000b62:	7818      	ldrb	r0, [r3, #0]
1a000b64:	f7ff fbec 	bl	1a000340 <numToString>
1a000b68:	4b22      	ldr	r3, [pc, #136]	; (1a000bf4 <UART3_IRQHandler+0x1c4>)
1a000b6a:	6018      	str	r0, [r3, #0]
        }
    }

    if(modoAT)
1a000b6c:	4b1c      	ldr	r3, [pc, #112]	; (1a000be0 <UART3_IRQHandler+0x1b0>)
1a000b6e:	781b      	ldrb	r3, [r3, #0]
1a000b70:	b133      	cbz	r3, 1a000b80 <UART3_IRQHandler+0x150>
        *(buffer + index_buff++) = dato;
1a000b72:	4b20      	ldr	r3, [pc, #128]	; (1a000bf4 <UART3_IRQHandler+0x1c4>)
1a000b74:	6819      	ldr	r1, [r3, #0]
1a000b76:	4a25      	ldr	r2, [pc, #148]	; (1a000c0c <UART3_IRQHandler+0x1dc>)
1a000b78:	7813      	ldrb	r3, [r2, #0]
1a000b7a:	1c58      	adds	r0, r3, #1
1a000b7c:	7010      	strb	r0, [r2, #0]
1a000b7e:	54cc      	strb	r4, [r1, r3]

    uint8_t idInterrupcion = MODEM_UART->IIR;
1a000b80:	4b16      	ldr	r3, [pc, #88]	; (1a000bdc <UART3_IRQHandler+0x1ac>)
1a000b82:	689b      	ldr	r3, [r3, #8]
1a000b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                if(contador == 99)
1a000b86:	4b20      	ldr	r3, [pc, #128]	; (1a000c08 <UART3_IRQHandler+0x1d8>)
1a000b88:	781b      	ldrb	r3, [r3, #0]
1a000b8a:	2b63      	cmp	r3, #99	; 0x63
1a000b8c:	d006      	beq.n	1a000b9c <UART3_IRQHandler+0x16c>
                else contador += 1;
1a000b8e:	3301      	adds	r3, #1
1a000b90:	4a1d      	ldr	r2, [pc, #116]	; (1a000c08 <UART3_IRQHandler+0x1d8>)
1a000b92:	7013      	strb	r3, [r2, #0]
                Led_On(RGB_B_LED);
1a000b94:	2002      	movs	r0, #2
1a000b96:	f000 f8db 	bl	1a000d50 <Led_On>
1a000b9a:	e7e1      	b.n	1a000b60 <UART3_IRQHandler+0x130>
                    contador = 0;
1a000b9c:	2200      	movs	r2, #0
1a000b9e:	4b1a      	ldr	r3, [pc, #104]	; (1a000c08 <UART3_IRQHandler+0x1d8>)
1a000ba0:	701a      	strb	r2, [r3, #0]
                    Led_On(RGB_G_LED);
1a000ba2:	2001      	movs	r0, #1
1a000ba4:	f000 f8d4 	bl	1a000d50 <Led_On>
1a000ba8:	e7f4      	b.n	1a000b94 <UART3_IRQHandler+0x164>
                if(contador == 0)
1a000baa:	4b17      	ldr	r3, [pc, #92]	; (1a000c08 <UART3_IRQHandler+0x1d8>)
1a000bac:	781b      	ldrb	r3, [r3, #0]
1a000bae:	b133      	cbz	r3, 1a000bbe <UART3_IRQHandler+0x18e>
                else contador -= 1;
1a000bb0:	3b01      	subs	r3, #1
1a000bb2:	4a15      	ldr	r2, [pc, #84]	; (1a000c08 <UART3_IRQHandler+0x1d8>)
1a000bb4:	7013      	strb	r3, [r2, #0]
                Led_On(RGB_R_LED);
1a000bb6:	2000      	movs	r0, #0
1a000bb8:	f000 f8ca 	bl	1a000d50 <Led_On>
1a000bbc:	e7d0      	b.n	1a000b60 <UART3_IRQHandler+0x130>
                    contador = 99;
1a000bbe:	2263      	movs	r2, #99	; 0x63
1a000bc0:	4b11      	ldr	r3, [pc, #68]	; (1a000c08 <UART3_IRQHandler+0x1d8>)
1a000bc2:	701a      	strb	r2, [r3, #0]
                    Led_On(RGB_G_LED);
1a000bc4:	2001      	movs	r0, #1
1a000bc6:	f000 f8c3 	bl	1a000d50 <Led_On>
1a000bca:	e7f4      	b.n	1a000bb6 <UART3_IRQHandler+0x186>
                contador = 0;
1a000bcc:	2200      	movs	r2, #0
1a000bce:	4b0e      	ldr	r3, [pc, #56]	; (1a000c08 <UART3_IRQHandler+0x1d8>)
1a000bd0:	701a      	strb	r2, [r3, #0]
                Led_On(RGB_G_LED);
1a000bd2:	2001      	movs	r0, #1
1a000bd4:	f000 f8bc 	bl	1a000d50 <Led_On>
1a000bd8:	e7c2      	b.n	1a000b60 <UART3_IRQHandler+0x130>
1a000bda:	bf00      	nop
1a000bdc:	400c2000 	.word	0x400c2000
1a000be0:	100000b2 	.word	0x100000b2
1a000be4:	100000b0 	.word	0x100000b0
1a000be8:	100000b3 	.word	0x100000b3
1a000bec:	100000b4 	.word	0x100000b4
1a000bf0:	40084000 	.word	0x40084000
1a000bf4:	100000a4 	.word	0x100000a4
1a000bf8:	1a00252c 	.word	0x1a00252c
1a000bfc:	1a0024fc 	.word	0x1a0024fc
1a000c00:	1a00250c 	.word	0x1a00250c
1a000c04:	1a00251c 	.word	0x1a00251c
1a000c08:	100000a8 	.word	0x100000a8
1a000c0c:	100000b1 	.word	0x100000b1

1a000c10 <main>:
}

int main(void)
{
1a000c10:	b510      	push	{r4, lr}
    buffer = (uint8_t*)malloc(100);
1a000c12:	2064      	movs	r0, #100	; 0x64
1a000c14:	f001 f978 	bl	1a001f08 <malloc>
1a000c18:	4b1b      	ldr	r3, [pc, #108]	; (1a000c88 <main+0x78>)
1a000c1a:	6018      	str	r0, [r3, #0]
    *buffer = 0;
1a000c1c:	2300      	movs	r3, #0
1a000c1e:	7003      	strb	r3, [r0, #0]
    aux = buffer;
1a000c20:	4a1a      	ldr	r2, [pc, #104]	; (1a000c8c <main+0x7c>)
1a000c22:	6010      	str	r0, [r2, #0]

    uint8_t resultado = 0;
    uint8_t dato = 255;
    uint8_t resError = 0;

    contador = 0;
1a000c24:	4a1a      	ldr	r2, [pc, #104]	; (1a000c90 <main+0x80>)
1a000c26:	7013      	strb	r3, [r2, #0]

    ConfigurarPuertosLaboratorio();
1a000c28:	f7ff fc6a 	bl	1a000500 <ConfigurarPuertosLaboratorio>
    ConfigurarInterrupciones();
1a000c2c:	f7ff fc00 	bl	1a000430 <ConfigurarInterrupciones>
    ConfigurarUART(USB_UART, 1);
1a000c30:	2101      	movs	r1, #1
1a000c32:	4818      	ldr	r0, [pc, #96]	; (1a000c94 <main+0x84>)
1a000c34:	f7ff fd9e 	bl	1a000774 <ConfigurarUART>
    ConfigurarUART(MODEM_UART, 1);
1a000c38:	2101      	movs	r1, #1
1a000c3a:	4817      	ldr	r0, [pc, #92]	; (1a000c98 <main+0x88>)
1a000c3c:	f7ff fd9a 	bl	1a000774 <ConfigurarUART>
1a000c40:	e000      	b.n	1a000c44 <main+0x34>
                uint8_t caracter = *buffer++;
                
                USB_UART->THR = caracter;
            }
        }
        if(entersLoop)
1a000c42:	b9c4      	cbnz	r4, 1a000c76 <main+0x66>
        led_encendido = LeerLEDs();
1a000c44:	f7ff fbc8 	bl	1a0003d8 <LeerLEDs>
1a000c48:	4b14      	ldr	r3, [pc, #80]	; (1a000c9c <main+0x8c>)
1a000c4a:	7018      	strb	r0, [r3, #0]
        uint8_t entersLoop = 0;
1a000c4c:	2400      	movs	r4, #0
        while(arrayLength(buffer))
1a000c4e:	4b0e      	ldr	r3, [pc, #56]	; (1a000c88 <main+0x78>)
1a000c50:	6818      	ldr	r0, [r3, #0]
1a000c52:	f7ff fbb7 	bl	1a0003c4 <arrayLength>
1a000c56:	2800      	cmp	r0, #0
1a000c58:	d0f3      	beq.n	1a000c42 <main+0x32>
            if(UARTDisponible(USB_UART))
1a000c5a:	480e      	ldr	r0, [pc, #56]	; (1a000c94 <main+0x84>)
1a000c5c:	f7ff fd9e 	bl	1a00079c <UARTDisponible>
            entersLoop = 1;
1a000c60:	2401      	movs	r4, #1
            if(UARTDisponible(USB_UART))
1a000c62:	2800      	cmp	r0, #0
1a000c64:	d0f3      	beq.n	1a000c4e <main+0x3e>
                uint8_t caracter = *buffer++;
1a000c66:	4a08      	ldr	r2, [pc, #32]	; (1a000c88 <main+0x78>)
1a000c68:	6813      	ldr	r3, [r2, #0]
1a000c6a:	1919      	adds	r1, r3, r4
1a000c6c:	6011      	str	r1, [r2, #0]
1a000c6e:	781a      	ldrb	r2, [r3, #0]
                USB_UART->THR = caracter;
1a000c70:	4b08      	ldr	r3, [pc, #32]	; (1a000c94 <main+0x84>)
1a000c72:	601a      	str	r2, [r3, #0]
1a000c74:	e7eb      	b.n	1a000c4e <main+0x3e>
        {
            entersLoop = 0;
            buffer = aux;
1a000c76:	4b05      	ldr	r3, [pc, #20]	; (1a000c8c <main+0x7c>)
1a000c78:	6818      	ldr	r0, [r3, #0]
1a000c7a:	4b03      	ldr	r3, [pc, #12]	; (1a000c88 <main+0x78>)
1a000c7c:	6018      	str	r0, [r3, #0]
            memset(buffer, 0, 100);
1a000c7e:	2264      	movs	r2, #100	; 0x64
1a000c80:	2100      	movs	r1, #0
1a000c82:	f001 f951 	bl	1a001f28 <memset>
1a000c86:	e7dd      	b.n	1a000c44 <main+0x34>
1a000c88:	100000a4 	.word	0x100000a4
1a000c8c:	100000a0 	.word	0x100000a0
1a000c90:	100000a8 	.word	0x100000a8
1a000c94:	400c1000 	.word	0x400c1000
1a000c98:	400c2000 	.word	0x400c2000
1a000c9c:	100000cc 	.word	0x100000cc

1a000ca0 <initialise_monitor_handles>:
{
1a000ca0:	4770      	bx	lr
1a000ca2:	Address 0x000000001a000ca2 is out of bounds.


1a000ca4 <Reset_Handler>:
void Reset_Handler(void) {
1a000ca4:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000ca6:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000ca8:	4a19      	ldr	r2, [pc, #100]	; (1a000d10 <Reset_Handler+0x6c>)
1a000caa:	4b1a      	ldr	r3, [pc, #104]	; (1a000d14 <Reset_Handler+0x70>)
1a000cac:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000cae:	4a1a      	ldr	r2, [pc, #104]	; (1a000d18 <Reset_Handler+0x74>)
1a000cb0:	3304      	adds	r3, #4
1a000cb2:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000cb4:	2300      	movs	r3, #0
1a000cb6:	e005      	b.n	1a000cc4 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000cb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000cbc:	4a17      	ldr	r2, [pc, #92]	; (1a000d1c <Reset_Handler+0x78>)
1a000cbe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000cc2:	3301      	adds	r3, #1
1a000cc4:	2b07      	cmp	r3, #7
1a000cc6:	d9f7      	bls.n	1a000cb8 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000cc8:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000cca:	4b15      	ldr	r3, [pc, #84]	; (1a000d20 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000ccc:	e007      	b.n	1a000cde <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000cce:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000cd2:	689a      	ldr	r2, [r3, #8]
1a000cd4:	6859      	ldr	r1, [r3, #4]
1a000cd6:	6818      	ldr	r0, [r3, #0]
1a000cd8:	f7ff fa57 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000cdc:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000cde:	4a11      	ldr	r2, [pc, #68]	; (1a000d24 <Reset_Handler+0x80>)
1a000ce0:	4293      	cmp	r3, r2
1a000ce2:	d3f4      	bcc.n	1a000cce <Reset_Handler+0x2a>
1a000ce4:	e006      	b.n	1a000cf4 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a000ce6:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000ce8:	6859      	ldr	r1, [r3, #4]
1a000cea:	f854 0b08 	ldr.w	r0, [r4], #8
1a000cee:	f7ff fa5b 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000cf2:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000cf4:	4a0c      	ldr	r2, [pc, #48]	; (1a000d28 <Reset_Handler+0x84>)
1a000cf6:	4293      	cmp	r3, r2
1a000cf8:	d3f5      	bcc.n	1a000ce6 <Reset_Handler+0x42>
    SystemInit();
1a000cfa:	f000 ff35 	bl	1a001b68 <SystemInit>
    __libc_init_array();
1a000cfe:	f001 f8db 	bl	1a001eb8 <__libc_init_array>
    initialise_monitor_handles();
1a000d02:	f7ff ffcd 	bl	1a000ca0 <initialise_monitor_handles>
    main();
1a000d06:	f7ff ff83 	bl	1a000c10 <main>
        __asm__ volatile("wfi");
1a000d0a:	bf30      	wfi
1a000d0c:	e7fd      	b.n	1a000d0a <Reset_Handler+0x66>
1a000d0e:	bf00      	nop
1a000d10:	10df1000 	.word	0x10df1000
1a000d14:	40053100 	.word	0x40053100
1a000d18:	01dff7ff 	.word	0x01dff7ff
1a000d1c:	e000e280 	.word	0xe000e280
1a000d20:	1a000114 	.word	0x1a000114
1a000d24:	1a000150 	.word	0x1a000150
1a000d28:	1a000178 	.word	0x1a000178

1a000d2c <_fini>:
void _fini(void) {}
1a000d2c:	4770      	bx	lr

1a000d2e <_init>:
void _init(void) {}
1a000d2e:	4770      	bx	lr

1a000d30 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000d30:	4b05      	ldr	r3, [pc, #20]	; (1a000d48 <_sbrk_r+0x18>)
1a000d32:	681b      	ldr	r3, [r3, #0]
1a000d34:	b123      	cbz	r3, 1a000d40 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000d36:	4b04      	ldr	r3, [pc, #16]	; (1a000d48 <_sbrk_r+0x18>)
1a000d38:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000d3a:	4401      	add	r1, r0
1a000d3c:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000d3e:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000d40:	4a02      	ldr	r2, [pc, #8]	; (1a000d4c <_sbrk_r+0x1c>)
1a000d42:	4b01      	ldr	r3, [pc, #4]	; (1a000d48 <_sbrk_r+0x18>)
1a000d44:	601a      	str	r2, [r3, #0]
1a000d46:	e7f6      	b.n	1a000d36 <_sbrk_r+0x6>
1a000d48:	100000b8 	.word	0x100000b8
1a000d4c:	100000d4 	.word	0x100000d4

1a000d50 <Led_On>:
	return TRUE;
}

/** \brief Function to turn on a specific led */
uint8_t Led_On(uint8_t led)
{
1a000d50:	4603      	mov	r3, r0
	/** \details Function to turn on a specific led at the EDU-CIAA board.
	 * 	\params uint8_t led: this word represent a specific led based on the LED_COLOR enumeration.
	 * */
	uint8_t result = FALSE;

	if (led == YELLOW_LED)
1a000d52:	2804      	cmp	r0, #4
1a000d54:	d00f      	beq.n	1a000d76 <Led_On+0x26>
	uint8_t result = FALSE;
1a000d56:	2000      	movs	r0, #0
	{
		Chip_GPIO_SetPinOutHigh(LPC_GPIO_PORT,LED1_GPIO_PORT,LED1_GPIO_PIN);
		result = TRUE;
	}
	if (led == RED_LED)
1a000d58:	2b03      	cmp	r3, #3
1a000d5a:	d012      	beq.n	1a000d82 <Led_On+0x32>
	{
		Chip_GPIO_SetPinOutHigh(LPC_GPIO_PORT,LED2_GPIO_PORT,LED2_GPIO_PIN);
		result = TRUE;
	}
	if (led == GREEN_LED)
1a000d5c:	2b05      	cmp	r3, #5
1a000d5e:	d018      	beq.n	1a000d92 <Led_On+0x42>
	{
		Chip_GPIO_SetPinOutHigh(LPC_GPIO_PORT,LED3_GPIO_PORT,LED3_GPIO_PIN);
		result = TRUE;
	}
    if (led == RGB_R_LED)
1a000d60:	b923      	cbnz	r3, 1a000d6c <Led_On+0x1c>
	pGPIO->SET[port] = (1 << pin);
1a000d62:	2001      	movs	r0, #1
1a000d64:	f242 2214 	movw	r2, #8724	; 0x2214
1a000d68:	4915      	ldr	r1, [pc, #84]	; (1a000dc0 <Led_On+0x70>)
1a000d6a:	5088      	str	r0, [r1, r2]
	{
		Chip_GPIO_SetPinOutHigh(LPC_GPIO_PORT,LED_RGB_R_GPIO_PORT,LED_RGB_R_GPIO_PIN);
		result = TRUE;
	}
	if (led == RGB_G_LED)
1a000d6c:	2b01      	cmp	r3, #1
1a000d6e:	d018      	beq.n	1a000da2 <Led_On+0x52>
	{
		Chip_GPIO_SetPinOutHigh(LPC_GPIO_PORT,LED_RGB_G_GPIO_PORT,LED_RGB_G_GPIO_PIN);
		result = TRUE;
	}
	if (led == RGB_B_LED)
1a000d70:	2b02      	cmp	r3, #2
1a000d72:	d01d      	beq.n	1a000db0 <Led_On+0x60>
	{
		Chip_GPIO_SetPinOutHigh(LPC_GPIO_PORT,LED_RGB_B_GPIO_PORT,LED_RGB_B_GPIO_PIN);
		result = TRUE;
	}
	return result;
}
1a000d74:	4770      	bx	lr
1a000d76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
1a000d7a:	4a12      	ldr	r2, [pc, #72]	; (1a000dc4 <Led_On+0x74>)
1a000d7c:	6011      	str	r1, [r2, #0]
		result = TRUE;
1a000d7e:	2001      	movs	r0, #1
1a000d80:	e7ea      	b.n	1a000d58 <Led_On+0x8>
1a000d82:	f44f 6000 	mov.w	r0, #2048	; 0x800
1a000d86:	f242 2204 	movw	r2, #8708	; 0x2204
1a000d8a:	490d      	ldr	r1, [pc, #52]	; (1a000dc0 <Led_On+0x70>)
1a000d8c:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000d8e:	2001      	movs	r0, #1
1a000d90:	e7e4      	b.n	1a000d5c <Led_On+0xc>
1a000d92:	f44f 5080 	mov.w	r0, #4096	; 0x1000
1a000d96:	f242 2204 	movw	r2, #8708	; 0x2204
1a000d9a:	4909      	ldr	r1, [pc, #36]	; (1a000dc0 <Led_On+0x70>)
1a000d9c:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000d9e:	2001      	movs	r0, #1
1a000da0:	e7de      	b.n	1a000d60 <Led_On+0x10>
1a000da2:	2002      	movs	r0, #2
1a000da4:	f242 2214 	movw	r2, #8724	; 0x2214
1a000da8:	4905      	ldr	r1, [pc, #20]	; (1a000dc0 <Led_On+0x70>)
1a000daa:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000dac:	4618      	mov	r0, r3
1a000dae:	e7df      	b.n	1a000d70 <Led_On+0x20>
1a000db0:	2104      	movs	r1, #4
1a000db2:	f242 2314 	movw	r3, #8724	; 0x2214
1a000db6:	4a02      	ldr	r2, [pc, #8]	; (1a000dc0 <Led_On+0x70>)
1a000db8:	50d1      	str	r1, [r2, r3]
		result = TRUE;
1a000dba:	2001      	movs	r0, #1
1a000dbc:	e7da      	b.n	1a000d74 <Led_On+0x24>
1a000dbe:	bf00      	nop
1a000dc0:	400f4000 	.word	0x400f4000
1a000dc4:	400f6200 	.word	0x400f6200

1a000dc8 <Led_Off>:

/** \brief Function to turn off a specific led */
uint8_t Led_Off(uint8_t led)
{
1a000dc8:	4603      	mov	r3, r0
	/** \details Function to turn off a specific led at the EDU-CIAA board.
		 * 	\params uint8_t led: this word represent a specific led based on the LED_COLOR enumeration.
		 * */
	uint8_t result = FALSE;

	if (led == YELLOW_LED)
1a000dca:	2804      	cmp	r0, #4
1a000dcc:	d00f      	beq.n	1a000dee <Led_Off+0x26>
	uint8_t result = FALSE;
1a000dce:	2000      	movs	r0, #0
	{
		Chip_GPIO_SetPinOutLow(LPC_GPIO_PORT,LED1_GPIO_PORT,LED1_GPIO_PIN);
		result = TRUE;
	}
	if (led == RED_LED)
1a000dd0:	2b03      	cmp	r3, #3
1a000dd2:	d012      	beq.n	1a000dfa <Led_Off+0x32>
	{
		Chip_GPIO_SetPinOutLow(LPC_GPIO_PORT,LED2_GPIO_PORT,LED2_GPIO_PIN);
		result = TRUE;
	}
	if (led == GREEN_LED)
1a000dd4:	2b05      	cmp	r3, #5
1a000dd6:	d018      	beq.n	1a000e0a <Led_Off+0x42>
	{
		Chip_GPIO_SetPinOutLow(LPC_GPIO_PORT,LED3_GPIO_PORT,LED3_GPIO_PIN);
		result = TRUE;
	}
	if (led == RGB_R_LED)
1a000dd8:	b923      	cbnz	r3, 1a000de4 <Led_Off+0x1c>
 * @note	Any bit set as a '0' will not have it's state changed. This only
 * applies to ports configured as an output.
 */
STATIC INLINE void Chip_GPIO_SetPinOutLow(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->CLR[port] = (1 << pin);
1a000dda:	2001      	movs	r0, #1
1a000ddc:	f242 2294 	movw	r2, #8852	; 0x2294
1a000de0:	4915      	ldr	r1, [pc, #84]	; (1a000e38 <Led_Off+0x70>)
1a000de2:	5088      	str	r0, [r1, r2]
	{
		Chip_GPIO_SetPinOutLow(LPC_GPIO_PORT,LED_RGB_R_GPIO_PORT,LED_RGB_R_GPIO_PIN);
		result = TRUE;
	}
	if (led == RGB_G_LED)
1a000de4:	2b01      	cmp	r3, #1
1a000de6:	d018      	beq.n	1a000e1a <Led_Off+0x52>
	{
		Chip_GPIO_SetPinOutLow(LPC_GPIO_PORT,LED_RGB_G_GPIO_PORT,LED_RGB_G_GPIO_PIN);
		result = TRUE;
	}
	if (led == RGB_B_LED)
1a000de8:	2b02      	cmp	r3, #2
1a000dea:	d01d      	beq.n	1a000e28 <Led_Off+0x60>
	{
		Chip_GPIO_SetPinOutLow(LPC_GPIO_PORT,LED_RGB_B_GPIO_PORT,LED_RGB_B_GPIO_PIN);
		result = TRUE;
	}
	return result;
}
1a000dec:	4770      	bx	lr
1a000dee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
1a000df2:	4a12      	ldr	r2, [pc, #72]	; (1a000e3c <Led_Off+0x74>)
1a000df4:	6011      	str	r1, [r2, #0]
		result = TRUE;
1a000df6:	2001      	movs	r0, #1
1a000df8:	e7ea      	b.n	1a000dd0 <Led_Off+0x8>
1a000dfa:	f44f 6000 	mov.w	r0, #2048	; 0x800
1a000dfe:	f242 2284 	movw	r2, #8836	; 0x2284
1a000e02:	490d      	ldr	r1, [pc, #52]	; (1a000e38 <Led_Off+0x70>)
1a000e04:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000e06:	2001      	movs	r0, #1
1a000e08:	e7e4      	b.n	1a000dd4 <Led_Off+0xc>
1a000e0a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
1a000e0e:	f242 2284 	movw	r2, #8836	; 0x2284
1a000e12:	4909      	ldr	r1, [pc, #36]	; (1a000e38 <Led_Off+0x70>)
1a000e14:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000e16:	2001      	movs	r0, #1
1a000e18:	e7de      	b.n	1a000dd8 <Led_Off+0x10>
1a000e1a:	2002      	movs	r0, #2
1a000e1c:	f242 2294 	movw	r2, #8852	; 0x2294
1a000e20:	4905      	ldr	r1, [pc, #20]	; (1a000e38 <Led_Off+0x70>)
1a000e22:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000e24:	4618      	mov	r0, r3
1a000e26:	e7df      	b.n	1a000de8 <Led_Off+0x20>
1a000e28:	2104      	movs	r1, #4
1a000e2a:	f242 2394 	movw	r3, #8852	; 0x2294
1a000e2e:	4a02      	ldr	r2, [pc, #8]	; (1a000e38 <Led_Off+0x70>)
1a000e30:	50d1      	str	r1, [r2, r3]
		result = TRUE;
1a000e32:	2001      	movs	r0, #1
1a000e34:	e7da      	b.n	1a000dec <Led_Off+0x24>
1a000e36:	bf00      	nop
1a000e38:	400f4000 	.word	0x400f4000
1a000e3c:	400f6280 	.word	0x400f6280

1a000e40 <Led_Toggle>:

/** \brief Function to turn off a specific led */
uint8_t Led_Toggle(uint8_t led)
{
1a000e40:	4603      	mov	r3, r0
	/** \details Function to toogle a specific led at the EDU-CIAA board.
	 * 	\params uint8_t led: this word represent a specific led based on the LED_COLOR enumeration.
	 * */
uint8_t result = FALSE;

	if (led == YELLOW_LED)
1a000e42:	2804      	cmp	r0, #4
1a000e44:	d00f      	beq.n	1a000e66 <Led_Toggle+0x26>
uint8_t result = FALSE;
1a000e46:	2000      	movs	r0, #0
	{
		Chip_GPIO_SetPinToggle(LPC_GPIO_PORT,LED1_GPIO_PORT,LED1_GPIO_PIN);
		result = TRUE;
	}
	if (led == RED_LED)
1a000e48:	2b03      	cmp	r3, #3
1a000e4a:	d012      	beq.n	1a000e72 <Led_Toggle+0x32>
	{
		Chip_GPIO_SetPinToggle(LPC_GPIO_PORT,LED2_GPIO_PORT,LED2_GPIO_PIN);
		result = TRUE;
	}
	if (led == GREEN_LED)
1a000e4c:	2b05      	cmp	r3, #5
1a000e4e:	d018      	beq.n	1a000e82 <Led_Toggle+0x42>
	{
		Chip_GPIO_SetPinToggle(LPC_GPIO_PORT,LED3_GPIO_PORT,LED3_GPIO_PIN);
		result = TRUE;
	}
	if (led == RGB_R_LED)
1a000e50:	b923      	cbnz	r3, 1a000e5c <Led_Toggle+0x1c>
 * @note	Any bit set as a '0' will not have it's state changed. This only
 * applies to ports configured as an output.
 */
STATIC INLINE void Chip_GPIO_SetPinToggle(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->NOT[port] = (1 << pin);
1a000e52:	2001      	movs	r0, #1
1a000e54:	f242 3214 	movw	r2, #8980	; 0x2314
1a000e58:	4915      	ldr	r1, [pc, #84]	; (1a000eb0 <Led_Toggle+0x70>)
1a000e5a:	5088      	str	r0, [r1, r2]
	{
		Chip_GPIO_SetPinToggle(LPC_GPIO_PORT,LED_RGB_R_GPIO_PORT,LED_RGB_R_GPIO_PIN);
		result = TRUE;
	}
	if (led == RGB_G_LED)
1a000e5c:	2b01      	cmp	r3, #1
1a000e5e:	d018      	beq.n	1a000e92 <Led_Toggle+0x52>
	{
		Chip_GPIO_SetPinToggle(LPC_GPIO_PORT,LED_RGB_G_GPIO_PORT,LED_RGB_G_GPIO_PIN);
		result = TRUE;
	}
	if (led == RGB_B_LED)
1a000e60:	2b02      	cmp	r3, #2
1a000e62:	d01d      	beq.n	1a000ea0 <Led_Toggle+0x60>
		Chip_GPIO_SetPinToggle(LPC_GPIO_PORT,LED_RGB_B_GPIO_PORT,LED_RGB_B_GPIO_PIN);
		result = TRUE;
	}
	return result;
	
}
1a000e64:	4770      	bx	lr
1a000e66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
1a000e6a:	4a12      	ldr	r2, [pc, #72]	; (1a000eb4 <Led_Toggle+0x74>)
1a000e6c:	6011      	str	r1, [r2, #0]
		result = TRUE;
1a000e6e:	2001      	movs	r0, #1
1a000e70:	e7ea      	b.n	1a000e48 <Led_Toggle+0x8>
1a000e72:	f44f 6000 	mov.w	r0, #2048	; 0x800
1a000e76:	f242 3204 	movw	r2, #8964	; 0x2304
1a000e7a:	490d      	ldr	r1, [pc, #52]	; (1a000eb0 <Led_Toggle+0x70>)
1a000e7c:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000e7e:	2001      	movs	r0, #1
1a000e80:	e7e4      	b.n	1a000e4c <Led_Toggle+0xc>
1a000e82:	f44f 5080 	mov.w	r0, #4096	; 0x1000
1a000e86:	f242 3204 	movw	r2, #8964	; 0x2304
1a000e8a:	4909      	ldr	r1, [pc, #36]	; (1a000eb0 <Led_Toggle+0x70>)
1a000e8c:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000e8e:	2001      	movs	r0, #1
1a000e90:	e7de      	b.n	1a000e50 <Led_Toggle+0x10>
1a000e92:	2002      	movs	r0, #2
1a000e94:	f242 3214 	movw	r2, #8980	; 0x2314
1a000e98:	4905      	ldr	r1, [pc, #20]	; (1a000eb0 <Led_Toggle+0x70>)
1a000e9a:	5088      	str	r0, [r1, r2]
		result = TRUE;
1a000e9c:	4618      	mov	r0, r3
1a000e9e:	e7df      	b.n	1a000e60 <Led_Toggle+0x20>
1a000ea0:	2104      	movs	r1, #4
1a000ea2:	f242 3314 	movw	r3, #8980	; 0x2314
1a000ea6:	4a02      	ldr	r2, [pc, #8]	; (1a000eb0 <Led_Toggle+0x70>)
1a000ea8:	50d1      	str	r1, [r2, r3]
		result = TRUE;
1a000eaa:	2001      	movs	r0, #1
1a000eac:	e7da      	b.n	1a000e64 <Led_Toggle+0x24>
1a000eae:	bf00      	nop
1a000eb0:	400f4000 	.word	0x400f4000
1a000eb4:	400f6300 	.word	0x400f6300

1a000eb8 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000eb8:	2200      	movs	r2, #0
1a000eba:	2a05      	cmp	r2, #5
1a000ebc:	d819      	bhi.n	1a000ef2 <Board_LED_Init+0x3a>
{
1a000ebe:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000ec0:	490c      	ldr	r1, [pc, #48]	; (1a000ef4 <Board_LED_Init+0x3c>)
1a000ec2:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000ec6:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000eca:	784c      	ldrb	r4, [r1, #1]
	pGPIO->DIR[port] |= 1UL << pin;
1a000ecc:	4b0a      	ldr	r3, [pc, #40]	; (1a000ef8 <Board_LED_Init+0x40>)
1a000ece:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000ed2:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000ed6:	2001      	movs	r0, #1
1a000ed8:	40a0      	lsls	r0, r4
1a000eda:	4301      	orrs	r1, r0
1a000edc:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000ee0:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000ee4:	2100      	movs	r1, #0
1a000ee6:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000ee8:	3201      	adds	r2, #1
1a000eea:	2a05      	cmp	r2, #5
1a000eec:	d9e8      	bls.n	1a000ec0 <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a000eee:	bc70      	pop	{r4, r5, r6}
1a000ef0:	4770      	bx	lr
1a000ef2:	4770      	bx	lr
1a000ef4:	1a002570 	.word	0x1a002570
1a000ef8:	400f4000 	.word	0x400f4000

1a000efc <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000efc:	2300      	movs	r3, #0
1a000efe:	2b03      	cmp	r3, #3
1a000f00:	d816      	bhi.n	1a000f30 <Board_TEC_Init+0x34>
{
1a000f02:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000f04:	490b      	ldr	r1, [pc, #44]	; (1a000f34 <Board_TEC_Init+0x38>)
1a000f06:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000f0a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000f0e:	784d      	ldrb	r5, [r1, #1]
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000f10:	4c09      	ldr	r4, [pc, #36]	; (1a000f38 <Board_TEC_Init+0x3c>)
1a000f12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000f16:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000f1a:	2001      	movs	r0, #1
1a000f1c:	40a8      	lsls	r0, r5
1a000f1e:	ea21 0100 	bic.w	r1, r1, r0
1a000f22:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000f26:	3301      	adds	r3, #1
1a000f28:	2b03      	cmp	r3, #3
1a000f2a:	d9eb      	bls.n	1a000f04 <Board_TEC_Init+0x8>
    }
}
1a000f2c:	bc30      	pop	{r4, r5}
1a000f2e:	4770      	bx	lr
1a000f30:	4770      	bx	lr
1a000f32:	bf00      	nop
1a000f34:	1a002568 	.word	0x1a002568
1a000f38:	400f4000 	.word	0x400f4000

1a000f3c <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000f3c:	2300      	movs	r3, #0
1a000f3e:	2b08      	cmp	r3, #8
1a000f40:	d816      	bhi.n	1a000f70 <Board_GPIO_Init+0x34>
{
1a000f42:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000f44:	490b      	ldr	r1, [pc, #44]	; (1a000f74 <Board_GPIO_Init+0x38>)
1a000f46:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000f4a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000f4e:	784d      	ldrb	r5, [r1, #1]
1a000f50:	4c09      	ldr	r4, [pc, #36]	; (1a000f78 <Board_GPIO_Init+0x3c>)
1a000f52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000f56:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000f5a:	2001      	movs	r0, #1
1a000f5c:	40a8      	lsls	r0, r5
1a000f5e:	ea21 0100 	bic.w	r1, r1, r0
1a000f62:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000f66:	3301      	adds	r3, #1
1a000f68:	2b08      	cmp	r3, #8
1a000f6a:	d9eb      	bls.n	1a000f44 <Board_GPIO_Init+0x8>
    }
}
1a000f6c:	bc30      	pop	{r4, r5}
1a000f6e:	4770      	bx	lr
1a000f70:	4770      	bx	lr
1a000f72:	bf00      	nop
1a000f74:	1a00257c 	.word	0x1a00257c
1a000f78:	400f4000 	.word	0x400f4000

1a000f7c <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000f7c:	b510      	push	{r4, lr}
1a000f7e:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a000f80:	4c08      	ldr	r4, [pc, #32]	; (1a000fa4 <Board_ADC_Init+0x28>)
1a000f82:	4669      	mov	r1, sp
1a000f84:	4620      	mov	r0, r4
1a000f86:	f000 f99b 	bl	1a0012c0 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000f8a:	4a07      	ldr	r2, [pc, #28]	; (1a000fa8 <Board_ADC_Init+0x2c>)
1a000f8c:	4669      	mov	r1, sp
1a000f8e:	4620      	mov	r0, r4
1a000f90:	f000 f9b6 	bl	1a001300 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000f94:	2200      	movs	r2, #0
1a000f96:	4669      	mov	r1, sp
1a000f98:	4620      	mov	r0, r4
1a000f9a:	f000 f9ca 	bl	1a001332 <Chip_ADC_SetResolution>
}
1a000f9e:	b002      	add	sp, #8
1a000fa0:	bd10      	pop	{r4, pc}
1a000fa2:	bf00      	nop
1a000fa4:	400e3000 	.word	0x400e3000
1a000fa8:	00061a80 	.word	0x00061a80

1a000fac <Board_SPI_Init>:
{
1a000fac:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a000fae:	4c0b      	ldr	r4, [pc, #44]	; (1a000fdc <Board_SPI_Init+0x30>)
1a000fb0:	4620      	mov	r0, r4
1a000fb2:	f000 fd7f 	bl	1a001ab4 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000fb6:	6863      	ldr	r3, [r4, #4]
1a000fb8:	f023 0304 	bic.w	r3, r3, #4
1a000fbc:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000fbe:	6823      	ldr	r3, [r4, #0]
1a000fc0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000fc4:	f043 0307 	orr.w	r3, r3, #7
1a000fc8:	6023      	str	r3, [r4, #0]
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000fca:	4905      	ldr	r1, [pc, #20]	; (1a000fe0 <Board_SPI_Init+0x34>)
1a000fcc:	4620      	mov	r0, r4
1a000fce:	f000 fd52 	bl	1a001a76 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a000fd2:	6863      	ldr	r3, [r4, #4]
1a000fd4:	f043 0302 	orr.w	r3, r3, #2
1a000fd8:	6063      	str	r3, [r4, #4]
1a000fda:	bd10      	pop	{r4, pc}
1a000fdc:	400c5000 	.word	0x400c5000
1a000fe0:	000186a0 	.word	0x000186a0

1a000fe4 <Board_I2C_Init>:
{
1a000fe4:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a000fe6:	2000      	movs	r0, #0
1a000fe8:	f000 fd90 	bl	1a001b0c <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000fec:	f640 0208 	movw	r2, #2056	; 0x808
1a000ff0:	4b03      	ldr	r3, [pc, #12]	; (1a001000 <Board_I2C_Init+0x1c>)
1a000ff2:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a000ff6:	4903      	ldr	r1, [pc, #12]	; (1a001004 <Board_I2C_Init+0x20>)
1a000ff8:	2000      	movs	r0, #0
1a000ffa:	f000 fd99 	bl	1a001b30 <Chip_I2C_SetClockRate>
1a000ffe:	bd08      	pop	{r3, pc}
1a001000:	40086000 	.word	0x40086000
1a001004:	000f4240 	.word	0x000f4240

1a001008 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a001008:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a00100a:	4c07      	ldr	r4, [pc, #28]	; (1a001028 <Board_Debug_Init+0x20>)
1a00100c:	4620      	mov	r0, r4
1a00100e:	f000 f895 	bl	1a00113c <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a001012:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001016:	4620      	mov	r0, r4
1a001018:	f000 f8ba 	bl	1a001190 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a00101c:	2303      	movs	r3, #3
1a00101e:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a001020:	2301      	movs	r3, #1
1a001022:	65e3      	str	r3, [r4, #92]	; 0x5c
1a001024:	bd10      	pop	{r4, pc}
1a001026:	bf00      	nop
1a001028:	400c1000 	.word	0x400c1000

1a00102c <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a00102c:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00102e:	f7ff ffeb 	bl	1a001008 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a001032:	4808      	ldr	r0, [pc, #32]	; (1a001054 <Board_Init+0x28>)
1a001034:	f000 fcfe 	bl	1a001a34 <Chip_GPIO_Init>
   
   Board_GPIO_Init();
1a001038:	f7ff ff80 	bl	1a000f3c <Board_GPIO_Init>
   Board_ADC_Init();
1a00103c:	f7ff ff9e 	bl	1a000f7c <Board_ADC_Init>
   Board_SPI_Init();
1a001040:	f7ff ffb4 	bl	1a000fac <Board_SPI_Init>
   Board_I2C_Init();
1a001044:	f7ff ffce 	bl	1a000fe4 <Board_I2C_Init>

   Board_LED_Init();
1a001048:	f7ff ff36 	bl	1a000eb8 <Board_LED_Init>
   Board_TEC_Init();
1a00104c:	f7ff ff56 	bl	1a000efc <Board_TEC_Init>
1a001050:	bd08      	pop	{r3, pc}
1a001052:	bf00      	nop
1a001054:	400f4000 	.word	0x400f4000

1a001058 <__stdio_init>:

int __stdio_getchar() {
   return Board_UARTGetChar();;
}

void __stdio_init() {
1a001058:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00105a:	f7ff ffd5 	bl	1a001008 <Board_Debug_Init>
1a00105e:	bd08      	pop	{r3, pc}

1a001060 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001060:	2300      	movs	r3, #0
1a001062:	2b1c      	cmp	r3, #28
1a001064:	d812      	bhi.n	1a00108c <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a001066:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a001068:	4a09      	ldr	r2, [pc, #36]	; (1a001090 <Board_SetupMuxing+0x30>)
1a00106a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a00106e:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a001072:	784a      	ldrb	r2, [r1, #1]
1a001074:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001076:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00107a:	4906      	ldr	r1, [pc, #24]	; (1a001094 <Board_SetupMuxing+0x34>)
1a00107c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001080:	3301      	adds	r3, #1
1a001082:	2b1c      	cmp	r3, #28
1a001084:	d9f0      	bls.n	1a001068 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a001086:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00108a:	4770      	bx	lr
1a00108c:	4770      	bx	lr
1a00108e:	bf00      	nop
1a001090:	1a002598 	.word	0x1a002598
1a001094:	40086000 	.word	0x40086000

1a001098 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a001098:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00109a:	4a17      	ldr	r2, [pc, #92]	; (1a0010f8 <Board_SetupClocking+0x60>)
1a00109c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0010a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0010a4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0010a8:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0010ac:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0010b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0010b4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0010b8:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0010bc:	2201      	movs	r2, #1
1a0010be:	490f      	ldr	r1, [pc, #60]	; (1a0010fc <Board_SetupClocking+0x64>)
1a0010c0:	2006      	movs	r0, #6
1a0010c2:	f000 fc0d 	bl	1a0018e0 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0010c6:	2400      	movs	r4, #0
1a0010c8:	b14c      	cbz	r4, 1a0010de <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0010ca:	4b0b      	ldr	r3, [pc, #44]	; (1a0010f8 <Board_SetupClocking+0x60>)
1a0010cc:	685a      	ldr	r2, [r3, #4]
1a0010ce:	f022 020c 	bic.w	r2, r2, #12
1a0010d2:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0010d4:	685a      	ldr	r2, [r3, #4]
1a0010d6:	f042 0203 	orr.w	r2, r2, #3
1a0010da:	605a      	str	r2, [r3, #4]
1a0010dc:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a0010de:	4808      	ldr	r0, [pc, #32]	; (1a001100 <Board_SetupClocking+0x68>)
1a0010e0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0010e4:	2301      	movs	r3, #1
1a0010e6:	788a      	ldrb	r2, [r1, #2]
1a0010e8:	7849      	ldrb	r1, [r1, #1]
1a0010ea:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0010ee:	f000 fb49 	bl	1a001784 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0010f2:	3401      	adds	r4, #1
1a0010f4:	e7e8      	b.n	1a0010c8 <Board_SetupClocking+0x30>
1a0010f6:	bf00      	nop
1a0010f8:	40043000 	.word	0x40043000
1a0010fc:	0c28cb00 	.word	0x0c28cb00
1a001100:	1a002594 	.word	0x1a002594

1a001104 <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a001104:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a001106:	f7ff ffab 	bl	1a001060 <Board_SetupMuxing>
    Board_SetupClocking();
1a00110a:	f7ff ffc5 	bl	1a001098 <Board_SetupClocking>
1a00110e:	bd08      	pop	{r3, pc}

1a001110 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001110:	4b09      	ldr	r3, [pc, #36]	; (1a001138 <Chip_UART_GetIndex+0x28>)
1a001112:	4298      	cmp	r0, r3
1a001114:	d009      	beq.n	1a00112a <Chip_UART_GetIndex+0x1a>
1a001116:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00111a:	4298      	cmp	r0, r3
1a00111c:	d007      	beq.n	1a00112e <Chip_UART_GetIndex+0x1e>
1a00111e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001122:	4298      	cmp	r0, r3
1a001124:	d005      	beq.n	1a001132 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a001126:	2000      	movs	r0, #0
1a001128:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00112a:	2002      	movs	r0, #2
1a00112c:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a00112e:	2003      	movs	r0, #3
1a001130:	4770      	bx	lr
			return 1;
1a001132:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a001134:	4770      	bx	lr
1a001136:	bf00      	nop
1a001138:	400c1000 	.word	0x400c1000

1a00113c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00113c:	b530      	push	{r4, r5, lr}
1a00113e:	b083      	sub	sp, #12
1a001140:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001142:	f7ff ffe5 	bl	1a001110 <Chip_UART_GetIndex>
1a001146:	2301      	movs	r3, #1
1a001148:	461a      	mov	r2, r3
1a00114a:	4619      	mov	r1, r3
1a00114c:	4d0e      	ldr	r5, [pc, #56]	; (1a001188 <Chip_UART_Init+0x4c>)
1a00114e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a001152:	f000 fb5d 	bl	1a001810 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a001156:	2307      	movs	r3, #7
1a001158:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00115a:	2300      	movs	r3, #0
1a00115c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a00115e:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001160:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a001162:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a001164:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a001166:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a001168:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00116a:	4b08      	ldr	r3, [pc, #32]	; (1a00118c <Chip_UART_Init+0x50>)
1a00116c:	429c      	cmp	r4, r3
1a00116e:	d006      	beq.n	1a00117e <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a001170:	2303      	movs	r3, #3
1a001172:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a001174:	2310      	movs	r3, #16
1a001176:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a001178:	9b01      	ldr	r3, [sp, #4]
}
1a00117a:	b003      	add	sp, #12
1a00117c:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a00117e:	2300      	movs	r3, #0
1a001180:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a001182:	69a3      	ldr	r3, [r4, #24]
1a001184:	9301      	str	r3, [sp, #4]
1a001186:	e7f3      	b.n	1a001170 <Chip_UART_Init+0x34>
1a001188:	1a002614 	.word	0x1a002614
1a00118c:	40082000 	.word	0x40082000

1a001190 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001194:	b083      	sub	sp, #12
1a001196:	4683      	mov	fp, r0
1a001198:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00119a:	f7ff ffb9 	bl	1a001110 <Chip_UART_GetIndex>
1a00119e:	4b35      	ldr	r3, [pc, #212]	; (1a001274 <Chip_UART_SetBaudFDR+0xe4>)
1a0011a0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0011a4:	f000 fb6c 	bl	1a001880 <Chip_Clock_GetRate>
1a0011a8:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0011aa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0011ae:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0011b0:	2300      	movs	r3, #0
1a0011b2:	9301      	str	r3, [sp, #4]
1a0011b4:	46a2      	mov	sl, r4
1a0011b6:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0011b8:	e02a      	b.n	1a001210 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0011ba:	4243      	negs	r3, r0
				div ++;
1a0011bc:	1c4a      	adds	r2, r1, #1
1a0011be:	e017      	b.n	1a0011f0 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0011c0:	b30b      	cbz	r3, 1a001206 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0011c2:	461f      	mov	r7, r3
			sd = d;
1a0011c4:	9501      	str	r5, [sp, #4]
			sm = m;
1a0011c6:	46a2      	mov	sl, r4
			sdiv = div;
1a0011c8:	4691      	mov	r9, r2
		for (d = 0; d < m; d++) {
1a0011ca:	3501      	adds	r5, #1
1a0011cc:	42ac      	cmp	r4, r5
1a0011ce:	d91e      	bls.n	1a00120e <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0011d0:	0933      	lsrs	r3, r6, #4
1a0011d2:	0730      	lsls	r0, r6, #28
1a0011d4:	fba4 0100 	umull	r0, r1, r4, r0
1a0011d8:	fb04 1103 	mla	r1, r4, r3, r1
1a0011dc:	1962      	adds	r2, r4, r5
1a0011de:	fb08 f202 	mul.w	r2, r8, r2
1a0011e2:	2300      	movs	r3, #0
1a0011e4:	f000 fce0 	bl	1a001ba8 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0011e8:	4603      	mov	r3, r0
			div = (uint32_t) (dval >> 32);
1a0011ea:	460a      	mov	r2, r1
			if ((int)diff < 0) {
1a0011ec:	2800      	cmp	r0, #0
1a0011ee:	dbe4      	blt.n	1a0011ba <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0011f0:	429f      	cmp	r7, r3
1a0011f2:	d3ea      	bcc.n	1a0011ca <Chip_UART_SetBaudFDR+0x3a>
1a0011f4:	2a00      	cmp	r2, #0
1a0011f6:	d0e8      	beq.n	1a0011ca <Chip_UART_SetBaudFDR+0x3a>
1a0011f8:	0c11      	lsrs	r1, r2, #16
1a0011fa:	d1e6      	bne.n	1a0011ca <Chip_UART_SetBaudFDR+0x3a>
1a0011fc:	2a02      	cmp	r2, #2
1a0011fe:	d8df      	bhi.n	1a0011c0 <Chip_UART_SetBaudFDR+0x30>
1a001200:	2d00      	cmp	r5, #0
1a001202:	d1e2      	bne.n	1a0011ca <Chip_UART_SetBaudFDR+0x3a>
1a001204:	e7dc      	b.n	1a0011c0 <Chip_UART_SetBaudFDR+0x30>
			odiff = diff;
1a001206:	461f      	mov	r7, r3
			sd = d;
1a001208:	9501      	str	r5, [sp, #4]
			sm = m;
1a00120a:	46a2      	mov	sl, r4
			sdiv = div;
1a00120c:	4691      	mov	r9, r2
	for (m = 1; odiff && m < 16; m++) {
1a00120e:	3401      	adds	r4, #1
1a001210:	b11f      	cbz	r7, 1a00121a <Chip_UART_SetBaudFDR+0x8a>
1a001212:	2c0f      	cmp	r4, #15
1a001214:	d801      	bhi.n	1a00121a <Chip_UART_SetBaudFDR+0x8a>
1a001216:	2500      	movs	r5, #0
1a001218:	e7d8      	b.n	1a0011cc <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00121a:	f1b9 0f00 	cmp.w	r9, #0
1a00121e:	d024      	beq.n	1a00126a <Chip_UART_SetBaudFDR+0xda>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001220:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001228:	f8cb 300c 	str.w	r3, [fp, #12]
1a00122c:	fa5f f389 	uxtb.w	r3, r9
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a001230:	f8cb 3000 	str.w	r3, [fp]
1a001234:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a001238:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00123c:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001240:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001244:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001248:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a00124c:	b2db      	uxtb	r3, r3
1a00124e:	9901      	ldr	r1, [sp, #4]
1a001250:	f001 020f 	and.w	r2, r1, #15
1a001254:	4313      	orrs	r3, r2
1a001256:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00125a:	0933      	lsrs	r3, r6, #4
1a00125c:	fb03 f30a 	mul.w	r3, r3, sl
1a001260:	448a      	add	sl, r1
1a001262:	fb0a f909 	mul.w	r9, sl, r9
1a001266:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a00126a:	4648      	mov	r0, r9
1a00126c:	b003      	add	sp, #12
1a00126e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001272:	bf00      	nop
1a001274:	1a00260c 	.word	0x1a00260c

1a001278 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a001278:	4b03      	ldr	r3, [pc, #12]	; (1a001288 <Chip_ADC_GetClockIndex+0x10>)
1a00127a:	4298      	cmp	r0, r3
1a00127c:	d001      	beq.n	1a001282 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00127e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a001280:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a001282:	2004      	movs	r0, #4
1a001284:	4770      	bx	lr
1a001286:	bf00      	nop
1a001288:	400e4000 	.word	0x400e4000

1a00128c <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a00128c:	b570      	push	{r4, r5, r6, lr}
1a00128e:	460d      	mov	r5, r1
1a001290:	4614      	mov	r4, r2
1a001292:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a001294:	f7ff fff0 	bl	1a001278 <Chip_ADC_GetClockIndex>
1a001298:	f000 faf2 	bl	1a001880 <Chip_Clock_GetRate>
	if (burstMode) {
1a00129c:	b965      	cbnz	r5, 1a0012b8 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a00129e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0012a2:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0012a6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0012aa:	0064      	lsls	r4, r4, #1
1a0012ac:	fbb0 f0f4 	udiv	r0, r0, r4
1a0012b0:	b2c0      	uxtb	r0, r0
1a0012b2:	3801      	subs	r0, #1
	return div;
}
1a0012b4:	b2c0      	uxtb	r0, r0
1a0012b6:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a0012b8:	fb04 f406 	mul.w	r4, r4, r6
1a0012bc:	e7f3      	b.n	1a0012a6 <getClkDiv+0x1a>
1a0012be:	Address 0x000000001a0012be is out of bounds.


1a0012c0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0012c0:	b538      	push	{r3, r4, r5, lr}
1a0012c2:	4605      	mov	r5, r0
1a0012c4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0012c6:	f7ff ffd7 	bl	1a001278 <Chip_ADC_GetClockIndex>
1a0012ca:	2301      	movs	r3, #1
1a0012cc:	461a      	mov	r2, r3
1a0012ce:	4619      	mov	r1, r3
1a0012d0:	f000 fa9e 	bl	1a001810 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0012d4:	2100      	movs	r1, #0
1a0012d6:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0012d8:	4a08      	ldr	r2, [pc, #32]	; (1a0012fc <Chip_ADC_Init+0x3c>)
1a0012da:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0012dc:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0012de:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0012e0:	230b      	movs	r3, #11
1a0012e2:	4628      	mov	r0, r5
1a0012e4:	f7ff ffd2 	bl	1a00128c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0012e8:	0200      	lsls	r0, r0, #8
1a0012ea:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0012ee:	7923      	ldrb	r3, [r4, #4]
1a0012f0:	045b      	lsls	r3, r3, #17
1a0012f2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0012f6:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0012f8:	6028      	str	r0, [r5, #0]
1a0012fa:	bd38      	pop	{r3, r4, r5, pc}
1a0012fc:	00061a80 	.word	0x00061a80

1a001300 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a001300:	b570      	push	{r4, r5, r6, lr}
1a001302:	4605      	mov	r5, r0
1a001304:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a001306:	6804      	ldr	r4, [r0, #0]
1a001308:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00130c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a001310:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a001312:	790b      	ldrb	r3, [r1, #4]
1a001314:	f1c3 030b 	rsb	r3, r3, #11
1a001318:	b2db      	uxtb	r3, r3
1a00131a:	7949      	ldrb	r1, [r1, #5]
1a00131c:	f7ff ffb6 	bl	1a00128c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001320:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001324:	7934      	ldrb	r4, [r6, #4]
1a001326:	0464      	lsls	r4, r4, #17
1a001328:	f404 2460 	and.w	r4, r4, #917504	; 0xe0000
1a00132c:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a00132e:	6028      	str	r0, [r5, #0]
1a001330:	bd70      	pop	{r4, r5, r6, pc}

1a001332 <Chip_ADC_SetResolution>:
}

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a001332:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a001334:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a001336:	680a      	ldr	r2, [r1, #0]
1a001338:	f7ff ffe2 	bl	1a001300 <Chip_ADC_SetSampleRate>
1a00133c:	bd08      	pop	{r3, pc}
1a00133e:	Address 0x000000001a00133e is out of bounds.


1a001340 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001340:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a001342:	680b      	ldr	r3, [r1, #0]
1a001344:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001348:	d002      	beq.n	1a001350 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a00134a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00134e:	600b      	str	r3, [r1, #0]
1a001350:	4607      	mov	r7, r0
1a001352:	2501      	movs	r5, #1
1a001354:	e03b      	b.n	1a0013ce <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a001356:	694b      	ldr	r3, [r1, #20]
1a001358:	fb03 f302 	mul.w	r3, r3, r2
1a00135c:	fbb3 f3f5 	udiv	r3, r3, r5
1a001360:	e014      	b.n	1a00138c <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a001362:	461c      	mov	r4, r3
1a001364:	e020      	b.n	1a0013a8 <pll_calc_divs+0x68>
		return -val;
1a001366:	f1ce 0e00 	rsb	lr, lr, #0
1a00136a:	e020      	b.n	1a0013ae <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a00136c:	3201      	adds	r2, #1
1a00136e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a001372:	dc26      	bgt.n	1a0013c2 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a001374:	680c      	ldr	r4, [r1, #0]
1a001376:	f014 0f40 	tst.w	r4, #64	; 0x40
1a00137a:	d0ec      	beq.n	1a001356 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a00137c:	1c73      	adds	r3, r6, #1
1a00137e:	fa02 fe03 	lsl.w	lr, r2, r3
1a001382:	694b      	ldr	r3, [r1, #20]
1a001384:	fb03 f30e 	mul.w	r3, r3, lr
1a001388:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a00138c:	f8df e048 	ldr.w	lr, [pc, #72]	; 1a0013d8 <pll_calc_divs+0x98>
1a001390:	4573      	cmp	r3, lr
1a001392:	d9eb      	bls.n	1a00136c <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a001394:	f8df e044 	ldr.w	lr, [pc, #68]	; 1a0013dc <pll_calc_divs+0x9c>
1a001398:	4573      	cmp	r3, lr
1a00139a:	d812      	bhi.n	1a0013c2 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a00139c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0013a0:	d1df      	bne.n	1a001362 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a0013a2:	1c74      	adds	r4, r6, #1
1a0013a4:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a0013a8:	ebb0 0e04 	subs.w	lr, r0, r4
1a0013ac:	d4db      	bmi.n	1a001366 <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a0013ae:	4577      	cmp	r7, lr
1a0013b0:	d9dc      	bls.n	1a00136c <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a0013b2:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0013b4:	1c77      	adds	r7, r6, #1
1a0013b6:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0013b8:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0013ba:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0013bc:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0013be:	4677      	mov	r7, lr
1a0013c0:	e7d4      	b.n	1a00136c <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a0013c2:	3601      	adds	r6, #1
1a0013c4:	2e03      	cmp	r6, #3
1a0013c6:	dc01      	bgt.n	1a0013cc <pll_calc_divs+0x8c>
1a0013c8:	2201      	movs	r2, #1
1a0013ca:	e7d0      	b.n	1a00136e <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a0013cc:	3501      	adds	r5, #1
1a0013ce:	2d04      	cmp	r5, #4
1a0013d0:	dc01      	bgt.n	1a0013d6 <pll_calc_divs+0x96>
1a0013d2:	2600      	movs	r6, #0
1a0013d4:	e7f6      	b.n	1a0013c4 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a0013d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0013d8:	094c5eff 	.word	0x094c5eff
1a0013dc:	1312d000 	.word	0x1312d000

1a0013e0 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0013e0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0013e2:	b099      	sub	sp, #100	; 0x64
1a0013e4:	4605      	mov	r5, r0
1a0013e6:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0013e8:	2260      	movs	r2, #96	; 0x60
1a0013ea:	2100      	movs	r1, #0
1a0013ec:	4668      	mov	r0, sp
1a0013ee:	f000 fd9b 	bl	1a001f28 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0013f2:	2380      	movs	r3, #128	; 0x80
1a0013f4:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0013f6:	6963      	ldr	r3, [r4, #20]
1a0013f8:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0013fa:	7923      	ldrb	r3, [r4, #4]
1a0013fc:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a001400:	4669      	mov	r1, sp
1a001402:	4628      	mov	r0, r5
1a001404:	f7ff ff9c 	bl	1a001340 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a001408:	9b06      	ldr	r3, [sp, #24]
1a00140a:	429d      	cmp	r5, r3
1a00140c:	d027      	beq.n	1a00145e <pll_get_frac+0x7e>
	if (val < 0)
1a00140e:	1aeb      	subs	r3, r5, r3
1a001410:	d42e      	bmi.n	1a001470 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a001412:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a001414:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a001416:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00141a:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a00141c:	6963      	ldr	r3, [r4, #20]
1a00141e:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a001420:	7923      	ldrb	r3, [r4, #4]
1a001422:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a001426:	a910      	add	r1, sp, #64	; 0x40
1a001428:	4628      	mov	r0, r5
1a00142a:	f7ff ff89 	bl	1a001340 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a00142e:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a001430:	429d      	cmp	r5, r3
1a001432:	d01f      	beq.n	1a001474 <pll_get_frac+0x94>
	if (val < 0)
1a001434:	1aeb      	subs	r3, r5, r3
1a001436:	d425      	bmi.n	1a001484 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a001438:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a00143a:	4b2b      	ldr	r3, [pc, #172]	; (1a0014e8 <pll_get_frac+0x108>)
1a00143c:	429d      	cmp	r5, r3
1a00143e:	d923      	bls.n	1a001488 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a001440:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a001442:	1aed      	subs	r5, r5, r3
1a001444:	d433      	bmi.n	1a0014ae <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a001446:	42ae      	cmp	r6, r5
1a001448:	dc3b      	bgt.n	1a0014c2 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a00144a:	42be      	cmp	r6, r7
1a00144c:	dc31      	bgt.n	1a0014b2 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a00144e:	466d      	mov	r5, sp
1a001450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001452:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001454:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001458:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00145c:	e006      	b.n	1a00146c <pll_get_frac+0x8c>
		*ppll = pll[0];
1a00145e:	466d      	mov	r5, sp
1a001460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001464:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001468:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a00146c:	b019      	add	sp, #100	; 0x64
1a00146e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a001470:	425b      	negs	r3, r3
1a001472:	e7ce      	b.n	1a001412 <pll_get_frac+0x32>
		*ppll = pll[2];
1a001474:	ad10      	add	r5, sp, #64	; 0x40
1a001476:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001478:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00147a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00147e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a001482:	e7f3      	b.n	1a00146c <pll_get_frac+0x8c>
		return -val;
1a001484:	425b      	negs	r3, r3
1a001486:	e7d7      	b.n	1a001438 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a001488:	2340      	movs	r3, #64	; 0x40
1a00148a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a00148c:	6963      	ldr	r3, [r4, #20]
1a00148e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a001490:	a908      	add	r1, sp, #32
1a001492:	4628      	mov	r0, r5
1a001494:	f7ff ff54 	bl	1a001340 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a001498:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00149a:	429d      	cmp	r5, r3
1a00149c:	d1d0      	bne.n	1a001440 <pll_get_frac+0x60>
			*ppll = pll[1];
1a00149e:	ad08      	add	r5, sp, #32
1a0014a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0014a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0014a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0014a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a0014ac:	e7de      	b.n	1a00146c <pll_get_frac+0x8c>
		return -val;
1a0014ae:	426d      	negs	r5, r5
1a0014b0:	e7c9      	b.n	1a001446 <pll_get_frac+0x66>
			*ppll = pll[2];
1a0014b2:	ad10      	add	r5, sp, #64	; 0x40
1a0014b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0014b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0014b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0014bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0014c0:	e7d4      	b.n	1a00146c <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a0014c2:	42af      	cmp	r7, r5
1a0014c4:	db07      	blt.n	1a0014d6 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a0014c6:	ad08      	add	r5, sp, #32
1a0014c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0014ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0014cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0014d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0014d4:	e7ca      	b.n	1a00146c <pll_get_frac+0x8c>
			*ppll = pll[2];
1a0014d6:	ad10      	add	r5, sp, #64	; 0x40
1a0014d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0014da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0014dc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0014e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0014e4:	e7c2      	b.n	1a00146c <pll_get_frac+0x8c>
1a0014e6:	bf00      	nop
1a0014e8:	068e7780 	.word	0x068e7780

1a0014ec <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0014ec:	b430      	push	{r4, r5}
1a0014ee:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0014f0:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0014f2:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0014f4:	e000      	b.n	1a0014f8 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0014f6:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0014f8:	281c      	cmp	r0, #28
1a0014fa:	d118      	bne.n	1a00152e <Chip_Clock_FindBaseClock+0x42>
1a0014fc:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001500:	0051      	lsls	r1, r2, #1
1a001502:	4a0c      	ldr	r2, [pc, #48]	; (1a001534 <Chip_Clock_FindBaseClock+0x48>)
1a001504:	440a      	add	r2, r1
1a001506:	7914      	ldrb	r4, [r2, #4]
1a001508:	42a0      	cmp	r0, r4
1a00150a:	d010      	beq.n	1a00152e <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a00150c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a001510:	004a      	lsls	r2, r1, #1
1a001512:	4908      	ldr	r1, [pc, #32]	; (1a001534 <Chip_Clock_FindBaseClock+0x48>)
1a001514:	5a8a      	ldrh	r2, [r1, r2]
1a001516:	42aa      	cmp	r2, r5
1a001518:	d8ed      	bhi.n	1a0014f6 <Chip_Clock_FindBaseClock+0xa>
1a00151a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00151e:	0051      	lsls	r1, r2, #1
1a001520:	4a04      	ldr	r2, [pc, #16]	; (1a001534 <Chip_Clock_FindBaseClock+0x48>)
1a001522:	440a      	add	r2, r1
1a001524:	8852      	ldrh	r2, [r2, #2]
1a001526:	4295      	cmp	r5, r2
1a001528:	d8e5      	bhi.n	1a0014f6 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a00152a:	4620      	mov	r0, r4
1a00152c:	e7e4      	b.n	1a0014f8 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a00152e:	bc30      	pop	{r4, r5}
1a001530:	4770      	bx	lr
1a001532:	bf00      	nop
1a001534:	1a002628 	.word	0x1a002628

1a001538 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a001538:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00153a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a00153e:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a001540:	4a0d      	ldr	r2, [pc, #52]	; (1a001578 <Chip_Clock_EnableCrystal+0x40>)
1a001542:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a001544:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a001548:	6992      	ldr	r2, [r2, #24]
1a00154a:	4291      	cmp	r1, r2
1a00154c:	d001      	beq.n	1a001552 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00154e:	4a0a      	ldr	r2, [pc, #40]	; (1a001578 <Chip_Clock_EnableCrystal+0x40>)
1a001550:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a001552:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a001556:	4a09      	ldr	r2, [pc, #36]	; (1a00157c <Chip_Clock_EnableCrystal+0x44>)
1a001558:	6811      	ldr	r1, [r2, #0]
1a00155a:	4a09      	ldr	r2, [pc, #36]	; (1a001580 <Chip_Clock_EnableCrystal+0x48>)
1a00155c:	4291      	cmp	r1, r2
1a00155e:	d901      	bls.n	1a001564 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a001560:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001564:	4a04      	ldr	r2, [pc, #16]	; (1a001578 <Chip_Clock_EnableCrystal+0x40>)
1a001566:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a001568:	9b01      	ldr	r3, [sp, #4]
1a00156a:	1e5a      	subs	r2, r3, #1
1a00156c:	9201      	str	r2, [sp, #4]
1a00156e:	2b00      	cmp	r3, #0
1a001570:	d1fa      	bne.n	1a001568 <Chip_Clock_EnableCrystal+0x30>
}
1a001572:	b002      	add	sp, #8
1a001574:	4770      	bx	lr
1a001576:	bf00      	nop
1a001578:	40050000 	.word	0x40050000
1a00157c:	1a002590 	.word	0x1a002590
1a001580:	01312cff 	.word	0x01312cff

1a001584 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001584:	3012      	adds	r0, #18
1a001586:	4b05      	ldr	r3, [pc, #20]	; (1a00159c <Chip_Clock_GetDividerSource+0x18>)
1a001588:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a00158c:	f010 0f01 	tst.w	r0, #1
1a001590:	d001      	beq.n	1a001596 <Chip_Clock_GetDividerSource+0x12>
		return CLKINPUT_PD;
1a001592:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a001594:	4770      	bx	lr
	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001596:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00159a:	4770      	bx	lr
1a00159c:	40050000 	.word	0x40050000

1a0015a0 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0015a0:	f100 0212 	add.w	r2, r0, #18
1a0015a4:	4b03      	ldr	r3, [pc, #12]	; (1a0015b4 <Chip_Clock_GetDividerDivisor+0x14>)
1a0015a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0015aa:	4b03      	ldr	r3, [pc, #12]	; (1a0015b8 <Chip_Clock_GetDividerDivisor+0x18>)
1a0015ac:	5c18      	ldrb	r0, [r3, r0]
}
1a0015ae:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0015b2:	4770      	bx	lr
1a0015b4:	40050000 	.word	0x40050000
1a0015b8:	1a002620 	.word	0x1a002620

1a0015bc <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0015bc:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0015be:	2810      	cmp	r0, #16
1a0015c0:	d80a      	bhi.n	1a0015d8 <Chip_Clock_GetClockInputHz+0x1c>
1a0015c2:	e8df f000 	tbb	[pc, r0]
1a0015c6:	0b44      	.short	0x0b44
1a0015c8:	0921180d 	.word	0x0921180d
1a0015cc:	2d2a2724 	.word	0x2d2a2724
1a0015d0:	34300909 	.word	0x34300909
1a0015d4:	3c38      	.short	0x3c38
1a0015d6:	40          	.byte	0x40
1a0015d7:	00          	.byte	0x00
	uint32_t rate = 0;
1a0015d8:	2000      	movs	r0, #0
1a0015da:	bd08      	pop	{r3, pc}
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0015dc:	481e      	ldr	r0, [pc, #120]	; (1a001658 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0015de:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0015e0:	4b1e      	ldr	r3, [pc, #120]	; (1a00165c <Chip_Clock_GetClockInputHz+0xa0>)
1a0015e2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0015e6:	f003 0307 	and.w	r3, r3, #7
1a0015ea:	2b04      	cmp	r3, #4
1a0015ec:	d001      	beq.n	1a0015f2 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a0015ee:	481c      	ldr	r0, [pc, #112]	; (1a001660 <Chip_Clock_GetClockInputHz+0xa4>)
1a0015f0:	bd08      	pop	{r3, pc}
	uint32_t rate = 0;
1a0015f2:	2000      	movs	r0, #0
1a0015f4:	bd08      	pop	{r3, pc}
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0015f6:	4b19      	ldr	r3, [pc, #100]	; (1a00165c <Chip_Clock_GetClockInputHz+0xa0>)
1a0015f8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0015fc:	f003 0307 	and.w	r3, r3, #7
1a001600:	2b04      	cmp	r3, #4
1a001602:	d027      	beq.n	1a001654 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a001604:	4816      	ldr	r0, [pc, #88]	; (1a001660 <Chip_Clock_GetClockInputHz+0xa4>)
1a001606:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a001608:	4b16      	ldr	r3, [pc, #88]	; (1a001664 <Chip_Clock_GetClockInputHz+0xa8>)
1a00160a:	6818      	ldr	r0, [r3, #0]
		break;
1a00160c:	bd08      	pop	{r3, pc}

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a00160e:	4b16      	ldr	r3, [pc, #88]	; (1a001668 <Chip_Clock_GetClockInputHz+0xac>)
1a001610:	6818      	ldr	r0, [r3, #0]
		break;
1a001612:	bd08      	pop	{r3, pc}

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001614:	4b15      	ldr	r3, [pc, #84]	; (1a00166c <Chip_Clock_GetClockInputHz+0xb0>)
1a001616:	6818      	ldr	r0, [r3, #0]
		break;
1a001618:	bd08      	pop	{r3, pc}

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00161a:	4b14      	ldr	r3, [pc, #80]	; (1a00166c <Chip_Clock_GetClockInputHz+0xb0>)
1a00161c:	6858      	ldr	r0, [r3, #4]
		break;
1a00161e:	bd08      	pop	{r3, pc}

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a001620:	f000 f868 	bl	1a0016f4 <Chip_Clock_GetMainPLLHz>
		break;
1a001624:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a001626:	2100      	movs	r1, #0
1a001628:	f000 f89a 	bl	1a001760 <Chip_Clock_GetDivRate>
		break;
1a00162c:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00162e:	2101      	movs	r1, #1
1a001630:	f000 f896 	bl	1a001760 <Chip_Clock_GetDivRate>
		break;
1a001634:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a001636:	2102      	movs	r1, #2
1a001638:	f000 f892 	bl	1a001760 <Chip_Clock_GetDivRate>
		break;
1a00163c:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00163e:	2103      	movs	r1, #3
1a001640:	f000 f88e 	bl	1a001760 <Chip_Clock_GetDivRate>
		break;
1a001644:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a001646:	2104      	movs	r1, #4
1a001648:	f000 f88a 	bl	1a001760 <Chip_Clock_GetDivRate>
		break;
1a00164c:	bd08      	pop	{r3, pc}
		rate = CRYSTAL_32K_FREQ_IN;
1a00164e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a001652:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a001654:	4806      	ldr	r0, [pc, #24]	; (1a001670 <Chip_Clock_GetClockInputHz+0xb4>)
	default:
		break;
	}

	return rate;
}
1a001656:	bd08      	pop	{r3, pc}
1a001658:	00b71b00 	.word	0x00b71b00
1a00165c:	40043000 	.word	0x40043000
1a001660:	017d7840 	.word	0x017d7840
1a001664:	1a002564 	.word	0x1a002564
1a001668:	1a002590 	.word	0x1a002590
1a00166c:	100000bc 	.word	0x100000bc
1a001670:	02faf080 	.word	0x02faf080

1a001674 <Chip_Clock_CalcMainPLLValue>:
{
1a001674:	b538      	push	{r3, r4, r5, lr}
1a001676:	4605      	mov	r5, r0
1a001678:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00167a:	7908      	ldrb	r0, [r1, #4]
1a00167c:	f7ff ff9e 	bl	1a0015bc <Chip_Clock_GetClockInputHz>
1a001680:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a001682:	4b19      	ldr	r3, [pc, #100]	; (1a0016e8 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001684:	442b      	add	r3, r5
1a001686:	4a19      	ldr	r2, [pc, #100]	; (1a0016ec <Chip_Clock_CalcMainPLLValue+0x78>)
1a001688:	4293      	cmp	r3, r2
1a00168a:	d821      	bhi.n	1a0016d0 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00168c:	b318      	cbz	r0, 1a0016d6 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00168e:	2380      	movs	r3, #128	; 0x80
1a001690:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a001692:	2300      	movs	r3, #0
1a001694:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a001696:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001698:	fbb5 f3f0 	udiv	r3, r5, r0
1a00169c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00169e:	4a14      	ldr	r2, [pc, #80]	; (1a0016f0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0016a0:	4295      	cmp	r5, r2
1a0016a2:	d903      	bls.n	1a0016ac <Chip_Clock_CalcMainPLLValue+0x38>
1a0016a4:	fb03 f000 	mul.w	r0, r3, r0
1a0016a8:	4285      	cmp	r5, r0
1a0016aa:	d007      	beq.n	1a0016bc <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0016ac:	4621      	mov	r1, r4
1a0016ae:	4628      	mov	r0, r5
1a0016b0:	f7ff fe96 	bl	1a0013e0 <pll_get_frac>
		if (!ppll->nsel) {
1a0016b4:	68a3      	ldr	r3, [r4, #8]
1a0016b6:	b18b      	cbz	r3, 1a0016dc <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0016b8:	3b01      	subs	r3, #1
1a0016ba:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0016bc:	6923      	ldr	r3, [r4, #16]
1a0016be:	b183      	cbz	r3, 1a0016e2 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0016c0:	68e2      	ldr	r2, [r4, #12]
1a0016c2:	b10a      	cbz	r2, 1a0016c8 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0016c4:	3a01      	subs	r2, #1
1a0016c6:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0016c8:	3b01      	subs	r3, #1
1a0016ca:	6123      	str	r3, [r4, #16]
	return 0;
1a0016cc:	2000      	movs	r0, #0
1a0016ce:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0016d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0016d4:	bd38      	pop	{r3, r4, r5, pc}
1a0016d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0016da:	bd38      	pop	{r3, r4, r5, pc}
			return -1;
1a0016dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0016e0:	bd38      	pop	{r3, r4, r5, pc}
		return - 1;
1a0016e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0016e6:	bd38      	pop	{r3, r4, r5, pc}
1a0016e8:	ff6b3a10 	.word	0xff6b3a10
1a0016ec:	0b940510 	.word	0x0b940510
1a0016f0:	094c5eff 	.word	0x094c5eff

1a0016f4 <Chip_Clock_GetMainPLLHz>:
{
1a0016f4:	b530      	push	{r4, r5, lr}
1a0016f6:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0016f8:	4d17      	ldr	r5, [pc, #92]	; (1a001758 <Chip_Clock_GetMainPLLHz+0x64>)
1a0016fa:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0016fc:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001700:	f7ff ff5c 	bl	1a0015bc <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a001704:	4b15      	ldr	r3, [pc, #84]	; (1a00175c <Chip_Clock_GetMainPLLHz+0x68>)
1a001706:	681b      	ldr	r3, [r3, #0]
1a001708:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a00170a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a00170c:	f013 0f01 	tst.w	r3, #1
1a001710:	d01f      	beq.n	1a001752 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a001712:	f3c4 4207 	ubfx	r2, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a001716:	f3c4 3301 	ubfx	r3, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a00171a:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a00171e:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a001722:	3201      	adds	r2, #1
	n = nsel + 1;
1a001724:	3301      	adds	r3, #1
	p = ptab[psel];
1a001726:	f10d 0e08 	add.w	lr, sp, #8
1a00172a:	4471      	add	r1, lr
1a00172c:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a001730:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001734:	d108      	bne.n	1a001748 <Chip_Clock_GetMainPLLHz+0x54>
1a001736:	b93d      	cbnz	r5, 1a001748 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a001738:	0049      	lsls	r1, r1, #1
1a00173a:	fbb2 f2f1 	udiv	r2, r2, r1
1a00173e:	fbb0 f0f3 	udiv	r0, r0, r3
1a001742:	fb00 f002 	mul.w	r0, r0, r2
1a001746:	e005      	b.n	1a001754 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a001748:	fbb0 f0f3 	udiv	r0, r0, r3
1a00174c:	fb00 f002 	mul.w	r0, r0, r2
1a001750:	e000      	b.n	1a001754 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a001752:	2000      	movs	r0, #0
}
1a001754:	b003      	add	sp, #12
1a001756:	bd30      	pop	{r4, r5, pc}
1a001758:	40050000 	.word	0x40050000
1a00175c:	1a00261c 	.word	0x1a00261c

1a001760 <Chip_Clock_GetDivRate>:
{
1a001760:	b538      	push	{r3, r4, r5, lr}
1a001762:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a001764:	4608      	mov	r0, r1
1a001766:	f7ff ff0d 	bl	1a001584 <Chip_Clock_GetDividerSource>
1a00176a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a00176c:	4620      	mov	r0, r4
1a00176e:	f7ff ff17 	bl	1a0015a0 <Chip_Clock_GetDividerDivisor>
1a001772:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001774:	4628      	mov	r0, r5
1a001776:	f7ff ff21 	bl	1a0015bc <Chip_Clock_GetClockInputHz>
1a00177a:	3401      	adds	r4, #1
}
1a00177c:	fbb0 f0f4 	udiv	r0, r0, r4
1a001780:	bd38      	pop	{r3, r4, r5, pc}
1a001782:	Address 0x000000001a001782 is out of bounds.


1a001784 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001784:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001786:	f100 0416 	add.w	r4, r0, #22
1a00178a:	00a4      	lsls	r4, r4, #2
1a00178c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a001790:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001794:	6865      	ldr	r5, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a001796:	281b      	cmp	r0, #27
1a001798:	d813      	bhi.n	1a0017c2 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00179a:	2911      	cmp	r1, #17
1a00179c:	d01a      	beq.n	1a0017d4 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00179e:	4c0e      	ldr	r4, [pc, #56]	; (1a0017d8 <Chip_Clock_SetBaseClock+0x54>)
1a0017a0:	402c      	ands	r4, r5

			if (autoblocken) {
1a0017a2:	b10a      	cbz	r2, 1a0017a8 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a0017a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
			}
			if (powerdn) {
1a0017a8:	b10b      	cbz	r3, 1a0017ae <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a0017aa:	f044 0401 	orr.w	r4, r4, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0017ae:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0017b2:	3016      	adds	r0, #22
1a0017b4:	0080      	lsls	r0, r0, #2
1a0017b6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0017ba:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0017be:	6044      	str	r4, [r0, #4]
1a0017c0:	e008      	b.n	1a0017d4 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0017c2:	f045 0501 	orr.w	r5, r5, #1
1a0017c6:	3016      	adds	r0, #22
1a0017c8:	0080      	lsls	r0, r0, #2
1a0017ca:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0017ce:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0017d2:	6045      	str	r5, [r0, #4]
	}
}
1a0017d4:	bc30      	pop	{r4, r5}
1a0017d6:	4770      	bx	lr
1a0017d8:	e0fff7fe 	.word	0xe0fff7fe

1a0017dc <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0017dc:	281b      	cmp	r0, #27
1a0017de:	d901      	bls.n	1a0017e4 <Chip_Clock_GetBaseClock+0x8>
		return CLKINPUT_PD;
1a0017e0:	2011      	movs	r0, #17
1a0017e2:	4770      	bx	lr
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0017e4:	3016      	adds	r0, #22
1a0017e6:	0080      	lsls	r0, r0, #2
1a0017e8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0017ec:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0017f0:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0017f2:	f010 0f01 	tst.w	r0, #1
1a0017f6:	d001      	beq.n	1a0017fc <Chip_Clock_GetBaseClock+0x20>
		return CLKINPUT_PD;
1a0017f8:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a0017fa:	4770      	bx	lr
	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0017fc:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001800:	4770      	bx	lr

1a001802 <Chip_Clock_GetBaseClocktHz>:
{
1a001802:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001804:	f7ff ffea 	bl	1a0017dc <Chip_Clock_GetBaseClock>
1a001808:	f7ff fed8 	bl	1a0015bc <Chip_Clock_GetClockInputHz>
}
1a00180c:	bd08      	pop	{r3, pc}
1a00180e:	Address 0x000000001a00180e is out of bounds.


1a001810 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a001810:	b969      	cbnz	r1, 1a00182e <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a001812:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a001814:	b10a      	cbz	r2, 1a00181a <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a001816:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a00181a:	2b02      	cmp	r3, #2
1a00181c:	d009      	beq.n	1a001832 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00181e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001822:	d209      	bcs.n	1a001838 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001824:	3020      	adds	r0, #32
1a001826:	4b07      	ldr	r3, [pc, #28]	; (1a001844 <Chip_Clock_EnableOpts+0x34>)
1a001828:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00182c:	4770      	bx	lr
		reg |= (1 << 1);
1a00182e:	2103      	movs	r1, #3
1a001830:	e7f0      	b.n	1a001814 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a001832:	f041 0120 	orr.w	r1, r1, #32
1a001836:	e7f2      	b.n	1a00181e <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001838:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00183c:	4b02      	ldr	r3, [pc, #8]	; (1a001848 <Chip_Clock_EnableOpts+0x38>)
1a00183e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001842:	4770      	bx	lr
1a001844:	40051000 	.word	0x40051000
1a001848:	40052000 	.word	0x40052000

1a00184c <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a00184c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001850:	d208      	bcs.n	1a001864 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001852:	4a09      	ldr	r2, [pc, #36]	; (1a001878 <Chip_Clock_Enable+0x2c>)
1a001854:	3020      	adds	r0, #32
1a001856:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00185a:	f043 0301 	orr.w	r3, r3, #1
1a00185e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001862:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001864:	4a05      	ldr	r2, [pc, #20]	; (1a00187c <Chip_Clock_Enable+0x30>)
1a001866:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00186a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00186e:	f043 0301 	orr.w	r3, r3, #1
1a001872:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001876:	4770      	bx	lr
1a001878:	40051000 	.word	0x40051000
1a00187c:	40052000 	.word	0x40052000

1a001880 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001880:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001882:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001886:	d309      	bcc.n	1a00189c <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001888:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a00188c:	4a0d      	ldr	r2, [pc, #52]	; (1a0018c4 <Chip_Clock_GetRate+0x44>)
1a00188e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001892:	f014 0f01 	tst.w	r4, #1
1a001896:	d107      	bne.n	1a0018a8 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a001898:	2000      	movs	r0, #0
	}

	return rate;
}
1a00189a:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a00189c:	f100 0320 	add.w	r3, r0, #32
1a0018a0:	4a09      	ldr	r2, [pc, #36]	; (1a0018c8 <Chip_Clock_GetRate+0x48>)
1a0018a2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0018a6:	e7f4      	b.n	1a001892 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0018a8:	f7ff fe20 	bl	1a0014ec <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0018ac:	f7ff ffa9 	bl	1a001802 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0018b0:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0018b4:	d103      	bne.n	1a0018be <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0018b6:	2301      	movs	r3, #1
		rate = rate / div;
1a0018b8:	fbb0 f0f3 	udiv	r0, r0, r3
1a0018bc:	bd10      	pop	{r4, pc}
			div = 2;/* No other dividers supported */
1a0018be:	2302      	movs	r3, #2
1a0018c0:	e7fa      	b.n	1a0018b8 <Chip_Clock_GetRate+0x38>
1a0018c2:	bf00      	nop
1a0018c4:	40052000 	.word	0x40052000
1a0018c8:	40051000 	.word	0x40051000

1a0018cc <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0018cc:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0018ce:	2069      	movs	r0, #105	; 0x69
1a0018d0:	f7ff ffd6 	bl	1a001880 <Chip_Clock_GetRate>
1a0018d4:	4b01      	ldr	r3, [pc, #4]	; (1a0018dc <SystemCoreClockUpdate+0x10>)
1a0018d6:	6018      	str	r0, [r3, #0]
1a0018d8:	bd08      	pop	{r3, pc}
1a0018da:	bf00      	nop
1a0018dc:	100000d0 	.word	0x100000d0

1a0018e0 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0018e0:	b570      	push	{r4, r5, r6, lr}
1a0018e2:	b08a      	sub	sp, #40	; 0x28
1a0018e4:	4605      	mov	r5, r0
1a0018e6:	460e      	mov	r6, r1
1a0018e8:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0018ea:	f242 7310 	movw	r3, #10000	; 0x2710
1a0018ee:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0018f0:	2806      	cmp	r0, #6
1a0018f2:	d018      	beq.n	1a001926 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0018f4:	2300      	movs	r3, #0
1a0018f6:	2201      	movs	r2, #1
1a0018f8:	4629      	mov	r1, r5
1a0018fa:	2004      	movs	r0, #4
1a0018fc:	f7ff ff42 	bl	1a001784 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a001900:	4a49      	ldr	r2, [pc, #292]	; (1a001a28 <Chip_SetupCoreClock+0x148>)
1a001902:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001904:	f043 0301 	orr.w	r3, r3, #1
1a001908:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a00190a:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00190e:	a901      	add	r1, sp, #4
1a001910:	4630      	mov	r0, r6
1a001912:	f7ff feaf 	bl	1a001674 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001916:	4b45      	ldr	r3, [pc, #276]	; (1a001a2c <Chip_SetupCoreClock+0x14c>)
1a001918:	429e      	cmp	r6, r3
1a00191a:	d916      	bls.n	1a00194a <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a00191c:	9b01      	ldr	r3, [sp, #4]
1a00191e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001922:	d003      	beq.n	1a00192c <Chip_SetupCoreClock+0x4c>
1a001924:	e7fe      	b.n	1a001924 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a001926:	f7ff fe07 	bl	1a001538 <Chip_Clock_EnableCrystal>
1a00192a:	e7e3      	b.n	1a0018f4 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a00192c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001930:	d005      	beq.n	1a00193e <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001936:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a001938:	2500      	movs	r5, #0
			direct = 1;
1a00193a:	2601      	movs	r6, #1
1a00193c:	e007      	b.n	1a00194e <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a00193e:	9b04      	ldr	r3, [sp, #16]
1a001940:	3301      	adds	r3, #1
1a001942:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001944:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a001946:	2600      	movs	r6, #0
1a001948:	e001      	b.n	1a00194e <Chip_SetupCoreClock+0x6e>
1a00194a:	2500      	movs	r5, #0
1a00194c:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00194e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001952:	9b01      	ldr	r3, [sp, #4]
1a001954:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001958:	9a05      	ldr	r2, [sp, #20]
1a00195a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00195e:	9a03      	ldr	r2, [sp, #12]
1a001960:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001964:	9a04      	ldr	r2, [sp, #16]
1a001966:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00196a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00196e:	4a2e      	ldr	r2, [pc, #184]	; (1a001a28 <Chip_SetupCoreClock+0x148>)
1a001970:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001972:	4b2d      	ldr	r3, [pc, #180]	; (1a001a28 <Chip_SetupCoreClock+0x148>)
1a001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a001976:	f013 0f01 	tst.w	r3, #1
1a00197a:	d0fa      	beq.n	1a001972 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a00197c:	2300      	movs	r3, #0
1a00197e:	2201      	movs	r2, #1
1a001980:	2109      	movs	r1, #9
1a001982:	2004      	movs	r0, #4
1a001984:	f7ff fefe 	bl	1a001784 <Chip_Clock_SetBaseClock>

	if (direct) {
1a001988:	b1fe      	cbz	r6, 1a0019ca <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00198a:	f242 7310 	movw	r3, #10000	; 0x2710
1a00198e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001990:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001992:	1e5a      	subs	r2, r3, #1
1a001994:	9209      	str	r2, [sp, #36]	; 0x24
1a001996:	2b00      	cmp	r3, #0
1a001998:	d1fa      	bne.n	1a001990 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00199a:	9b01      	ldr	r3, [sp, #4]
1a00199c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0019a0:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0019a2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0019a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0019aa:	9a05      	ldr	r2, [sp, #20]
1a0019ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0019b0:	9a03      	ldr	r2, [sp, #12]
1a0019b2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0019b6:	9a04      	ldr	r2, [sp, #16]
1a0019b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0019bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0019c0:	4a19      	ldr	r2, [pc, #100]	; (1a001a28 <Chip_SetupCoreClock+0x148>)
1a0019c2:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a0019c4:	b36c      	cbz	r4, 1a001a22 <Chip_SetupCoreClock+0x142>
1a0019c6:	2400      	movs	r4, #0
1a0019c8:	e029      	b.n	1a001a1e <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a0019ca:	2d00      	cmp	r5, #0
1a0019cc:	d0fa      	beq.n	1a0019c4 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0019ce:	f242 7310 	movw	r3, #10000	; 0x2710
1a0019d2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a0019d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0019d6:	1e5a      	subs	r2, r3, #1
1a0019d8:	9209      	str	r2, [sp, #36]	; 0x24
1a0019da:	2b00      	cmp	r3, #0
1a0019dc:	d1fa      	bne.n	1a0019d4 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a0019de:	9b04      	ldr	r3, [sp, #16]
1a0019e0:	1e5a      	subs	r2, r3, #1
1a0019e2:	9204      	str	r2, [sp, #16]
1a0019e4:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0019e8:	9b01      	ldr	r3, [sp, #4]
1a0019ea:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0019ee:	9905      	ldr	r1, [sp, #20]
1a0019f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0019f4:	9903      	ldr	r1, [sp, #12]
1a0019f6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0019fa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0019fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001a02:	4a09      	ldr	r2, [pc, #36]	; (1a001a28 <Chip_SetupCoreClock+0x148>)
1a001a04:	6453      	str	r3, [r2, #68]	; 0x44
1a001a06:	e7dd      	b.n	1a0019c4 <Chip_SetupCoreClock+0xe4>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001a08:	4809      	ldr	r0, [pc, #36]	; (1a001a30 <Chip_SetupCoreClock+0x150>)
1a001a0a:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001a0e:	78cb      	ldrb	r3, [r1, #3]
1a001a10:	788a      	ldrb	r2, [r1, #2]
1a001a12:	7849      	ldrb	r1, [r1, #1]
1a001a14:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001a18:	f7ff feb4 	bl	1a001784 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001a1c:	3401      	adds	r4, #1
1a001a1e:	2c11      	cmp	r4, #17
1a001a20:	d9f2      	bls.n	1a001a08 <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001a22:	b00a      	add	sp, #40	; 0x28
1a001a24:	bd70      	pop	{r4, r5, r6, pc}
1a001a26:	bf00      	nop
1a001a28:	40050000 	.word	0x40050000
1a001a2c:	068e7780 	.word	0x068e7780
1a001a30:	1a002694 	.word	0x1a002694

1a001a34 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a001a34:	4770      	bx	lr
1a001a36:	Address 0x000000001a001a36 is out of bounds.


1a001a38 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001a38:	4b03      	ldr	r3, [pc, #12]	; (1a001a48 <Chip_SSP_GetClockIndex+0x10>)
1a001a3a:	4298      	cmp	r0, r3
1a001a3c:	d001      	beq.n	1a001a42 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a001a3e:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a001a40:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a001a42:	20a5      	movs	r0, #165	; 0xa5
1a001a44:	4770      	bx	lr
1a001a46:	bf00      	nop
1a001a48:	400c5000 	.word	0x400c5000

1a001a4c <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001a4c:	4b04      	ldr	r3, [pc, #16]	; (1a001a60 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a001a4e:	4298      	cmp	r0, r3
1a001a50:	d002      	beq.n	1a001a58 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a001a52:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a001a56:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a001a58:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a001a5c:	4770      	bx	lr
1a001a5e:	bf00      	nop
1a001a60:	400c5000 	.word	0x400c5000

1a001a64 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a001a64:	6803      	ldr	r3, [r0, #0]
1a001a66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a001a6a:	0209      	lsls	r1, r1, #8
1a001a6c:	b289      	uxth	r1, r1
1a001a6e:	430b      	orrs	r3, r1
1a001a70:	6003      	str	r3, [r0, #0]
	pSSP->CPSR = prescale;
1a001a72:	6102      	str	r2, [r0, #16]
1a001a74:	4770      	bx	lr

1a001a76 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a001a76:	b570      	push	{r4, r5, r6, lr}
1a001a78:	4606      	mov	r6, r0
1a001a7a:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001a7c:	f7ff ffe6 	bl	1a001a4c <Chip_SSP_GetPeriphClockIndex>
1a001a80:	f7ff fefe 	bl	1a001880 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a001a84:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a001a86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a001a8a:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a001a8c:	e000      	b.n	1a001a90 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a001a8e:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a001a90:	42ab      	cmp	r3, r5
1a001a92:	d90b      	bls.n	1a001aac <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a001a94:	1c4c      	adds	r4, r1, #1
1a001a96:	fb04 f302 	mul.w	r3, r4, r2
1a001a9a:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a001a9e:	429d      	cmp	r5, r3
1a001aa0:	d2f6      	bcs.n	1a001a90 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a001aa2:	2cff      	cmp	r4, #255	; 0xff
1a001aa4:	d9f3      	bls.n	1a001a8e <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a001aa6:	3202      	adds	r2, #2
				cr0_div = 0;
1a001aa8:	2100      	movs	r1, #0
1a001aaa:	e7f1      	b.n	1a001a90 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a001aac:	4630      	mov	r0, r6
1a001aae:	f7ff ffd9 	bl	1a001a64 <Chip_SSP_SetClockRate>
1a001ab2:	bd70      	pop	{r4, r5, r6, pc}

1a001ab4 <Chip_SSP_Init>:
}

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001ab4:	b510      	push	{r4, lr}
1a001ab6:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001ab8:	f7ff ffbe 	bl	1a001a38 <Chip_SSP_GetClockIndex>
1a001abc:	f7ff fec6 	bl	1a00184c <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001ac0:	4620      	mov	r0, r4
1a001ac2:	f7ff ffc3 	bl	1a001a4c <Chip_SSP_GetPeriphClockIndex>
1a001ac6:	f7ff fec1 	bl	1a00184c <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001aca:	6863      	ldr	r3, [r4, #4]
1a001acc:	f023 0304 	bic.w	r3, r3, #4
1a001ad0:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001ad2:	6823      	ldr	r3, [r4, #0]
1a001ad4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001ad8:	f043 0307 	orr.w	r3, r3, #7
1a001adc:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a001ade:	4902      	ldr	r1, [pc, #8]	; (1a001ae8 <Chip_SSP_Init+0x34>)
1a001ae0:	4620      	mov	r0, r4
1a001ae2:	f7ff ffc8 	bl	1a001a76 <Chip_SSP_SetBitRate>
1a001ae6:	bd10      	pop	{r4, pc}
1a001ae8:	000186a0 	.word	0x000186a0

1a001aec <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a001aec:	2901      	cmp	r1, #1
1a001aee:	d000      	beq.n	1a001af2 <Chip_I2C_EventHandler+0x6>
1a001af0:	4770      	bx	lr
		return;
	}

	stat = &iic->mXfer->status;
1a001af2:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001af6:	0082      	lsls	r2, r0, #2
1a001af8:	4b03      	ldr	r3, [pc, #12]	; (1a001b08 <Chip_I2C_EventHandler+0x1c>)
1a001afa:	4413      	add	r3, r2
1a001afc:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a001afe:	7d13      	ldrb	r3, [r2, #20]
1a001b00:	b2db      	uxtb	r3, r3
1a001b02:	2b04      	cmp	r3, #4
1a001b04:	d0fb      	beq.n	1a001afe <Chip_I2C_EventHandler+0x12>
1a001b06:	e7f3      	b.n	1a001af0 <Chip_I2C_EventHandler+0x4>
1a001b08:	10000000 	.word	0x10000000

1a001b0c <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a001b0c:	b570      	push	{r4, r5, r6, lr}
1a001b0e:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a001b10:	4e06      	ldr	r6, [pc, #24]	; (1a001b2c <Chip_I2C_Init+0x20>)
1a001b12:	00c4      	lsls	r4, r0, #3
1a001b14:	1a22      	subs	r2, r4, r0
1a001b16:	0093      	lsls	r3, r2, #2
1a001b18:	4433      	add	r3, r6
1a001b1a:	8898      	ldrh	r0, [r3, #4]
1a001b1c:	f7ff fe96 	bl	1a00184c <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a001b20:	1b64      	subs	r4, r4, r5
1a001b22:	00a3      	lsls	r3, r4, #2
1a001b24:	58f3      	ldr	r3, [r6, r3]
1a001b26:	226c      	movs	r2, #108	; 0x6c
1a001b28:	619a      	str	r2, [r3, #24]
1a001b2a:	bd70      	pop	{r4, r5, r6, pc}
1a001b2c:	10000000 	.word	0x10000000

1a001b30 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a001b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001b34:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a001b36:	4e0b      	ldr	r6, [pc, #44]	; (1a001b64 <Chip_I2C_SetClockRate+0x34>)
1a001b38:	00c5      	lsls	r5, r0, #3
1a001b3a:	1a2b      	subs	r3, r5, r0
1a001b3c:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a001b40:	eb06 0308 	add.w	r3, r6, r8
1a001b44:	8898      	ldrh	r0, [r3, #4]
1a001b46:	f7ff fe9b 	bl	1a001880 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a001b4a:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a001b4e:	f856 3008 	ldr.w	r3, [r6, r8]
1a001b52:	0842      	lsrs	r2, r0, #1
1a001b54:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001b56:	f856 3008 	ldr.w	r3, [r6, r8]
1a001b5a:	691a      	ldr	r2, [r3, #16]
1a001b5c:	1a80      	subs	r0, r0, r2
1a001b5e:	6158      	str	r0, [r3, #20]
1a001b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001b64:	10000000 	.word	0x10000000

1a001b68 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a001b68:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a001b6a:	4b0d      	ldr	r3, [pc, #52]	; (1a001ba0 <SystemInit+0x38>)
1a001b6c:	4a0d      	ldr	r2, [pc, #52]	; (1a001ba4 <SystemInit+0x3c>)
1a001b6e:	609a      	str	r2, [r3, #8]
  mvfr0 = FPU->MVFR0;
1a001b70:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001b74:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a001b76:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a001b7a:	2b20      	cmp	r3, #32
1a001b7c:	d00d      	beq.n	1a001b9a <SystemInit+0x32>
    return 0U;           /* No FPU */
1a001b7e:	2300      	movs	r3, #0

   if (SCB_GetFPUType() > 0)
1a001b80:	b133      	cbz	r3, 1a001b90 <SystemInit+0x28>
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a001b82:	4a07      	ldr	r2, [pc, #28]	; (1a001ba0 <SystemInit+0x38>)
1a001b84:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a001b88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001b8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

   /* Board specific SystemInit */
   Board_SystemInit();
1a001b90:	f7ff fab8 	bl	1a001104 <Board_SystemInit>
   Board_Init();
1a001b94:	f7ff fa4a 	bl	1a00102c <Board_Init>
1a001b98:	bd08      	pop	{r3, pc}
    return 1U;           /* Single precision FPU */
1a001b9a:	2301      	movs	r3, #1
1a001b9c:	e7f0      	b.n	1a001b80 <SystemInit+0x18>
1a001b9e:	bf00      	nop
1a001ba0:	e000ed00 	.word	0xe000ed00
1a001ba4:	1a000000 	.word	0x1a000000

1a001ba8 <__aeabi_uldivmod>:
1a001ba8:	b953      	cbnz	r3, 1a001bc0 <__aeabi_uldivmod+0x18>
1a001baa:	b94a      	cbnz	r2, 1a001bc0 <__aeabi_uldivmod+0x18>
1a001bac:	2900      	cmp	r1, #0
1a001bae:	bf08      	it	eq
1a001bb0:	2800      	cmpeq	r0, #0
1a001bb2:	bf1c      	itt	ne
1a001bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a001bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a001bbc:	f000 b97a 	b.w	1a001eb4 <__aeabi_idiv0>
1a001bc0:	f1ad 0c08 	sub.w	ip, sp, #8
1a001bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001bc8:	f000 f806 	bl	1a001bd8 <__udivmoddi4>
1a001bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001bd4:	b004      	add	sp, #16
1a001bd6:	4770      	bx	lr

1a001bd8 <__udivmoddi4>:
1a001bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001bdc:	468c      	mov	ip, r1
1a001bde:	460d      	mov	r5, r1
1a001be0:	4604      	mov	r4, r0
1a001be2:	9e08      	ldr	r6, [sp, #32]
1a001be4:	2b00      	cmp	r3, #0
1a001be6:	d151      	bne.n	1a001c8c <__udivmoddi4+0xb4>
1a001be8:	428a      	cmp	r2, r1
1a001bea:	4617      	mov	r7, r2
1a001bec:	d96d      	bls.n	1a001cca <__udivmoddi4+0xf2>
1a001bee:	fab2 fe82 	clz	lr, r2
1a001bf2:	f1be 0f00 	cmp.w	lr, #0
1a001bf6:	d00b      	beq.n	1a001c10 <__udivmoddi4+0x38>
1a001bf8:	f1ce 0c20 	rsb	ip, lr, #32
1a001bfc:	fa01 f50e 	lsl.w	r5, r1, lr
1a001c00:	fa20 fc0c 	lsr.w	ip, r0, ip
1a001c04:	fa02 f70e 	lsl.w	r7, r2, lr
1a001c08:	ea4c 0c05 	orr.w	ip, ip, r5
1a001c0c:	fa00 f40e 	lsl.w	r4, r0, lr
1a001c10:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a001c14:	0c25      	lsrs	r5, r4, #16
1a001c16:	fbbc f8fa 	udiv	r8, ip, sl
1a001c1a:	fa1f f987 	uxth.w	r9, r7
1a001c1e:	fb0a cc18 	mls	ip, sl, r8, ip
1a001c22:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
1a001c26:	fb08 f309 	mul.w	r3, r8, r9
1a001c2a:	42ab      	cmp	r3, r5
1a001c2c:	d90a      	bls.n	1a001c44 <__udivmoddi4+0x6c>
1a001c2e:	19ed      	adds	r5, r5, r7
1a001c30:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
1a001c34:	f080 8123 	bcs.w	1a001e7e <__udivmoddi4+0x2a6>
1a001c38:	42ab      	cmp	r3, r5
1a001c3a:	f240 8120 	bls.w	1a001e7e <__udivmoddi4+0x2a6>
1a001c3e:	f1a8 0802 	sub.w	r8, r8, #2
1a001c42:	443d      	add	r5, r7
1a001c44:	1aed      	subs	r5, r5, r3
1a001c46:	b2a4      	uxth	r4, r4
1a001c48:	fbb5 f0fa 	udiv	r0, r5, sl
1a001c4c:	fb0a 5510 	mls	r5, sl, r0, r5
1a001c50:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
1a001c54:	fb00 f909 	mul.w	r9, r0, r9
1a001c58:	45a1      	cmp	r9, r4
1a001c5a:	d909      	bls.n	1a001c70 <__udivmoddi4+0x98>
1a001c5c:	19e4      	adds	r4, r4, r7
1a001c5e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001c62:	f080 810a 	bcs.w	1a001e7a <__udivmoddi4+0x2a2>
1a001c66:	45a1      	cmp	r9, r4
1a001c68:	f240 8107 	bls.w	1a001e7a <__udivmoddi4+0x2a2>
1a001c6c:	3802      	subs	r0, #2
1a001c6e:	443c      	add	r4, r7
1a001c70:	eba4 0409 	sub.w	r4, r4, r9
1a001c74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a001c78:	2100      	movs	r1, #0
1a001c7a:	2e00      	cmp	r6, #0
1a001c7c:	d061      	beq.n	1a001d42 <__udivmoddi4+0x16a>
1a001c7e:	fa24 f40e 	lsr.w	r4, r4, lr
1a001c82:	2300      	movs	r3, #0
1a001c84:	6034      	str	r4, [r6, #0]
1a001c86:	6073      	str	r3, [r6, #4]
1a001c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001c8c:	428b      	cmp	r3, r1
1a001c8e:	d907      	bls.n	1a001ca0 <__udivmoddi4+0xc8>
1a001c90:	2e00      	cmp	r6, #0
1a001c92:	d054      	beq.n	1a001d3e <__udivmoddi4+0x166>
1a001c94:	2100      	movs	r1, #0
1a001c96:	e886 0021 	stmia.w	r6, {r0, r5}
1a001c9a:	4608      	mov	r0, r1
1a001c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001ca0:	fab3 f183 	clz	r1, r3
1a001ca4:	2900      	cmp	r1, #0
1a001ca6:	f040 808e 	bne.w	1a001dc6 <__udivmoddi4+0x1ee>
1a001caa:	42ab      	cmp	r3, r5
1a001cac:	d302      	bcc.n	1a001cb4 <__udivmoddi4+0xdc>
1a001cae:	4282      	cmp	r2, r0
1a001cb0:	f200 80fa 	bhi.w	1a001ea8 <__udivmoddi4+0x2d0>
1a001cb4:	1a84      	subs	r4, r0, r2
1a001cb6:	eb65 0503 	sbc.w	r5, r5, r3
1a001cba:	2001      	movs	r0, #1
1a001cbc:	46ac      	mov	ip, r5
1a001cbe:	2e00      	cmp	r6, #0
1a001cc0:	d03f      	beq.n	1a001d42 <__udivmoddi4+0x16a>
1a001cc2:	e886 1010 	stmia.w	r6, {r4, ip}
1a001cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001cca:	b912      	cbnz	r2, 1a001cd2 <__udivmoddi4+0xfa>
1a001ccc:	2701      	movs	r7, #1
1a001cce:	fbb7 f7f2 	udiv	r7, r7, r2
1a001cd2:	fab7 fe87 	clz	lr, r7
1a001cd6:	f1be 0f00 	cmp.w	lr, #0
1a001cda:	d134      	bne.n	1a001d46 <__udivmoddi4+0x16e>
1a001cdc:	1beb      	subs	r3, r5, r7
1a001cde:	0c3a      	lsrs	r2, r7, #16
1a001ce0:	fa1f fc87 	uxth.w	ip, r7
1a001ce4:	2101      	movs	r1, #1
1a001ce6:	fbb3 f8f2 	udiv	r8, r3, r2
1a001cea:	0c25      	lsrs	r5, r4, #16
1a001cec:	fb02 3318 	mls	r3, r2, r8, r3
1a001cf0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a001cf4:	fb0c f308 	mul.w	r3, ip, r8
1a001cf8:	42ab      	cmp	r3, r5
1a001cfa:	d907      	bls.n	1a001d0c <__udivmoddi4+0x134>
1a001cfc:	19ed      	adds	r5, r5, r7
1a001cfe:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
1a001d02:	d202      	bcs.n	1a001d0a <__udivmoddi4+0x132>
1a001d04:	42ab      	cmp	r3, r5
1a001d06:	f200 80d1 	bhi.w	1a001eac <__udivmoddi4+0x2d4>
1a001d0a:	4680      	mov	r8, r0
1a001d0c:	1aed      	subs	r5, r5, r3
1a001d0e:	b2a3      	uxth	r3, r4
1a001d10:	fbb5 f0f2 	udiv	r0, r5, r2
1a001d14:	fb02 5510 	mls	r5, r2, r0, r5
1a001d18:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
1a001d1c:	fb0c fc00 	mul.w	ip, ip, r0
1a001d20:	45a4      	cmp	ip, r4
1a001d22:	d907      	bls.n	1a001d34 <__udivmoddi4+0x15c>
1a001d24:	19e4      	adds	r4, r4, r7
1a001d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001d2a:	d202      	bcs.n	1a001d32 <__udivmoddi4+0x15a>
1a001d2c:	45a4      	cmp	ip, r4
1a001d2e:	f200 80b8 	bhi.w	1a001ea2 <__udivmoddi4+0x2ca>
1a001d32:	4618      	mov	r0, r3
1a001d34:	eba4 040c 	sub.w	r4, r4, ip
1a001d38:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a001d3c:	e79d      	b.n	1a001c7a <__udivmoddi4+0xa2>
1a001d3e:	4631      	mov	r1, r6
1a001d40:	4630      	mov	r0, r6
1a001d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001d46:	f1ce 0420 	rsb	r4, lr, #32
1a001d4a:	fa05 f30e 	lsl.w	r3, r5, lr
1a001d4e:	fa07 f70e 	lsl.w	r7, r7, lr
1a001d52:	fa20 f804 	lsr.w	r8, r0, r4
1a001d56:	0c3a      	lsrs	r2, r7, #16
1a001d58:	fa25 f404 	lsr.w	r4, r5, r4
1a001d5c:	ea48 0803 	orr.w	r8, r8, r3
1a001d60:	fbb4 f1f2 	udiv	r1, r4, r2
1a001d64:	ea4f 4518 	mov.w	r5, r8, lsr #16
1a001d68:	fb02 4411 	mls	r4, r2, r1, r4
1a001d6c:	fa1f fc87 	uxth.w	ip, r7
1a001d70:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
1a001d74:	fb01 f30c 	mul.w	r3, r1, ip
1a001d78:	42ab      	cmp	r3, r5
1a001d7a:	fa00 f40e 	lsl.w	r4, r0, lr
1a001d7e:	d909      	bls.n	1a001d94 <__udivmoddi4+0x1bc>
1a001d80:	19ed      	adds	r5, r5, r7
1a001d82:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
1a001d86:	f080 808a 	bcs.w	1a001e9e <__udivmoddi4+0x2c6>
1a001d8a:	42ab      	cmp	r3, r5
1a001d8c:	f240 8087 	bls.w	1a001e9e <__udivmoddi4+0x2c6>
1a001d90:	3902      	subs	r1, #2
1a001d92:	443d      	add	r5, r7
1a001d94:	1aeb      	subs	r3, r5, r3
1a001d96:	fa1f f588 	uxth.w	r5, r8
1a001d9a:	fbb3 f0f2 	udiv	r0, r3, r2
1a001d9e:	fb02 3310 	mls	r3, r2, r0, r3
1a001da2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a001da6:	fb00 f30c 	mul.w	r3, r0, ip
1a001daa:	42ab      	cmp	r3, r5
1a001dac:	d907      	bls.n	1a001dbe <__udivmoddi4+0x1e6>
1a001dae:	19ed      	adds	r5, r5, r7
1a001db0:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
1a001db4:	d26f      	bcs.n	1a001e96 <__udivmoddi4+0x2be>
1a001db6:	42ab      	cmp	r3, r5
1a001db8:	d96d      	bls.n	1a001e96 <__udivmoddi4+0x2be>
1a001dba:	3802      	subs	r0, #2
1a001dbc:	443d      	add	r5, r7
1a001dbe:	1aeb      	subs	r3, r5, r3
1a001dc0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a001dc4:	e78f      	b.n	1a001ce6 <__udivmoddi4+0x10e>
1a001dc6:	f1c1 0720 	rsb	r7, r1, #32
1a001dca:	fa22 f807 	lsr.w	r8, r2, r7
1a001dce:	408b      	lsls	r3, r1
1a001dd0:	fa05 f401 	lsl.w	r4, r5, r1
1a001dd4:	ea48 0303 	orr.w	r3, r8, r3
1a001dd8:	fa20 fe07 	lsr.w	lr, r0, r7
1a001ddc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a001de0:	40fd      	lsrs	r5, r7
1a001de2:	ea4e 0e04 	orr.w	lr, lr, r4
1a001de6:	fbb5 f9fc 	udiv	r9, r5, ip
1a001dea:	ea4f 441e 	mov.w	r4, lr, lsr #16
1a001dee:	fb0c 5519 	mls	r5, ip, r9, r5
1a001df2:	fa1f f883 	uxth.w	r8, r3
1a001df6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
1a001dfa:	fb09 f408 	mul.w	r4, r9, r8
1a001dfe:	42ac      	cmp	r4, r5
1a001e00:	fa02 f201 	lsl.w	r2, r2, r1
1a001e04:	fa00 fa01 	lsl.w	sl, r0, r1
1a001e08:	d908      	bls.n	1a001e1c <__udivmoddi4+0x244>
1a001e0a:	18ed      	adds	r5, r5, r3
1a001e0c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a001e10:	d243      	bcs.n	1a001e9a <__udivmoddi4+0x2c2>
1a001e12:	42ac      	cmp	r4, r5
1a001e14:	d941      	bls.n	1a001e9a <__udivmoddi4+0x2c2>
1a001e16:	f1a9 0902 	sub.w	r9, r9, #2
1a001e1a:	441d      	add	r5, r3
1a001e1c:	1b2d      	subs	r5, r5, r4
1a001e1e:	fa1f fe8e 	uxth.w	lr, lr
1a001e22:	fbb5 f0fc 	udiv	r0, r5, ip
1a001e26:	fb0c 5510 	mls	r5, ip, r0, r5
1a001e2a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
1a001e2e:	fb00 f808 	mul.w	r8, r0, r8
1a001e32:	45a0      	cmp	r8, r4
1a001e34:	d907      	bls.n	1a001e46 <__udivmoddi4+0x26e>
1a001e36:	18e4      	adds	r4, r4, r3
1a001e38:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
1a001e3c:	d229      	bcs.n	1a001e92 <__udivmoddi4+0x2ba>
1a001e3e:	45a0      	cmp	r8, r4
1a001e40:	d927      	bls.n	1a001e92 <__udivmoddi4+0x2ba>
1a001e42:	3802      	subs	r0, #2
1a001e44:	441c      	add	r4, r3
1a001e46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001e4a:	eba4 0408 	sub.w	r4, r4, r8
1a001e4e:	fba0 8902 	umull	r8, r9, r0, r2
1a001e52:	454c      	cmp	r4, r9
1a001e54:	46c6      	mov	lr, r8
1a001e56:	464d      	mov	r5, r9
1a001e58:	d315      	bcc.n	1a001e86 <__udivmoddi4+0x2ae>
1a001e5a:	d012      	beq.n	1a001e82 <__udivmoddi4+0x2aa>
1a001e5c:	b156      	cbz	r6, 1a001e74 <__udivmoddi4+0x29c>
1a001e5e:	ebba 030e 	subs.w	r3, sl, lr
1a001e62:	eb64 0405 	sbc.w	r4, r4, r5
1a001e66:	fa04 f707 	lsl.w	r7, r4, r7
1a001e6a:	40cb      	lsrs	r3, r1
1a001e6c:	431f      	orrs	r7, r3
1a001e6e:	40cc      	lsrs	r4, r1
1a001e70:	6037      	str	r7, [r6, #0]
1a001e72:	6074      	str	r4, [r6, #4]
1a001e74:	2100      	movs	r1, #0
1a001e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001e7a:	4618      	mov	r0, r3
1a001e7c:	e6f8      	b.n	1a001c70 <__udivmoddi4+0x98>
1a001e7e:	4690      	mov	r8, r2
1a001e80:	e6e0      	b.n	1a001c44 <__udivmoddi4+0x6c>
1a001e82:	45c2      	cmp	sl, r8
1a001e84:	d2ea      	bcs.n	1a001e5c <__udivmoddi4+0x284>
1a001e86:	ebb8 0e02 	subs.w	lr, r8, r2
1a001e8a:	eb69 0503 	sbc.w	r5, r9, r3
1a001e8e:	3801      	subs	r0, #1
1a001e90:	e7e4      	b.n	1a001e5c <__udivmoddi4+0x284>
1a001e92:	4628      	mov	r0, r5
1a001e94:	e7d7      	b.n	1a001e46 <__udivmoddi4+0x26e>
1a001e96:	4640      	mov	r0, r8
1a001e98:	e791      	b.n	1a001dbe <__udivmoddi4+0x1e6>
1a001e9a:	4681      	mov	r9, r0
1a001e9c:	e7be      	b.n	1a001e1c <__udivmoddi4+0x244>
1a001e9e:	4601      	mov	r1, r0
1a001ea0:	e778      	b.n	1a001d94 <__udivmoddi4+0x1bc>
1a001ea2:	3802      	subs	r0, #2
1a001ea4:	443c      	add	r4, r7
1a001ea6:	e745      	b.n	1a001d34 <__udivmoddi4+0x15c>
1a001ea8:	4608      	mov	r0, r1
1a001eaa:	e708      	b.n	1a001cbe <__udivmoddi4+0xe6>
1a001eac:	f1a8 0802 	sub.w	r8, r8, #2
1a001eb0:	443d      	add	r5, r7
1a001eb2:	e72b      	b.n	1a001d0c <__udivmoddi4+0x134>

1a001eb4 <__aeabi_idiv0>:
1a001eb4:	4770      	bx	lr
1a001eb6:	bf00      	nop

1a001eb8 <__libc_init_array>:
1a001eb8:	b570      	push	{r4, r5, r6, lr}
1a001eba:	4e0f      	ldr	r6, [pc, #60]	; (1a001ef8 <__libc_init_array+0x40>)
1a001ebc:	4d0f      	ldr	r5, [pc, #60]	; (1a001efc <__libc_init_array+0x44>)
1a001ebe:	1b76      	subs	r6, r6, r5
1a001ec0:	10b6      	asrs	r6, r6, #2
1a001ec2:	bf18      	it	ne
1a001ec4:	2400      	movne	r4, #0
1a001ec6:	d005      	beq.n	1a001ed4 <__libc_init_array+0x1c>
1a001ec8:	3401      	adds	r4, #1
1a001eca:	f855 3b04 	ldr.w	r3, [r5], #4
1a001ece:	4798      	blx	r3
1a001ed0:	42a6      	cmp	r6, r4
1a001ed2:	d1f9      	bne.n	1a001ec8 <__libc_init_array+0x10>
1a001ed4:	4e0a      	ldr	r6, [pc, #40]	; (1a001f00 <__libc_init_array+0x48>)
1a001ed6:	4d0b      	ldr	r5, [pc, #44]	; (1a001f04 <__libc_init_array+0x4c>)
1a001ed8:	1b76      	subs	r6, r6, r5
1a001eda:	f7fe ff28 	bl	1a000d2e <_init>
1a001ede:	10b6      	asrs	r6, r6, #2
1a001ee0:	bf18      	it	ne
1a001ee2:	2400      	movne	r4, #0
1a001ee4:	d006      	beq.n	1a001ef4 <__libc_init_array+0x3c>
1a001ee6:	3401      	adds	r4, #1
1a001ee8:	f855 3b04 	ldr.w	r3, [r5], #4
1a001eec:	4798      	blx	r3
1a001eee:	42a6      	cmp	r6, r4
1a001ef0:	d1f9      	bne.n	1a001ee6 <__libc_init_array+0x2e>
1a001ef2:	bd70      	pop	{r4, r5, r6, pc}
1a001ef4:	bd70      	pop	{r4, r5, r6, pc}
1a001ef6:	bf00      	nop
1a001ef8:	1a0027e4 	.word	0x1a0027e4
1a001efc:	1a0027e4 	.word	0x1a0027e4
1a001f00:	1a0027e8 	.word	0x1a0027e8
1a001f04:	1a0027e4 	.word	0x1a0027e4

1a001f08 <malloc>:
1a001f08:	4b02      	ldr	r3, [pc, #8]	; (1a001f14 <malloc+0xc>)
1a001f0a:	4601      	mov	r1, r0
1a001f0c:	6818      	ldr	r0, [r3, #0]
1a001f0e:	f000 b8a1 	b.w	1a002054 <_malloc_r>
1a001f12:	bf00      	nop
1a001f14:	1000003c 	.word	0x1000003c

1a001f18 <free>:
1a001f18:	4b02      	ldr	r3, [pc, #8]	; (1a001f24 <free+0xc>)
1a001f1a:	4601      	mov	r1, r0
1a001f1c:	6818      	ldr	r0, [r3, #0]
1a001f1e:	f000 b851 	b.w	1a001fc4 <_free_r>
1a001f22:	bf00      	nop
1a001f24:	1000003c 	.word	0x1000003c

1a001f28 <memset>:
1a001f28:	b470      	push	{r4, r5, r6}
1a001f2a:	0786      	lsls	r6, r0, #30
1a001f2c:	d046      	beq.n	1a001fbc <memset+0x94>
1a001f2e:	1e54      	subs	r4, r2, #1
1a001f30:	2a00      	cmp	r2, #0
1a001f32:	d041      	beq.n	1a001fb8 <memset+0x90>
1a001f34:	b2ca      	uxtb	r2, r1
1a001f36:	4603      	mov	r3, r0
1a001f38:	e002      	b.n	1a001f40 <memset+0x18>
1a001f3a:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
1a001f3e:	d33b      	bcc.n	1a001fb8 <memset+0x90>
1a001f40:	f803 2b01 	strb.w	r2, [r3], #1
1a001f44:	079d      	lsls	r5, r3, #30
1a001f46:	d1f8      	bne.n	1a001f3a <memset+0x12>
1a001f48:	2c03      	cmp	r4, #3
1a001f4a:	d92e      	bls.n	1a001faa <memset+0x82>
1a001f4c:	b2cd      	uxtb	r5, r1
1a001f4e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a001f52:	2c0f      	cmp	r4, #15
1a001f54:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a001f58:	d919      	bls.n	1a001f8e <memset+0x66>
1a001f5a:	f103 0210 	add.w	r2, r3, #16
1a001f5e:	4626      	mov	r6, r4
1a001f60:	3e10      	subs	r6, #16
1a001f62:	2e0f      	cmp	r6, #15
1a001f64:	f842 5c10 	str.w	r5, [r2, #-16]
1a001f68:	f842 5c0c 	str.w	r5, [r2, #-12]
1a001f6c:	f842 5c08 	str.w	r5, [r2, #-8]
1a001f70:	f842 5c04 	str.w	r5, [r2, #-4]
1a001f74:	f102 0210 	add.w	r2, r2, #16
1a001f78:	d8f2      	bhi.n	1a001f60 <memset+0x38>
1a001f7a:	f1a4 0210 	sub.w	r2, r4, #16
1a001f7e:	f022 020f 	bic.w	r2, r2, #15
1a001f82:	f004 040f 	and.w	r4, r4, #15
1a001f86:	3210      	adds	r2, #16
1a001f88:	2c03      	cmp	r4, #3
1a001f8a:	4413      	add	r3, r2
1a001f8c:	d90d      	bls.n	1a001faa <memset+0x82>
1a001f8e:	461e      	mov	r6, r3
1a001f90:	4622      	mov	r2, r4
1a001f92:	3a04      	subs	r2, #4
1a001f94:	2a03      	cmp	r2, #3
1a001f96:	f846 5b04 	str.w	r5, [r6], #4
1a001f9a:	d8fa      	bhi.n	1a001f92 <memset+0x6a>
1a001f9c:	1f22      	subs	r2, r4, #4
1a001f9e:	f022 0203 	bic.w	r2, r2, #3
1a001fa2:	3204      	adds	r2, #4
1a001fa4:	4413      	add	r3, r2
1a001fa6:	f004 0403 	and.w	r4, r4, #3
1a001faa:	b12c      	cbz	r4, 1a001fb8 <memset+0x90>
1a001fac:	b2c9      	uxtb	r1, r1
1a001fae:	441c      	add	r4, r3
1a001fb0:	f803 1b01 	strb.w	r1, [r3], #1
1a001fb4:	429c      	cmp	r4, r3
1a001fb6:	d1fb      	bne.n	1a001fb0 <memset+0x88>
1a001fb8:	bc70      	pop	{r4, r5, r6}
1a001fba:	4770      	bx	lr
1a001fbc:	4614      	mov	r4, r2
1a001fbe:	4603      	mov	r3, r0
1a001fc0:	e7c2      	b.n	1a001f48 <memset+0x20>
1a001fc2:	bf00      	nop

1a001fc4 <_free_r>:
1a001fc4:	b191      	cbz	r1, 1a001fec <_free_r+0x28>
1a001fc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a001fca:	3904      	subs	r1, #4
1a001fcc:	2b00      	cmp	r3, #0
1a001fce:	bfb8      	it	lt
1a001fd0:	18c9      	addlt	r1, r1, r3
1a001fd2:	4b1f      	ldr	r3, [pc, #124]	; (1a002050 <_free_r+0x8c>)
1a001fd4:	681a      	ldr	r2, [r3, #0]
1a001fd6:	b1fa      	cbz	r2, 1a002018 <_free_r+0x54>
1a001fd8:	428a      	cmp	r2, r1
1a001fda:	b430      	push	{r4, r5}
1a001fdc:	d90a      	bls.n	1a001ff4 <_free_r+0x30>
1a001fde:	6808      	ldr	r0, [r1, #0]
1a001fe0:	180c      	adds	r4, r1, r0
1a001fe2:	42a2      	cmp	r2, r4
1a001fe4:	d026      	beq.n	1a002034 <_free_r+0x70>
1a001fe6:	604a      	str	r2, [r1, #4]
1a001fe8:	6019      	str	r1, [r3, #0]
1a001fea:	bc30      	pop	{r4, r5}
1a001fec:	4770      	bx	lr
1a001fee:	428b      	cmp	r3, r1
1a001ff0:	d803      	bhi.n	1a001ffa <_free_r+0x36>
1a001ff2:	461a      	mov	r2, r3
1a001ff4:	6853      	ldr	r3, [r2, #4]
1a001ff6:	2b00      	cmp	r3, #0
1a001ff8:	d1f9      	bne.n	1a001fee <_free_r+0x2a>
1a001ffa:	6814      	ldr	r4, [r2, #0]
1a001ffc:	1915      	adds	r5, r2, r4
1a001ffe:	428d      	cmp	r5, r1
1a002000:	d00d      	beq.n	1a00201e <_free_r+0x5a>
1a002002:	d806      	bhi.n	1a002012 <_free_r+0x4e>
1a002004:	6808      	ldr	r0, [r1, #0]
1a002006:	180c      	adds	r4, r1, r0
1a002008:	429c      	cmp	r4, r3
1a00200a:	d019      	beq.n	1a002040 <_free_r+0x7c>
1a00200c:	604b      	str	r3, [r1, #4]
1a00200e:	6051      	str	r1, [r2, #4]
1a002010:	e7eb      	b.n	1a001fea <_free_r+0x26>
1a002012:	230c      	movs	r3, #12
1a002014:	6003      	str	r3, [r0, #0]
1a002016:	e7e8      	b.n	1a001fea <_free_r+0x26>
1a002018:	604a      	str	r2, [r1, #4]
1a00201a:	6019      	str	r1, [r3, #0]
1a00201c:	4770      	bx	lr
1a00201e:	6809      	ldr	r1, [r1, #0]
1a002020:	440c      	add	r4, r1
1a002022:	1911      	adds	r1, r2, r4
1a002024:	4299      	cmp	r1, r3
1a002026:	6014      	str	r4, [r2, #0]
1a002028:	d1df      	bne.n	1a001fea <_free_r+0x26>
1a00202a:	cb0a      	ldmia	r3, {r1, r3}
1a00202c:	440c      	add	r4, r1
1a00202e:	6053      	str	r3, [r2, #4]
1a002030:	6014      	str	r4, [r2, #0]
1a002032:	e7da      	b.n	1a001fea <_free_r+0x26>
1a002034:	6814      	ldr	r4, [r2, #0]
1a002036:	6852      	ldr	r2, [r2, #4]
1a002038:	604a      	str	r2, [r1, #4]
1a00203a:	4420      	add	r0, r4
1a00203c:	6008      	str	r0, [r1, #0]
1a00203e:	e7d3      	b.n	1a001fe8 <_free_r+0x24>
1a002040:	681c      	ldr	r4, [r3, #0]
1a002042:	685b      	ldr	r3, [r3, #4]
1a002044:	604b      	str	r3, [r1, #4]
1a002046:	4420      	add	r0, r4
1a002048:	6008      	str	r0, [r1, #0]
1a00204a:	6051      	str	r1, [r2, #4]
1a00204c:	e7cd      	b.n	1a001fea <_free_r+0x26>
1a00204e:	bf00      	nop
1a002050:	100000c4 	.word	0x100000c4

1a002054 <_malloc_r>:
1a002054:	b570      	push	{r4, r5, r6, lr}
1a002056:	1ccc      	adds	r4, r1, #3
1a002058:	f024 0403 	bic.w	r4, r4, #3
1a00205c:	3408      	adds	r4, #8
1a00205e:	2c0c      	cmp	r4, #12
1a002060:	bf38      	it	cc
1a002062:	240c      	movcc	r4, #12
1a002064:	2c00      	cmp	r4, #0
1a002066:	4606      	mov	r6, r0
1a002068:	db3b      	blt.n	1a0020e2 <_malloc_r+0x8e>
1a00206a:	42a1      	cmp	r1, r4
1a00206c:	d839      	bhi.n	1a0020e2 <_malloc_r+0x8e>
1a00206e:	4d27      	ldr	r5, [pc, #156]	; (1a00210c <_malloc_r+0xb8>)
1a002070:	6829      	ldr	r1, [r5, #0]
1a002072:	b151      	cbz	r1, 1a00208a <_malloc_r+0x36>
1a002074:	680a      	ldr	r2, [r1, #0]
1a002076:	1b12      	subs	r2, r2, r4
1a002078:	d404      	bmi.n	1a002084 <_malloc_r+0x30>
1a00207a:	e036      	b.n	1a0020ea <_malloc_r+0x96>
1a00207c:	681a      	ldr	r2, [r3, #0]
1a00207e:	1b12      	subs	r2, r2, r4
1a002080:	d51a      	bpl.n	1a0020b8 <_malloc_r+0x64>
1a002082:	4619      	mov	r1, r3
1a002084:	684b      	ldr	r3, [r1, #4]
1a002086:	2b00      	cmp	r3, #0
1a002088:	d1f8      	bne.n	1a00207c <_malloc_r+0x28>
1a00208a:	6869      	ldr	r1, [r5, #4]
1a00208c:	2900      	cmp	r1, #0
1a00208e:	d037      	beq.n	1a002100 <_malloc_r+0xac>
1a002090:	4621      	mov	r1, r4
1a002092:	4630      	mov	r0, r6
1a002094:	f7fe fe4c 	bl	1a000d30 <_sbrk_r>
1a002098:	1c43      	adds	r3, r0, #1
1a00209a:	d022      	beq.n	1a0020e2 <_malloc_r+0x8e>
1a00209c:	1cc3      	adds	r3, r0, #3
1a00209e:	f023 0503 	bic.w	r5, r3, #3
1a0020a2:	42a8      	cmp	r0, r5
1a0020a4:	d005      	beq.n	1a0020b2 <_malloc_r+0x5e>
1a0020a6:	1a29      	subs	r1, r5, r0
1a0020a8:	4630      	mov	r0, r6
1a0020aa:	f7fe fe41 	bl	1a000d30 <_sbrk_r>
1a0020ae:	3001      	adds	r0, #1
1a0020b0:	d017      	beq.n	1a0020e2 <_malloc_r+0x8e>
1a0020b2:	602c      	str	r4, [r5, #0]
1a0020b4:	462b      	mov	r3, r5
1a0020b6:	e004      	b.n	1a0020c2 <_malloc_r+0x6e>
1a0020b8:	2a0b      	cmp	r2, #11
1a0020ba:	d90d      	bls.n	1a0020d8 <_malloc_r+0x84>
1a0020bc:	601a      	str	r2, [r3, #0]
1a0020be:	4413      	add	r3, r2
1a0020c0:	601c      	str	r4, [r3, #0]
1a0020c2:	f103 000b 	add.w	r0, r3, #11
1a0020c6:	f020 0007 	bic.w	r0, r0, #7
1a0020ca:	1d1a      	adds	r2, r3, #4
1a0020cc:	1a82      	subs	r2, r0, r2
1a0020ce:	d002      	beq.n	1a0020d6 <_malloc_r+0x82>
1a0020d0:	4251      	negs	r1, r2
1a0020d2:	5099      	str	r1, [r3, r2]
1a0020d4:	bd70      	pop	{r4, r5, r6, pc}
1a0020d6:	bd70      	pop	{r4, r5, r6, pc}
1a0020d8:	428b      	cmp	r3, r1
1a0020da:	d00e      	beq.n	1a0020fa <_malloc_r+0xa6>
1a0020dc:	685a      	ldr	r2, [r3, #4]
1a0020de:	604a      	str	r2, [r1, #4]
1a0020e0:	e7ef      	b.n	1a0020c2 <_malloc_r+0x6e>
1a0020e2:	230c      	movs	r3, #12
1a0020e4:	6033      	str	r3, [r6, #0]
1a0020e6:	2000      	movs	r0, #0
1a0020e8:	bd70      	pop	{r4, r5, r6, pc}
1a0020ea:	2a0b      	cmp	r2, #11
1a0020ec:	d803      	bhi.n	1a0020f6 <_malloc_r+0xa2>
1a0020ee:	684a      	ldr	r2, [r1, #4]
1a0020f0:	460b      	mov	r3, r1
1a0020f2:	602a      	str	r2, [r5, #0]
1a0020f4:	e7e5      	b.n	1a0020c2 <_malloc_r+0x6e>
1a0020f6:	460b      	mov	r3, r1
1a0020f8:	e7e0      	b.n	1a0020bc <_malloc_r+0x68>
1a0020fa:	460a      	mov	r2, r1
1a0020fc:	460b      	mov	r3, r1
1a0020fe:	e7f8      	b.n	1a0020f2 <_malloc_r+0x9e>
1a002100:	4630      	mov	r0, r6
1a002102:	f7fe fe15 	bl	1a000d30 <_sbrk_r>
1a002106:	6068      	str	r0, [r5, #4]
1a002108:	e7c2      	b.n	1a002090 <_malloc_r+0x3c>
1a00210a:	bf00      	nop
1a00210c:	100000c4 	.word	0x100000c4
1a002110:	ffffffff 	.word	0xffffffff
1a002114:	ffffffff 	.word	0xffffffff
1a002118:	ffffffff 	.word	0xffffffff
1a00211c:	ffffffff 	.word	0xffffffff
1a002120:	eba2 0003 	sub.w	r0, r2, r3
1a002124:	4770      	bx	lr
1a002126:	bf00      	nop

1a002128 <strcmp>:
1a002128:	7802      	ldrb	r2, [r0, #0]
1a00212a:	780b      	ldrb	r3, [r1, #0]
1a00212c:	2a01      	cmp	r2, #1
1a00212e:	bf28      	it	cs
1a002130:	429a      	cmpcs	r2, r3
1a002132:	d1f5      	bne.n	1a002120 <_malloc_r+0xcc>
1a002134:	e96d 4504 	strd	r4, r5, [sp, #-16]!
1a002138:	ea40 0401 	orr.w	r4, r0, r1
1a00213c:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a002140:	f06f 0c00 	mvn.w	ip, #0
1a002144:	ea4f 7244 	mov.w	r2, r4, lsl #29
1a002148:	b312      	cbz	r2, 1a002190 <strcmp+0x68>
1a00214a:	ea80 0401 	eor.w	r4, r0, r1
1a00214e:	f014 0f07 	tst.w	r4, #7
1a002152:	d16a      	bne.n	1a00222a <strcmp+0x102>
1a002154:	f000 0407 	and.w	r4, r0, #7
1a002158:	f020 0007 	bic.w	r0, r0, #7
1a00215c:	f004 0503 	and.w	r5, r4, #3
1a002160:	f021 0107 	bic.w	r1, r1, #7
1a002164:	ea4f 05c5 	mov.w	r5, r5, lsl #3
1a002168:	e8f0 2304 	ldrd	r2, r3, [r0], #16
1a00216c:	f014 0f04 	tst.w	r4, #4
1a002170:	e8f1 6704 	ldrd	r6, r7, [r1], #16
1a002174:	fa0c f405 	lsl.w	r4, ip, r5
1a002178:	ea62 0204 	orn	r2, r2, r4
1a00217c:	ea66 0604 	orn	r6, r6, r4
1a002180:	d00a      	beq.n	1a002198 <strcmp+0x70>
1a002182:	ea63 0304 	orn	r3, r3, r4
1a002186:	4662      	mov	r2, ip
1a002188:	ea67 0704 	orn	r7, r7, r4
1a00218c:	4666      	mov	r6, ip
1a00218e:	e003      	b.n	1a002198 <strcmp+0x70>
1a002190:	e8f0 2304 	ldrd	r2, r3, [r0], #16
1a002194:	e8f1 6704 	ldrd	r6, r7, [r1], #16
1a002198:	fa82 f54c 	uadd8	r5, r2, ip
1a00219c:	ea82 0406 	eor.w	r4, r2, r6
1a0021a0:	faa4 f48c 	sel	r4, r4, ip
1a0021a4:	bb6c      	cbnz	r4, 1a002202 <strcmp+0xda>
1a0021a6:	fa83 f54c 	uadd8	r5, r3, ip
1a0021aa:	ea83 0507 	eor.w	r5, r3, r7
1a0021ae:	faa5 f58c 	sel	r5, r5, ip
1a0021b2:	b995      	cbnz	r5, 1a0021da <strcmp+0xb2>
1a0021b4:	e950 2302 	ldrd	r2, r3, [r0, #-8]
1a0021b8:	e951 6702 	ldrd	r6, r7, [r1, #-8]
1a0021bc:	fa82 f54c 	uadd8	r5, r2, ip
1a0021c0:	ea82 0406 	eor.w	r4, r2, r6
1a0021c4:	faa4 f48c 	sel	r4, r4, ip
1a0021c8:	fa83 f54c 	uadd8	r5, r3, ip
1a0021cc:	ea83 0507 	eor.w	r5, r3, r7
1a0021d0:	faa5 f58c 	sel	r5, r5, ip
1a0021d4:	4325      	orrs	r5, r4
1a0021d6:	d0db      	beq.n	1a002190 <strcmp+0x68>
1a0021d8:	b99c      	cbnz	r4, 1a002202 <strcmp+0xda>
1a0021da:	ba2d      	rev	r5, r5
1a0021dc:	fab5 f485 	clz	r4, r5
1a0021e0:	f024 0407 	bic.w	r4, r4, #7
1a0021e4:	fa27 f104 	lsr.w	r1, r7, r4
1a0021e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
1a0021ec:	fa23 f304 	lsr.w	r3, r3, r4
1a0021f0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
1a0021f4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0021f8:	e8fd 4504 	ldrd	r4, r5, [sp], #16
1a0021fc:	eba0 0001 	sub.w	r0, r0, r1
1a002200:	4770      	bx	lr
1a002202:	ba24      	rev	r4, r4
1a002204:	fab4 f484 	clz	r4, r4
1a002208:	f024 0407 	bic.w	r4, r4, #7
1a00220c:	fa26 f104 	lsr.w	r1, r6, r4
1a002210:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
1a002214:	fa22 f204 	lsr.w	r2, r2, r4
1a002218:	f002 00ff 	and.w	r0, r2, #255	; 0xff
1a00221c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a002220:	e8fd 4504 	ldrd	r4, r5, [sp], #16
1a002224:	eba0 0001 	sub.w	r0, r0, r1
1a002228:	4770      	bx	lr
1a00222a:	f014 0f03 	tst.w	r4, #3
1a00222e:	d13c      	bne.n	1a0022aa <strcmp+0x182>
1a002230:	f010 0403 	ands.w	r4, r0, #3
1a002234:	d128      	bne.n	1a002288 <strcmp+0x160>
1a002236:	f850 2b08 	ldr.w	r2, [r0], #8
1a00223a:	f851 3b08 	ldr.w	r3, [r1], #8
1a00223e:	fa82 f54c 	uadd8	r5, r2, ip
1a002242:	ea82 0503 	eor.w	r5, r2, r3
1a002246:	faa5 f58c 	sel	r5, r5, ip
1a00224a:	b95d      	cbnz	r5, 1a002264 <strcmp+0x13c>
1a00224c:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a002250:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a002254:	fa82 f54c 	uadd8	r5, r2, ip
1a002258:	ea82 0503 	eor.w	r5, r2, r3
1a00225c:	faa5 f58c 	sel	r5, r5, ip
1a002260:	2d00      	cmp	r5, #0
1a002262:	d0e8      	beq.n	1a002236 <strcmp+0x10e>
1a002264:	ba2d      	rev	r5, r5
1a002266:	fab5 f485 	clz	r4, r5
1a00226a:	f024 0407 	bic.w	r4, r4, #7
1a00226e:	fa23 f104 	lsr.w	r1, r3, r4
1a002272:	fa22 f204 	lsr.w	r2, r2, r4
1a002276:	f002 00ff 	and.w	r0, r2, #255	; 0xff
1a00227a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00227e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
1a002282:	eba0 0001 	sub.w	r0, r0, r1
1a002286:	4770      	bx	lr
1a002288:	ea4f 04c4 	mov.w	r4, r4, lsl #3
1a00228c:	f020 0003 	bic.w	r0, r0, #3
1a002290:	f850 2b08 	ldr.w	r2, [r0], #8
1a002294:	f021 0103 	bic.w	r1, r1, #3
1a002298:	f851 3b08 	ldr.w	r3, [r1], #8
1a00229c:	fa0c f404 	lsl.w	r4, ip, r4
1a0022a0:	ea62 0204 	orn	r2, r2, r4
1a0022a4:	ea63 0304 	orn	r3, r3, r4
1a0022a8:	e7c9      	b.n	1a00223e <strcmp+0x116>
1a0022aa:	f010 0403 	ands.w	r4, r0, #3
1a0022ae:	d01a      	beq.n	1a0022e6 <strcmp+0x1be>
1a0022b0:	eba1 0104 	sub.w	r1, r1, r4
1a0022b4:	f020 0003 	bic.w	r0, r0, #3
1a0022b8:	07e4      	lsls	r4, r4, #31
1a0022ba:	f850 2b04 	ldr.w	r2, [r0], #4
1a0022be:	d006      	beq.n	1a0022ce <strcmp+0x1a6>
1a0022c0:	d20f      	bcs.n	1a0022e2 <strcmp+0x1ba>
1a0022c2:	788b      	ldrb	r3, [r1, #2]
1a0022c4:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
1a0022c8:	1ae4      	subs	r4, r4, r3
1a0022ca:	d106      	bne.n	1a0022da <strcmp+0x1b2>
1a0022cc:	b12b      	cbz	r3, 1a0022da <strcmp+0x1b2>
1a0022ce:	78cb      	ldrb	r3, [r1, #3]
1a0022d0:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
1a0022d4:	1ae4      	subs	r4, r4, r3
1a0022d6:	d100      	bne.n	1a0022da <strcmp+0x1b2>
1a0022d8:	b91b      	cbnz	r3, 1a0022e2 <strcmp+0x1ba>
1a0022da:	4620      	mov	r0, r4
1a0022dc:	f85d 4b10 	ldr.w	r4, [sp], #16
1a0022e0:	4770      	bx	lr
1a0022e2:	f101 0104 	add.w	r1, r1, #4
1a0022e6:	f850 2b04 	ldr.w	r2, [r0], #4
1a0022ea:	07cc      	lsls	r4, r1, #31
1a0022ec:	f021 0103 	bic.w	r1, r1, #3
1a0022f0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0022f4:	d848      	bhi.n	1a002388 <strcmp+0x260>
1a0022f6:	d224      	bcs.n	1a002342 <strcmp+0x21a>
1a0022f8:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
1a0022fc:	fa82 f54c 	uadd8	r5, r2, ip
1a002300:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
1a002304:	faa5 f58c 	sel	r5, r5, ip
1a002308:	d10a      	bne.n	1a002320 <strcmp+0x1f8>
1a00230a:	b965      	cbnz	r5, 1a002326 <strcmp+0x1fe>
1a00230c:	f851 3b04 	ldr.w	r3, [r1], #4
1a002310:	ea84 0402 	eor.w	r4, r4, r2
1a002314:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
1a002318:	d10e      	bne.n	1a002338 <strcmp+0x210>
1a00231a:	f850 2b04 	ldr.w	r2, [r0], #4
1a00231e:	e7eb      	b.n	1a0022f8 <strcmp+0x1d0>
1a002320:	ea4f 2313 	mov.w	r3, r3, lsr #8
1a002324:	e055      	b.n	1a0023d2 <strcmp+0x2aa>
1a002326:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
1a00232a:	d14d      	bne.n	1a0023c8 <strcmp+0x2a0>
1a00232c:	7808      	ldrb	r0, [r1, #0]
1a00232e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
1a002332:	f1c0 0000 	rsb	r0, r0, #0
1a002336:	4770      	bx	lr
1a002338:	ea4f 6212 	mov.w	r2, r2, lsr #24
1a00233c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
1a002340:	e047      	b.n	1a0023d2 <strcmp+0x2aa>
1a002342:	ea02 441c 	and.w	r4, r2, ip, lsr #16
1a002346:	fa82 f54c 	uadd8	r5, r2, ip
1a00234a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
1a00234e:	faa5 f58c 	sel	r5, r5, ip
1a002352:	d10a      	bne.n	1a00236a <strcmp+0x242>
1a002354:	b965      	cbnz	r5, 1a002370 <strcmp+0x248>
1a002356:	f851 3b04 	ldr.w	r3, [r1], #4
1a00235a:	ea84 0402 	eor.w	r4, r4, r2
1a00235e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
1a002362:	d10c      	bne.n	1a00237e <strcmp+0x256>
1a002364:	f850 2b04 	ldr.w	r2, [r0], #4
1a002368:	e7eb      	b.n	1a002342 <strcmp+0x21a>
1a00236a:	ea4f 4313 	mov.w	r3, r3, lsr #16
1a00236e:	e030      	b.n	1a0023d2 <strcmp+0x2aa>
1a002370:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
1a002374:	d128      	bne.n	1a0023c8 <strcmp+0x2a0>
1a002376:	880b      	ldrh	r3, [r1, #0]
1a002378:	ea4f 4212 	mov.w	r2, r2, lsr #16
1a00237c:	e029      	b.n	1a0023d2 <strcmp+0x2aa>
1a00237e:	ea4f 4212 	mov.w	r2, r2, lsr #16
1a002382:	ea03 431c 	and.w	r3, r3, ip, lsr #16
1a002386:	e024      	b.n	1a0023d2 <strcmp+0x2aa>
1a002388:	f002 04ff 	and.w	r4, r2, #255	; 0xff
1a00238c:	fa82 f54c 	uadd8	r5, r2, ip
1a002390:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
1a002394:	faa5 f58c 	sel	r5, r5, ip
1a002398:	d10a      	bne.n	1a0023b0 <strcmp+0x288>
1a00239a:	b965      	cbnz	r5, 1a0023b6 <strcmp+0x28e>
1a00239c:	f851 3b04 	ldr.w	r3, [r1], #4
1a0023a0:	ea84 0402 	eor.w	r4, r4, r2
1a0023a4:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
1a0023a8:	d109      	bne.n	1a0023be <strcmp+0x296>
1a0023aa:	f850 2b04 	ldr.w	r2, [r0], #4
1a0023ae:	e7eb      	b.n	1a002388 <strcmp+0x260>
1a0023b0:	ea4f 6313 	mov.w	r3, r3, lsr #24
1a0023b4:	e00d      	b.n	1a0023d2 <strcmp+0x2aa>
1a0023b6:	f015 0fff 	tst.w	r5, #255	; 0xff
1a0023ba:	d105      	bne.n	1a0023c8 <strcmp+0x2a0>
1a0023bc:	680b      	ldr	r3, [r1, #0]
1a0023be:	ea4f 2212 	mov.w	r2, r2, lsr #8
1a0023c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
1a0023c6:	e004      	b.n	1a0023d2 <strcmp+0x2aa>
1a0023c8:	f04f 0000 	mov.w	r0, #0
1a0023cc:	e8fd 4504 	ldrd	r4, r5, [sp], #16
1a0023d0:	4770      	bx	lr
1a0023d2:	ba12      	rev	r2, r2
1a0023d4:	ba1b      	rev	r3, r3
1a0023d6:	fa82 f44c 	uadd8	r4, r2, ip
1a0023da:	ea82 0403 	eor.w	r4, r2, r3
1a0023de:	faa4 f58c 	sel	r5, r4, ip
1a0023e2:	fab5 f485 	clz	r4, r5
1a0023e6:	fa02 f204 	lsl.w	r2, r2, r4
1a0023ea:	fa03 f304 	lsl.w	r3, r3, r4
1a0023ee:	ea4f 6012 	mov.w	r0, r2, lsr #24
1a0023f2:	e8fd 4504 	ldrd	r4, r5, [sp], #16
1a0023f6:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
1a0023fa:	4770      	bx	lr
1a0023fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a002400 <strlen>:
1a002400:	f890 f000 	pld	[r0]
1a002404:	e96d 4502 	strd	r4, r5, [sp, #-8]!
1a002408:	f020 0107 	bic.w	r1, r0, #7
1a00240c:	f06f 0c00 	mvn.w	ip, #0
1a002410:	f010 0407 	ands.w	r4, r0, #7
1a002414:	f891 f020 	pld	[r1, #32]
1a002418:	f040 8049 	bne.w	1a0024ae <strlen+0xae>
1a00241c:	f04f 0400 	mov.w	r4, #0
1a002420:	f06f 0007 	mvn.w	r0, #7
1a002424:	e9d1 2300 	ldrd	r2, r3, [r1]
1a002428:	f891 f040 	pld	[r1, #64]	; 0x40
1a00242c:	f100 0008 	add.w	r0, r0, #8
1a002430:	fa82 f24c 	uadd8	r2, r2, ip
1a002434:	faa4 f28c 	sel	r2, r4, ip
1a002438:	fa83 f34c 	uadd8	r3, r3, ip
1a00243c:	faa2 f38c 	sel	r3, r2, ip
1a002440:	bb4b      	cbnz	r3, 1a002496 <strlen+0x96>
1a002442:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
1a002446:	fa82 f24c 	uadd8	r2, r2, ip
1a00244a:	f100 0008 	add.w	r0, r0, #8
1a00244e:	faa4 f28c 	sel	r2, r4, ip
1a002452:	fa83 f34c 	uadd8	r3, r3, ip
1a002456:	faa2 f38c 	sel	r3, r2, ip
1a00245a:	b9e3      	cbnz	r3, 1a002496 <strlen+0x96>
1a00245c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
1a002460:	fa82 f24c 	uadd8	r2, r2, ip
1a002464:	f100 0008 	add.w	r0, r0, #8
1a002468:	faa4 f28c 	sel	r2, r4, ip
1a00246c:	fa83 f34c 	uadd8	r3, r3, ip
1a002470:	faa2 f38c 	sel	r3, r2, ip
1a002474:	b97b      	cbnz	r3, 1a002496 <strlen+0x96>
1a002476:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
1a00247a:	f101 0120 	add.w	r1, r1, #32
1a00247e:	fa82 f24c 	uadd8	r2, r2, ip
1a002482:	f100 0008 	add.w	r0, r0, #8
1a002486:	faa4 f28c 	sel	r2, r4, ip
1a00248a:	fa83 f34c 	uadd8	r3, r3, ip
1a00248e:	faa2 f38c 	sel	r3, r2, ip
1a002492:	2b00      	cmp	r3, #0
1a002494:	d0c6      	beq.n	1a002424 <strlen+0x24>
1a002496:	2a00      	cmp	r2, #0
1a002498:	bf04      	itt	eq
1a00249a:	3004      	addeq	r0, #4
1a00249c:	461a      	moveq	r2, r3
1a00249e:	ba12      	rev	r2, r2
1a0024a0:	fab2 f282 	clz	r2, r2
1a0024a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
1a0024a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
1a0024ac:	4770      	bx	lr
1a0024ae:	e9d1 2300 	ldrd	r2, r3, [r1]
1a0024b2:	f004 0503 	and.w	r5, r4, #3
1a0024b6:	f1c4 0000 	rsb	r0, r4, #0
1a0024ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
1a0024be:	f014 0f04 	tst.w	r4, #4
1a0024c2:	f891 f040 	pld	[r1, #64]	; 0x40
1a0024c6:	fa0c f505 	lsl.w	r5, ip, r5
1a0024ca:	ea62 0205 	orn	r2, r2, r5
1a0024ce:	bf1c      	itt	ne
1a0024d0:	ea63 0305 	ornne	r3, r3, r5
1a0024d4:	4662      	movne	r2, ip
1a0024d6:	f04f 0400 	mov.w	r4, #0
1a0024da:	e7a9      	b.n	1a002430 <strlen+0x30>
1a0024dc:	6f4d202a 	.word	0x6f4d202a
1a0024e0:	63206f64 	.word	0x63206f64
1a0024e4:	6f736e6f 	.word	0x6f736e6f
1a0024e8:	2a20616c 	.word	0x2a20616c
1a0024ec:	00000a0d 	.word	0x00000a0d
1a0024f0:	522b5441 	.word	0x522b5441
1a0024f4:	54455345 	.word	0x54455345
1a0024f8:	ff000a0d 	.word	0xff000a0d
1a0024fc:	5245564f 	.word	0x5245564f
1a002500:	204e5552 	.word	0x204e5552
1a002504:	4f525245 	.word	0x4f525245
1a002508:	000a0d52 	.word	0x000a0d52
1a00250c:	49524150 	.word	0x49524150
1a002510:	45205954 	.word	0x45205954
1a002514:	524f5252 	.word	0x524f5252
1a002518:	00000a0d 	.word	0x00000a0d
1a00251c:	4d415246 	.word	0x4d415246
1a002520:	20474e49 	.word	0x20474e49
1a002524:	4f525245 	.word	0x4f525245
1a002528:	000a0d52 	.word	0x000a0d52
1a00252c:	4f525245 	.word	0x4f525245
1a002530:	4e492052 	.word	0x4e492052
1a002534:	20585220 	.word	0x20585220
1a002538:	4f464946 	.word	0x4f464946
1a00253c:	00000a0d 	.word	0x00000a0d
1a002540:	4f525245 	.word	0x4f525245
1a002544:	4e492052 	.word	0x4e492052
1a002548:	41525420 	.word	0x41525420
1a00254c:	494d534e 	.word	0x494d534e
1a002550:	44455454 	.word	0x44455454
1a002554:	41484320 	.word	0x41484320
1a002558:	54434152 	.word	0x54434152
1a00255c:	0a0d5245 	.word	0x0a0d5245
1a002560:	ffffff00 	.word	0xffffff00

1a002564 <ExtRateIn>:
1a002564:	00000000                                ....

1a002568 <GpioButtons>:
1a002568:	08000400 09010900                       ........

1a002570 <GpioLeds>:
1a002570:	01050005 0e000205 0c010b01              ............

1a00257c <GpioPorts>:
1a00257c:	03030003 0f050403 05031005 07030603     ................
1a00258c:	ffff0802                                ....

1a002590 <OscRateIn>:
1a002590:	00b71b00                                ....

1a002594 <InitClkStates>:
1a002594:	01010f01                                ....

1a002598 <pinmuxing>:
1a002598:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a0025a8:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a0025b8:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a0025c8:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0025d8:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0025e8:	00d50301 00d50401 00160107 00560207     ..............V.
1a0025f8:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a002608:	00570206                                ..W.

1a00260c <UART_BClock>:
1a00260c:	01a201c2 01620182                       ......b.

1a002614 <UART_PClock>:
1a002614:	00820081 00a200a1 08040201 0f0f0f03     ................
1a002624:	ffff00ff                                ....

1a002628 <periph_to_base>:
1a002628:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a002638:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a002648:	000100e0 01000100 01200003 00060120     .......... . ...
1a002658:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a002668:	01820013 00120182 01a201a2 01c20011     ................
1a002678:	001001c2 01e201e2 0202000f 000e0202     ................
1a002688:	02220222 0223000d 001c0223              "."...#.#...

1a002694 <InitClkStates>:
1a002694:	00010100 00010909 0001090a 01010701     ................
1a0026a4:	00010902 00010906 0101090c 0001090d     ................
1a0026b4:	0001090e 0001090f 00010910 00010911     ................
1a0026c4:	00010912 00010913 00011114 00011119     ................
1a0026d4:	0001111a 0001111b                       ........

1a0026dc <_ctype_>:
1a0026dc:	20202000 20202020 28282020 20282828     .         ((((( 
1a0026ec:	20202020 20202020 20202020 20202020                     
1a0026fc:	10108820 10101010 10101010 10101010      ...............
1a00270c:	04040410 04040404 10040404 10101010     ................
1a00271c:	41411010 41414141 01010101 01010101     ..AAAAAA........
1a00272c:	01010101 01010101 01010101 10101010     ................
1a00273c:	42421010 42424242 02020202 02020202     ..BBBBBB........
1a00274c:	02020202 02020202 02020202 10101010     ................
1a00275c:	00000020 00000000 00000000 00000000      ...............
	...
1a0027dc:	ffffff00 00000043                       ....C...
