#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f9c791ba30 .scope module, "or8_test" "or8_test" 2 4;
 .timescale -9 -9;
v000001f9c7a62d50_0 .var "d0", 0 0;
v000001f9c7a628f0_0 .var "d1", 0 0;
v000001f9c7a62c10_0 .var "d2", 0 0;
v000001f9c7a63390_0 .var "d3", 0 0;
v000001f9c7a637f0_0 .var "d4", 0 0;
v000001f9c7a63750_0 .var "d5", 0 0;
v000001f9c7a631b0_0 .var "d6", 0 0;
v000001f9c7a62b70_0 .var "d7", 0 0;
v000001f9c7a63430_0 .net "out", 0 0, L_000001f9c7a54820;  1 drivers
S_000001f9c791c530 .scope module, "dd0" "or8" 2 17, 3 2 0, S_000001f9c791ba30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /OUTPUT 1 "out";
L_000001f9c7a54a50 .functor OR 1, v000001f9c7a62d50_0, v000001f9c7a628f0_0, C4<0>, C4<0>;
L_000001f9c7a54970 .functor OR 1, L_000001f9c7a54a50, v000001f9c7a62c10_0, C4<0>, C4<0>;
L_000001f9c7a549e0 .functor OR 1, L_000001f9c7a54970, v000001f9c7a63390_0, C4<0>, C4<0>;
L_000001f9c7a546d0 .functor OR 1, L_000001f9c7a549e0, v000001f9c7a637f0_0, C4<0>, C4<0>;
L_000001f9c7a547b0 .functor OR 1, L_000001f9c7a546d0, v000001f9c7a63750_0, C4<0>, C4<0>;
L_000001f9c7a54ac0 .functor OR 1, L_000001f9c7a547b0, v000001f9c7a631b0_0, C4<0>, C4<0>;
L_000001f9c7a54820 .functor OR 1, L_000001f9c7a54ac0, v000001f9c7a62b70_0, C4<0>, C4<0>;
v000001f9c791bc60_0 .net *"_ivl_0", 0 0, L_000001f9c7a54a50;  1 drivers
v000001f9c7916d30_0 .net *"_ivl_10", 0 0, L_000001f9c7a54ac0;  1 drivers
v000001f9c791c6c0_0 .net *"_ivl_2", 0 0, L_000001f9c7a54970;  1 drivers
v000001f9c791c760_0 .net *"_ivl_4", 0 0, L_000001f9c7a549e0;  1 drivers
v000001f9c791c800_0 .net *"_ivl_6", 0 0, L_000001f9c7a546d0;  1 drivers
v000001f9c791c8a0_0 .net *"_ivl_8", 0 0, L_000001f9c7a547b0;  1 drivers
v000001f9c7a636b0_0 .net "d0", 0 0, v000001f9c7a62d50_0;  1 drivers
v000001f9c7a62e90_0 .net "d1", 0 0, v000001f9c7a628f0_0;  1 drivers
v000001f9c7a63610_0 .net "d2", 0 0, v000001f9c7a62c10_0;  1 drivers
v000001f9c7a63110_0 .net "d3", 0 0, v000001f9c7a63390_0;  1 drivers
v000001f9c7a62a30_0 .net "d4", 0 0, v000001f9c7a637f0_0;  1 drivers
v000001f9c7a62ad0_0 .net "d5", 0 0, v000001f9c7a63750_0;  1 drivers
v000001f9c7a62f30_0 .net "d6", 0 0, v000001f9c7a631b0_0;  1 drivers
v000001f9c7a62fd0_0 .net "d7", 0 0, v000001f9c7a62b70_0;  1 drivers
v000001f9c7a63070_0 .net "out", 0 0, L_000001f9c7a54820;  alias, 1 drivers
    .scope S_000001f9c791ba30;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9c7a62d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9c7a628f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9c7a62c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9c7a63390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9c7a637f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9c7a63750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9c7a631b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9c7a62b70_0, 0;
    %end;
    .thread T_0;
    .scope S_000001f9c791ba30;
T_1 ;
    %delay 12, 0;
    %load/vec4 v000001f9c7a62d50_0;
    %inv;
    %store/vec4 v000001f9c7a62d50_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f9c791ba30;
T_2 ;
    %delay 11, 0;
    %load/vec4 v000001f9c7a628f0_0;
    %inv;
    %store/vec4 v000001f9c7a628f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f9c791ba30;
T_3 ;
    %delay 10, 0;
    %load/vec4 v000001f9c7a62c10_0;
    %inv;
    %store/vec4 v000001f9c7a62c10_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f9c791ba30;
T_4 ;
    %delay 9, 0;
    %load/vec4 v000001f9c7a63390_0;
    %inv;
    %store/vec4 v000001f9c7a63390_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f9c791ba30;
T_5 ;
    %delay 8, 0;
    %load/vec4 v000001f9c7a637f0_0;
    %inv;
    %store/vec4 v000001f9c7a637f0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f9c791ba30;
T_6 ;
    %delay 7, 0;
    %load/vec4 v000001f9c7a63750_0;
    %inv;
    %store/vec4 v000001f9c7a63750_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f9c791ba30;
T_7 ;
    %delay 4, 0;
    %load/vec4 v000001f9c7a631b0_0;
    %inv;
    %store/vec4 v000001f9c7a631b0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f9c791ba30;
T_8 ;
    %delay 2, 0;
    %load/vec4 v000001f9c7a62b70_0;
    %inv;
    %store/vec4 v000001f9c7a62b70_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f9c791ba30;
T_9 ;
    %vpi_call 2 27 "$dumpfile", "or8_test.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %vpi_call 2 29 "$display", "test complete" {0 0 0};
    %delay 200, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "or8_test.v";
    "./or8.v";
