\hypertarget{intdev_8hh}{
\section{dev/x86/intdev.hh}
\label{intdev_8hh}\index{dev/x86/intdev.hh@{dev/x86/intdev.hh}}
}
{\ttfamily \#include $<$cassert$>$}\par
{\ttfamily \#include $<$list$>$}\par
{\ttfamily \#include $<$string$>$}\par
{\ttfamily \#include \char`\"{}arch/x86/intmessage.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/x86\_\-traits.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/mem\_\-object.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/mport.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/X86IntLine.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/X86IntSinkPin.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/X86IntSourcePin.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/sim\_\-object.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classX86ISA_1_1IntDevice}{IntDevice}
\item 
class \hyperlink{classX86ISA_1_1IntDevice_1_1IntSlavePort}{IntSlavePort}
\item 
class \hyperlink{classX86ISA_1_1IntDevice_1_1IntMasterPort}{IntMasterPort}
\item 
class \hyperlink{classX86ISA_1_1IntSinkPin}{IntSinkPin}
\item 
class \hyperlink{classX86ISA_1_1IntSourcePin}{IntSourcePin}
\item 
class \hyperlink{classX86ISA_1_1IntLine}{IntLine}
\end{DoxyCompactItemize}
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceX86ISA}{X86ISA}
\end{DoxyCompactItemize}
\subsection*{型定義}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{classstd_1_1list}{std::list}$<$ int $>$ \hyperlink{namespaceX86ISA_a25e7a37aec0875a2333d311783729d23}{ApicList}
\end{DoxyCompactItemize}
