read_verilog ../top.v
proc
tee -o result.log sat -dump_vcd vcd.vcd  middle
