Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 16:31:28 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         105         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        
TIMING-18  Warning           Missing input or output delay                       6           
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (250)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (245)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (250)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: PCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: startup (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vsync[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/first_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (245)
--------------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.121    -7880.346                   3748                46962        0.050        0.000                      0                46909        2.845        0.000                       0                 18134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
clk_fpga_1                       {0.000 12.500}       25.000          40.000          
  CLKFBIN                        {0.000 12.500}       25.000          40.000          
  PixelClkIO                     {0.000 12.500}       25.000          40.000          
  SerialClkIO                    {0.000 2.500}        5.000           200.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 20.833}       41.667          24.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.417}       20.833          48.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           -22.121    -7880.346                   3748                45604        0.050        0.000                      0                45604        3.750        0.000                       0                 17384  
clk_fpga_1                            17.814        0.000                      0                 1000        0.121        0.000                      0                 1000        7.500        0.000                       0                   564  
  CLKFBIN                                                                                                                                                                         23.751        0.000                       0                     2  
  PixelClkIO                                                                                                                                                                      22.845        0.000                       0                    10  
  SerialClkIO                                                                                                                                                                      2.845        0.000                       0                    10  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                   39.511        0.000                       0                     2  
  clk_out2_design_1_clk_wiz_0_0       16.925        0.000                      0                  263        0.121        0.000                      0                  263        9.437        0.000                       0                   158  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                     clk_fpga_0                          23.722        0.000                      0                   10                                                                        
clk_out2_design_1_clk_wiz_0_0  clk_fpga_0                          19.459        0.000                      0                   11                                                                        
clk_fpga_0                     clk_fpga_1                           8.434        0.000                      0                   21                                                                        
clk_fpga_1                     PixelClkIO                          18.497        0.000                      0                   38        0.177        0.000                      0                   38  
clk_fpga_0                     clk_out2_design_1_clk_wiz_0_0        8.573        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1              23.051        0.000                      0                    4        0.416        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3748  Failing Endpoints,  Worst Slack      -22.121ns,  Total Violation    -7880.346ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.121ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.955ns  (logic 17.203ns (53.835%)  route 14.752ns (46.165%))
  Logic Levels:           42  (CARRY4=25 DSP48E1=2 LUT2=1 LUT3=7 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.549    31.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.310    31.901 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_10/O
                         net (fo=32, routed)          0.858    32.758    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_10_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    32.882 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_1/O
                         net (fo=1, routed)           0.485    33.367    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.763 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.763    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.880 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.879    34.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    34.883 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_i_1/O
                         net (fo=1, routed)           0.000    34.883    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.479    12.658    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -34.883    
  -------------------------------------------------------------------
                         slack                                -22.121    

Slack (VIOLATED) :        -19.990ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.822ns  (logic 16.566ns (55.550%)  route 13.256ns (44.450%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.858    31.900    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I1_O)        0.310    32.210 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[14]_i_2/O
                         net (fo=1, routed)           0.416    32.626    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[14]
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    32.750 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    32.750    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X40Y90         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.477    12.656    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.029    12.760    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -32.750    
  -------------------------------------------------------------------
                         slack                                -19.990    

Slack (VIOLATED) :        -19.973ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.851ns  (logic 16.566ns (55.495%)  route 13.285ns (44.505%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.849    31.891    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X41Y88         LUT5 (Prop_lut5_I1_O)        0.310    32.201 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           0.455    32.655    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[26]
    SLICE_X42Y88         LUT5 (Prop_lut5_I0_O)        0.124    32.779 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    32.779    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X42Y88         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.476    12.655    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X42Y88         FDRE (Setup_fdre_C_D)        0.077    12.807    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -32.779    
  -------------------------------------------------------------------
                         slack                                -19.973    

Slack (VIOLATED) :        -19.951ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.783ns  (logic 16.566ns (55.623%)  route 13.217ns (44.377%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.891    31.933    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X42Y89         LUT5 (Prop_lut5_I1_O)        0.310    32.243 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           0.343    32.587    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[16]
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.124    32.711 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    32.711    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X43Y89         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.477    12.656    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.029    12.760    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -32.711    
  -------------------------------------------------------------------
                         slack                                -19.951    

Slack (VIOLATED) :        -19.940ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.771ns  (logic 16.566ns (55.645%)  route 13.205ns (44.355%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.739    31.781    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X42Y88         LUT5 (Prop_lut5_I1_O)        0.310    32.091 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.483    32.575    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[18]
    SLICE_X43Y88         LUT5 (Prop_lut5_I0_O)        0.124    32.699 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    32.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X43Y88         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.476    12.655    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y88         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X43Y88         FDRE (Setup_fdre_C_D)        0.029    12.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -32.699    
  -------------------------------------------------------------------
                         slack                                -19.940    

Slack (VIOLATED) :        -19.911ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.744ns  (logic 16.566ns (55.695%)  route 13.178ns (44.305%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.739    31.781    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.310    32.091 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[23]_i_2/O
                         net (fo=3, routed)           0.457    32.548    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[23]
    SLICE_X33Y91         LUT5 (Prop_lut5_I0_O)        0.124    32.672 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    32.672    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X33Y91         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.478    12.657    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)        0.029    12.761    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -32.672    
  -------------------------------------------------------------------
                         slack                                -19.911    

Slack (VIOLATED) :        -19.895ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.730ns  (logic 16.566ns (55.722%)  route 13.164ns (44.278%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.538    31.580    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X34Y89         LUT5 (Prop_lut5_I1_O)        0.310    31.890 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[9]_i_2/O
                         net (fo=3, routed)           0.644    32.534    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[9]
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124    32.658 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    32.658    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X37Y92         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.478    12.657    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031    12.763    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -32.658    
  -------------------------------------------------------------------
                         slack                                -19.895    

Slack (VIOLATED) :        -19.886ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.718ns  (logic 16.566ns (55.745%)  route 13.152ns (44.255%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.710    31.753    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.310    32.063 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[25]_i_2/O
                         net (fo=3, routed)           0.459    32.522    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[25]
    SLICE_X37Y90         LUT5 (Prop_lut5_I0_O)        0.124    32.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    32.646    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X37Y90         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.477    12.656    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y90         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.029    12.760    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -32.646    
  -------------------------------------------------------------------
                         slack                                -19.886    

Slack (VIOLATED) :        -19.884ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.718ns  (logic 16.566ns (55.744%)  route 13.152ns (44.256%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.870    31.912    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X40Y89         LUT5 (Prop_lut5_I1_O)        0.310    32.222 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.300    32.522    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[24]
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    32.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    32.646    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X40Y90         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.477    12.656    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.031    12.762    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -32.646    
  -------------------------------------------------------------------
                         slack                                -19.884    

Slack (VIOLATED) :        -19.883ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.716ns  (logic 16.566ns (55.747%)  route 13.150ns (44.253%))
  Logic Levels:           39  (CARRY4=23 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.634     2.928    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=5, routed)           0.746     4.192    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     8.228 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.230    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.748 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[0]
                         net (fo=2, routed)           0.995    10.743    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_105
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.867 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269/O
                         net (fo=1, routed)           0.000    10.867    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_269_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179/CO[3]
                         net (fo=1, routed)           0.000    11.417    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_179_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.531 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.759    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.882    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/O[3]
                         net (fo=60, routed)          1.738    14.160    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_4
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.338    14.498 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273/O
                         net (fo=4, routed)           0.831    15.330    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_273_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.355    15.685 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277/O
                         net (fo=1, routed)           0.000    15.685    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_277_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    16.198    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_180_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.513 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114/O[3]
                         net (fo=2, routed)           1.078    17.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_114_n_4
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.333    17.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63/O
                         net (fo=2, routed)           0.863    18.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_63_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.326    19.113 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67/O
                         net (fo=1, routed)           0.000    19.113    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_67_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.663 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.663    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_32_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.976 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37/O[3]
                         net (fo=3, routed)           0.724    20.699    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_37_n_4
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.306    21.005 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38/O
                         net (fo=2, routed)           0.614    21.619    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_38_n_0
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.124    21.743 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15/O
                         net (fo=2, routed)           0.566    22.309    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_15_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124    22.433 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19/O
                         net (fo=1, routed)           0.000    22.433    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.983 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.983    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_10_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.097 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_12_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.211 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_i_10_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.524 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170/O[3]
                         net (fo=13, routed)          0.980    24.504    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_170_n_4
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.306    24.810 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343/O
                         net (fo=1, routed)           0.764    25.574    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_343_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.124 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_266_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_169_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.460 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113/O[0]
                         net (fo=2, routed)           0.649    27.109    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_113_n_7
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.320    27.429 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69/O
                         net (fo=2, routed)           0.817    28.246    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_69_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.332    28.578 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73/O
                         net (fo=1, routed)           0.000    28.578    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_73_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.110 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    29.110    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.224 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.224    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_19_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.558 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6/O[1]
                         net (fo=3, routed)           0.607    30.165    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_6_n_6
    SLICE_X34Y88         LUT4 (Prop_lut4_I2_O)        0.303    30.468 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12/O
                         net (fo=1, routed)           0.000    30.468    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_12_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    31.042 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.710    31.752    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X37Y90         LUT5 (Prop_lut5_I1_O)        0.310    32.062 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[13]_i_2/O
                         net (fo=3, routed)           0.458    32.520    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[13]
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124    32.644 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    32.644    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X37Y92         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.478    12.657    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    12.761    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -32.644    
  -------------------------------------------------------------------
                         slack                                -19.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/tmp_user_V_fu_112_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/AXI_video_strm_V_user_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.816%)  route 0.211ns (53.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.552     0.888    design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/ap_clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/tmp_user_V_fu_112_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/tmp_user_V_fu_112_reg[0]/Q
                         net (fo=3, routed)           0.211     1.240    design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/tmp_user_V_fu_112
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.285 r  design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/AXI_video_strm_V_user_V_1_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     1.285    design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/AXI_video_strm_V_user_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.813     1.179    design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/ap_clk
    SLICE_X53Y21         FDRE                                         r  design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/AXI_video_strm_V_user_V_1_payload_A_reg[0]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.091     1.235    design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/AXI_video_strm_V_user_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.191%)  route 0.163ns (39.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.552     0.888    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X50Y56         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/Q
                         net (fo=1, routed)           0.163     1.199    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]
    SLICE_X48Y56         LUT2 (Prop_lut2_I1_O)        0.099     1.298 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[44]_i_1__0/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[29]
    SLICE_X48Y56         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.824     1.190    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X48Y56         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.092     1.247    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.582%)  route 0.222ns (54.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.584     0.920    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X57Y49         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[0]/Q
                         net (fo=5, routed)           0.222     1.283    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/Q[0]
    SLICE_X60Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.328 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/D[0]
    SLICE_X60Y51         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.849     1.215    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/m_axis_mm2s_aclk
    SLICE_X60Y51         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.091     1.276    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.486%)  route 0.245ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.589     0.924    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X83Y46         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           0.245     1.311    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[31]_0[30]
    SLICE_X83Y51         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.853     1.219    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X83Y51         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[94]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X83Y51         FDRE (Hold_fdre_C_D)         0.070     1.259    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.404%)  route 0.263ns (61.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.561     0.897    design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X36Y41         FDRE                                         r  design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1107]/Q
                         net (fo=1, routed)           0.263     1.324    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[48]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.871     1.237    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.974    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.296     1.270    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.221%)  route 0.315ns (65.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.577     0.913    design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X30Y51         FDRE                                         r  design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1072]/Q
                         net (fo=1, routed)           0.315     1.392    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIC0
    SLICE_X30Y46         RAMD32                                       r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.858     1.224    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X30Y46         RAMD32                                       r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
                         clock pessimism             -0.030     1.194    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.338    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/zext_ln728_reg_1949_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/loop[6].dividend_tmp_reg[7][24]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.453%)  route 0.293ns (67.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.557     0.893    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_clk
    SLICE_X48Y13         FDRE                                         r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/zext_ln728_reg_1949_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/zext_ln728_reg_1949_reg[17]/Q
                         net (fo=1, routed)           0.293     1.327    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/Q[1]
    SLICE_X50Y5          SRL16E                                       r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/loop[6].dividend_tmp_reg[7][24]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.825     1.191    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/ap_clk
    SLICE_X50Y5          SRL16E                                       r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/loop[6].dividend_tmp_reg[7][24]_srl9/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.273    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/loop[6].dividend_tmp_reg[7][24]_srl9
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.581     0.917    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X67Y35         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.168    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X66Y35         SRL16E                                       r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.848     1.214    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X66Y35         SRL16E                                       r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/CLK
                         clock pessimism             -0.284     0.930    
    SLICE_X66Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.113    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.246ns (49.433%)  route 0.252ns (50.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=5, routed)           0.252     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[6]
    SLICE_X35Y100        LUT4 (Prop_lut4_I0_O)        0.098     1.391 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[6]
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.092     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.206ns (47.766%)  route 0.225ns (52.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.553     0.889    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X50Y51         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]/Q
                         net (fo=1, routed)           0.225     1.278    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.042     1.320 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[5]
    SLICE_X48Y51         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.825     1.191    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X48Y51         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y32   design_1_i/filter/convolution_filter/inst/add_ln68_12_reg_3210_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y33   design_1_i/filter/convolution_filter/inst/add_ln68_14_reg_3215_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   design_1_i/filter/convolution_filter/inst/add_ln68_17_reg_3220_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y29   design_1_i/filter/convolution_filter/inst/add_ln68_19_reg_3225_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y36   design_1_i/filter/convolution_filter/inst/add_ln68_1_reg_3190_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y20   design_1_i/filter/convolution_filter/inst/add_ln68_24_reg_3230_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y21   design_1_i/filter/convolution_filter/inst/add_ln68_26_reg_3235_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y20   design_1_i/filter/convolution_filter/inst/add_ln68_29_reg_3240_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y19   design_1_i/filter/convolution_filter/inst/add_ln68_31_reg_3245_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y16   design_1_i/filter/convolution_filter/inst/add_ln68_35_reg_3250_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y31  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       17.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.814ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 1.378ns (20.539%)  route 5.331ns (79.461%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.815     3.109    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     3.991 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=14, routed)          3.237     7.228    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/dout[1]
    SLICE_X64Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.433     7.786    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_21_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.910 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_8/O
                         net (fo=2, routed)           0.653     8.562    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           1.008     9.695    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.819 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.819    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X66Y74         FDSE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.524    27.703    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X66Y74         FDSE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229    27.932    
                         clock uncertainty           -0.377    27.555    
    SLICE_X66Y74         FDSE (Setup_fdse_C_D)        0.077    27.632    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.632    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 17.814    

Slack (MET) :             18.213ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 1.873ns (29.345%)  route 4.510ns (70.655%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 27.714 - 25.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.708     3.002    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.419     3.421 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/Q
                         net (fo=15, routed)          1.652     5.073    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
    SLICE_X88Y76         LUT4 (Prop_lut4_I1_O)        0.299     5.372 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     5.372    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__6_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.922 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__7/i__carry/CO[3]
                         net (fo=2, routed)           1.517     7.439    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp5_out
    SLICE_X84Y79         LUT5 (Prop_lut5_I0_O)        0.154     7.593 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_i_4/O
                         net (fo=1, routed)           0.674     8.267    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_i_4_n_0
    SLICE_X84Y79         LUT6 (Prop_lut6_I2_O)        0.327     8.594 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_i_2/O
                         net (fo=1, routed)           0.667     9.261    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_i_2_n_0
    SLICE_X84Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.385 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_i_1/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_i_1_n_0
    SLICE_X84Y79         FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.535    27.714    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X84Y79         FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg/C
                         clock pessimism              0.229    27.943    
                         clock uncertainty           -0.377    27.566    
    SLICE_X84Y79         FDRE (Setup_fdre_C_D)        0.031    27.597    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg
  -------------------------------------------------------------------
                         required time                         27.597    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 18.213    

Slack (MET) :             18.235ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.378ns (21.909%)  route 4.912ns (78.091%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 27.705 - 25.000 ) 
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.815     3.109    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     3.991 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=14, routed)          3.237     7.228    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/dout[1]
    SLICE_X64Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.352 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.433     7.786    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_21_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.910 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_8/O
                         net (fo=2, routed)           0.825     8.735    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_8_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.859 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.416     9.275    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_2_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.399 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     9.399    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X66Y76         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.526    27.705    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X66Y76         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.229    27.934    
                         clock uncertainty           -0.377    27.557    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.077    27.634    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         27.634    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 18.235    

Slack (MET) :             19.295ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 1.600ns (30.013%)  route 3.731ns (69.987%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.710     3.004    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X85Y81         FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/Q
                         net (fo=15, routed)          1.651     5.074    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
    SLICE_X85Y82         LUT3 (Prop_lut3_I1_O)        0.296     5.370 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_1__8/O
                         net (fo=1, routed)           0.000     5.370    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_1__8_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.771 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           1.270     7.041    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp9_out
    SLICE_X85Y79         LUT4 (Prop_lut4_I3_O)        0.152     7.193 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_2/O
                         net (fo=1, routed)           0.810     8.003    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_2_n_0
    SLICE_X85Y78         LUT6 (Prop_lut6_I0_O)        0.332     8.335 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_1/O
                         net (fo=1, routed)           0.000     8.335    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_1_n_0
    SLICE_X85Y78         FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.534    27.713    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X85Y78         FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/C
                         clock pessimism              0.265    27.978    
                         clock uncertainty           -0.377    27.601    
    SLICE_X85Y78         FDRE (Setup_fdre_C_D)        0.029    27.630    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg
  -------------------------------------------------------------------
                         required time                         27.630    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 19.295    

Slack (MET) :             19.474ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.014ns (19.564%)  route 4.169ns (80.436%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.695     2.989    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X66Y74         FDSE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDSE (Prop_fdse_C_Q)         0.518     3.507 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.486     4.993    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/state[0]
    SLICE_X67Y77         LUT5 (Prop_lut5_I1_O)        0.124     5.117 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.387     6.504    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X66Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.505     7.133    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.791     8.048    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.172 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     8.172    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X62Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.534    27.713    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X62Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.229    27.942    
                         clock uncertainty           -0.377    27.565    
    SLICE_X62Y65         FDRE (Setup_fdre_C_D)        0.081    27.646    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         27.646    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 19.474    

Slack (MET) :             19.485ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.040ns (19.965%)  route 4.169ns (80.035%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.695     2.989    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X66Y74         FDSE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDSE (Prop_fdse_C_Q)         0.518     3.507 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.486     4.993    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/state[0]
    SLICE_X67Y77         LUT5 (Prop_lut5_I1_O)        0.124     5.117 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.387     6.504    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X66Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.505     7.133    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.791     8.048    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I1_O)        0.150     8.198 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     8.198    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X62Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.534    27.713    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X62Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.229    27.942    
                         clock uncertainty           -0.377    27.565    
    SLICE_X62Y65         FDRE (Setup_fdre_C_D)        0.118    27.683    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         27.683    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 19.485    

Slack (MET) :             19.499ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/in_de_mux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.642ns (13.792%)  route 4.013ns (86.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 27.722 - 25.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.698     2.992    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X66Y77         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.518     3.510 f  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/locked_reg/Q
                         net (fo=3, routed)           1.459     4.969    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/src_in
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.093 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/in_de_mux[0]_i_1/O
                         net (fo=27, routed)          2.553     7.647    design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/SR[0]
    SLICE_X85Y88         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/in_de_mux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.543    27.722    design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X85Y88         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/in_de_mux_reg[0]/C
                         clock pessimism              0.229    27.951    
                         clock uncertainty           -0.377    27.574    
    SLICE_X85Y88         FDRE (Setup_fdre_C_R)       -0.429    27.145    design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/in_de_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 19.499    

Slack (MET) :             19.499ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/in_vsync_mux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.642ns (13.792%)  route 4.013ns (86.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 27.722 - 25.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.698     2.992    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X66Y77         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.518     3.510 f  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/locked_reg/Q
                         net (fo=3, routed)           1.459     4.969    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/src_in
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.093 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/in_de_mux[0]_i_1/O
                         net (fo=27, routed)          2.553     7.647    design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/SR[0]
    SLICE_X85Y88         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/in_vsync_mux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.543    27.722    design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X85Y88         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/in_vsync_mux_reg[0]/C
                         clock pessimism              0.229    27.951    
                         clock uncertainty           -0.377    27.574    
    SLICE_X85Y88         FDRE (Setup_fdre_C_R)       -0.429    27.145    design_1_i/AXI2DVI/axi4s_vid_out/inst/FORMATTER_INST/in_vsync_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 19.499    

Slack (MET) :             19.544ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.766ns (16.332%)  route 3.924ns (83.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 27.814 - 25.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.695     2.989    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X66Y74         FDSE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDSE (Prop_fdse_C_Q)         0.518     3.507 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.486     4.993    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/state[0]
    SLICE_X67Y77         LUT5 (Prop_lut5_I1_O)        0.124     5.117 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.387     6.504    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X66Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.051     7.679    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.635    27.814    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.229    28.043    
                         clock uncertainty           -0.377    27.667    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    27.224    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         27.224    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                 19.544    

Slack (MET) :             19.558ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.031ns (24.781%)  route 3.129ns (75.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.815     3.109    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     3.991 f  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=14, routed)          2.152     6.144    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/dout[1]
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.149     6.293 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[0]_i_1/O
                         net (fo=13, routed)          0.977     7.270    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0
    SLICE_X66Y71         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.529    27.708    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X66Y71         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt_reg[4]/C
                         clock pessimism              0.229    27.937    
                         clock uncertainty           -0.377    27.560    
    SLICE_X66Y71         FDRE (Setup_fdre_C_R)       -0.732    26.828    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.828    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 19.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.575     0.911    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X63Y64         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.843     1.209    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.575     0.911    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X63Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.842     1.208    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.297     0.911    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.573     0.909    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.105    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X57Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.841     1.207    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.298     0.909    
    SLICE_X57Y65         FDRE (Hold_fdre_C_D)         0.076     0.985    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.572     0.908    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X63Y68         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X63Y68         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.839     1.205    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X63Y68         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.075     0.983    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.573     0.909    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.105    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X59Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.841     1.207    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.298     0.909    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.075     0.984    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.573     0.909    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.105    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X57Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.841     1.207    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.298     0.909    
    SLICE_X57Y65         FDRE (Hold_fdre_C_D)         0.075     0.984    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.571     0.907    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y67         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X59Y67         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.839     1.205    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y67         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.298     0.907    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.075     0.982    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.642     0.978    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.119 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.174    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.913     1.279    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.301     0.978    
    SLICE_X109Y48        FDPE (Hold_fdpe_C_D)         0.075     1.053    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.643     0.979    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X111Y48        FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.175    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X111Y48        FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X111Y48        FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.301     0.979    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.075     1.054    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.708     1.044    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.141     1.185 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.241    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.982     1.348    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.304     1.044    
    SLICE_X113Y128       FDPE (Hold_fdpe_C_D)         0.075     1.119    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y13    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X61Y65    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y66    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y66    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y66    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X61Y65    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X61Y65    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X65Y66    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X65Y66    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y68    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X61Y65    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X61Y65    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X65Y66    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X65Y66    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y128   design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y127   design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y126   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y125   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y130   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y129   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y122   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y121   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y128   design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y127   design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y126   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y125   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y130   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y129   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y122   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y121   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.580ns (16.961%)  route 2.840ns (83.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 22.288 - 20.833 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.705     1.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y82         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.700     3.864    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124     3.988 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.140     5.128    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X53Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.452    22.288    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.114    22.402    
                         clock uncertainty           -0.145    22.257    
    SLICE_X53Y75         FDRE (Setup_fdre_C_CE)      -0.205    22.052    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.052    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.580ns (16.961%)  route 2.840ns (83.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 22.288 - 20.833 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.705     1.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y82         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.700     3.864    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124     3.988 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.140     5.128    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X53Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.452    22.288    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.114    22.402    
                         clock uncertainty           -0.145    22.257    
    SLICE_X53Y75         FDRE (Setup_fdre_C_CE)      -0.205    22.052    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.052    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.580ns (16.961%)  route 2.840ns (83.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 22.288 - 20.833 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.705     1.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y82         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.700     3.864    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124     3.988 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.140     5.128    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X53Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.452    22.288    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.114    22.402    
                         clock uncertainty           -0.145    22.257    
    SLICE_X53Y75         FDRE (Setup_fdre_C_CE)      -0.205    22.052    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.052    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.580ns (16.961%)  route 2.840ns (83.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 22.288 - 20.833 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.705     1.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y82         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.700     3.864    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124     3.988 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.140     5.128    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X53Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.452    22.288    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.114    22.402    
                         clock uncertainty           -0.145    22.257    
    SLICE_X53Y75         FDRE (Setup_fdre_C_CE)      -0.205    22.052    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.052    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             16.985ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.539%)  route 2.927ns (83.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 22.364 - 20.833 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.705     1.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y82         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.700     3.864    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124     3.988 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.227     5.215    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X54Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.528    22.364    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.150    22.514    
                         clock uncertainty           -0.145    22.369    
    SLICE_X54Y79         FDRE (Setup_fdre_C_CE)      -0.169    22.200    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 16.985    

Slack (MET) :             16.985ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.539%)  route 2.927ns (83.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 22.364 - 20.833 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.705     1.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y82         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.700     3.864    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124     3.988 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.227     5.215    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X54Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.528    22.364    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.150    22.514    
                         clock uncertainty           -0.145    22.369    
    SLICE_X54Y79         FDRE (Setup_fdre_C_CE)      -0.169    22.200    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 16.985    

Slack (MET) :             16.985ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.539%)  route 2.927ns (83.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 22.364 - 20.833 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.705     1.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y82         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.700     3.864    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124     3.988 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.227     5.215    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/E[0]
    SLICE_X54Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.528    22.364    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.150    22.514    
                         clock uncertainty           -0.145    22.369    
    SLICE_X54Y79         FDRE (Setup_fdre_C_CE)      -0.169    22.200    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 16.985    

Slack (MET) :             17.029ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.236ns (34.697%)  route 2.326ns (65.303%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 22.291 - 20.833 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.697     1.700    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X55Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/Q
                         net (fo=3, routed)           1.180     3.336    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/Q[0]
    SLICE_X53Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.460 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11/O
                         net (fo=1, routed)           0.000     3.460    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.992 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3/CO[3]
                         net (fo=2, routed)           1.146     5.138    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/going_full0
    SLICE_X52Y77         LUT5 (Prop_lut5_I1_O)        0.124     5.262 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     5.262    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_0
    SLICE_X52Y77         FDSE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.455    22.291    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X52Y77         FDSE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.114    22.405    
                         clock uncertainty           -0.145    22.260    
    SLICE_X52Y77         FDSE (Setup_fdse_C_D)        0.031    22.291    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                 17.029    

Slack (MET) :             17.045ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.264ns (35.207%)  route 2.326ns (64.793%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 22.291 - 20.833 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.697     1.700    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X55Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/Q
                         net (fo=3, routed)           1.180     3.336    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/Q[0]
    SLICE_X53Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.460 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11/O
                         net (fo=1, routed)           0.000     3.460    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.992 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3/CO[3]
                         net (fo=2, routed)           1.146     5.138    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/going_full0
    SLICE_X52Y77         LUT5 (Prop_lut5_I3_O)        0.152     5.290 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1/O
                         net (fo=1, routed)           0.000     5.290    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_1
    SLICE_X52Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.455    22.291    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X52Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/C
                         clock pessimism              0.114    22.405    
                         clock uncertainty           -0.145    22.260    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.075    22.335    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                 17.045    

Slack (MET) :             17.122ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.580ns (17.393%)  route 2.755ns (82.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 22.364 - 20.833 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.705     1.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y82         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.700     3.864    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124     3.988 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.055     5.043    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X55Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.528    22.364    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X55Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/C
                         clock pessimism              0.150    22.514    
                         clock uncertainty           -0.145    22.369    
    SLICE_X55Y79         FDRE (Setup_fdre_C_CE)      -0.205    22.164    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         22.164    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                 17.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.814%)  route 0.264ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.542     0.544    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y76         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     0.685 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=4, routed)           0.264     0.949    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[6]
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.877     0.879    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.828    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.544     0.546    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.743    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.809     0.811    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.265     0.546    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.076     0.622    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.570     0.572    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.769    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.838     0.840    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.268     0.572    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.076     0.648    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.542     0.544    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y76         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     0.685 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.741    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X51Y76         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.807     0.809    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y76         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.265     0.544    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.075     0.619    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.580     0.582    design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y92         FDRE                                         r  design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.779    design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X61Y92         FDRE                                         r  design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.849     0.851    design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y92         FDRE                                         r  design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.582    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.075     0.657    design_1_i/Reset/reset_48M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.544     0.546    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.743    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.809     0.811    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.265     0.546    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.075     0.621    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.570     0.572    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.769    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.838     0.840    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.572    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.075     0.647    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.544     0.546    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.743    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.809     0.811    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.265     0.546    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.071     0.617    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.570     0.572    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.769    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.838     0.840    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.268     0.572    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.071     0.643    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.571     0.573    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X56Y80         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.779    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X56Y80         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17397, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.839     0.841    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X56Y80         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.268     0.573    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.075     0.648    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X3Y30     design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y3    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         20.833      19.833     SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X52Y79     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X52Y79     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X52Y79     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X58Y93     design_1_i/Reset/reset_48M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X58Y93     design_1_i/Reset/reset_48M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.417      9.917      SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.417      9.917      SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X58Y93     design_1_i/Reset/reset_48M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X58Y93     design_1_i/Reset/reset_48M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.417      9.917      SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.417      9.917      SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X54Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X55Y84     design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       23.722ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.722ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.487%)  route 0.591ns (58.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y67         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.268    24.732    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 23.722    

Slack (MET) :             23.728ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.611%)  route 0.588ns (58.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.588     1.007    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X61Y69         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X61Y69         FDRE (Setup_fdre_C_D)       -0.265    24.735    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.735    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 23.728    

Slack (MET) :             23.732ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.860%)  route 0.582ns (58.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.582     1.001    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X61Y69         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X61Y69         FDRE (Setup_fdre_C_D)       -0.267    24.733    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.733    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 23.732    

Slack (MET) :             23.768ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.543%)  route 0.543ns (56.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.543     0.962    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y67         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.270    24.730    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 23.768    

Slack (MET) :             23.779ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.877%)  route 0.582ns (58.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.582     1.001    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X62Y70         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.220    24.780    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 23.779    

Slack (MET) :             23.819ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.988%)  route 0.630ns (58.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.630     1.086    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y69         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X60Y69         FDRE (Setup_fdre_C_D)       -0.095    24.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 23.819    

Slack (MET) :             23.870ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.967%)  route 0.581ns (56.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     1.037    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y69         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X60Y69         FDRE (Setup_fdre_C_D)       -0.093    24.907    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 23.870    

Slack (MET) :             23.872ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.146%)  route 0.577ns (55.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.577     1.033    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X61Y70         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.095    24.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 23.872    

Slack (MET) :             23.906ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.591     1.047    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X62Y70         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.047    24.953    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 23.906    

Slack (MET) :             23.955ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.950ns  (logic 0.456ns (47.987%)  route 0.494ns (52.013%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.494     0.950    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X63Y71         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)       -0.095    24.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 23.955    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       19.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.459ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.066%)  route 0.632ns (56.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.632     1.110    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)       -0.264    20.569    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.569    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 19.459    

Slack (MET) :             19.486ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.082ns  (logic 0.419ns (38.714%)  route 0.663ns (61.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.663     1.082    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X53Y74         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)       -0.265    20.568    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.568    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 19.486    

Slack (MET) :             19.546ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.465%)  route 0.674ns (56.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.674     1.192    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X55Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)       -0.095    20.738    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 19.546    

Slack (MET) :             19.599ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.141ns  (logic 0.518ns (45.383%)  route 0.623ns (54.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.623     1.141    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X55Y75         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)       -0.093    20.740    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         20.740    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 19.599    

Slack (MET) :             19.620ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.946ns  (logic 0.419ns (44.300%)  route 0.527ns (55.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.527     0.946    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X53Y74         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)       -0.267    20.566    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.566    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 19.620    

Slack (MET) :             19.625ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.659     1.115    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X52Y74         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.093    20.740    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.740    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 19.625    

Slack (MET) :             19.665ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.410%)  route 0.619ns (57.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.619     1.075    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X52Y74         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.093    20.740    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.740    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 19.665    

Slack (MET) :             19.667ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.757%)  route 0.477ns (53.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.477     0.896    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y74         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.270    20.563    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.563    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 19.667    

Slack (MET) :             19.684ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.477%)  route 0.464ns (52.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.464     0.883    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X53Y74         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)       -0.266    20.567    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 19.684    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.622%)  route 0.522ns (53.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.522     0.978    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X52Y74         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.092    20.741    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         20.741    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                 19.763    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.434ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.299ns  (logic 0.419ns (32.246%)  route 0.880ns (67.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.880     1.299    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X65Y64         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.313ns  (logic 0.456ns (34.736%)  route 0.857ns (65.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.857     1.313    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X63Y68         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.331ns  (logic 0.456ns (34.256%)  route 0.875ns (65.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.875     1.331    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X66Y67         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y67         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.658%)  route 0.617ns (56.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.617     1.095    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X57Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.017%)  route 0.603ns (58.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.603     1.022    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X59Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y65         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.465%)  route 0.674ns (56.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.674     1.192    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X59Y67         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y67         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.662%)  route 0.587ns (58.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.587     1.006    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X65Y69         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.447%)  route 0.730ns (61.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.730     1.186    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X58Y68         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.824%)  route 0.612ns (54.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.612     1.130    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X57Y65         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.868%)  route 0.660ns (59.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.660     1.116    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X59Y66         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.103     9.897    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  8.781    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.497ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.419ns (5.150%)  route 7.717ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.717    11.473    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.970    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                 18.497    

Slack (MET) :             18.638ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.419ns (5.241%)  route 7.576ns (94.759%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.576    11.332    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.970    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                 18.638    

Slack (MET) :             18.830ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 0.419ns (5.371%)  route 7.382ns (94.629%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 31.535 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.382    11.138    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    31.535    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.650    
                         clock uncertainty           -0.658    30.992    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.968    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 18.830    

Slack (MET) :             18.833ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 0.419ns (5.374%)  route 7.378ns (94.626%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 31.535 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.378    11.134    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    31.535    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    31.650    
                         clock uncertainty           -0.658    30.992    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.968    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                 18.833    

Slack (MET) :             18.858ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.419ns (5.388%)  route 7.357ns (94.612%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 31.538 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.357    11.113    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    31.538    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.653    
                         clock uncertainty           -0.658    30.995    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.971    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.971    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                 18.858    

Slack (MET) :             18.979ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.419ns (5.475%)  route 7.235ns (94.525%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.235    10.991    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.970    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 18.979    

Slack (MET) :             18.996ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 0.419ns (5.486%)  route 7.219ns (94.514%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 31.538 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.219    10.975    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    31.538    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    31.653    
                         clock uncertainty           -0.658    30.995    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.971    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.971    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 18.996    

Slack (MET) :             19.143ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 0.419ns (5.595%)  route 7.070ns (94.405%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.070    10.826    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.970    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 19.143    

Slack (MET) :             20.019ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 0.456ns (6.441%)  route 6.624ns (93.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 31.535 - 25.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.974     3.268    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X99Y111        FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y111        FDRE (Prop_fdre_C_Q)         0.456     3.724 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           6.624    10.348    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    31.535    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.650    
                         clock uncertainty           -0.658    30.992    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    30.367    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         30.367    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 20.019    

Slack (MET) :             20.160ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 0.456ns (6.572%)  route 6.483ns (93.428%))
  Logic Levels:           0  
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 31.535 - 25.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.974     3.268    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X99Y111        FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y111        FDSE (Prop_fdse_C_Q)         0.456     3.724 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           6.483    10.207    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    31.535    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.650    
                         clock uncertainty           -0.658    30.992    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    30.367    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         30.367    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                 20.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.164ns (6.146%)  route 2.504ns (93.854%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.710     1.046    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y119       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164     1.210 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.504     3.714    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.128ns (4.882%)  route 2.494ns (95.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.706     1.042    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y126       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.128     1.170 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.494     3.664    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.891    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.861    
                         clock uncertainty            0.658     3.519    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     3.484    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.141ns (5.266%)  route 2.537ns (94.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.706     1.042    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y126       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.537     3.720    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.891    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.861    
                         clock uncertainty            0.658     3.519    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.538    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.538    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.141ns (5.266%)  route 2.537ns (94.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.710     1.046    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y119       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDSE (Prop_fdse_C_Q)         0.141     1.187 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.537     3.724    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.164ns (6.127%)  route 2.513ns (93.873%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.712     1.048    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y117       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDSE (Prop_fdse_C_Q)         0.164     1.212 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.513     3.725    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.148ns (5.582%)  route 2.504ns (94.418%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.710     1.046    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y119       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDSE (Prop_fdse_C_Q)         0.148     1.194 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.504     3.698    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     3.484    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.141ns (5.181%)  route 2.581ns (94.819%))
  Logic Levels:           0  
  Clock Path Skew:        1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.706     1.042    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.581     3.764    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.891    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.861    
                         clock uncertainty            0.658     3.519    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     3.538    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.538    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.128ns (4.788%)  route 2.545ns (95.212%))
  Logic Levels:           0  
  Clock Path Skew:        1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.706     1.042    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y126       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDSE (Prop_fdse_C_Q)         0.128     1.170 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.545     3.715    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.891    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.030     2.861    
                         clock uncertainty            0.658     3.519    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     3.485    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.164ns (6.021%)  route 2.560ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.710     1.046    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y119       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164     1.210 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.560     3.770    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     3.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.164ns (5.965%)  route 2.585ns (94.035%))
  Logic Levels:           0  
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.688     1.024    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X100Y110       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDSE (Prop_fdse_C_Q)         0.164     1.188 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.585     3.773    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.889    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.030     2.859    
                         clock uncertainty            0.658     3.517    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.536    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.162ns  (logic 0.419ns (36.049%)  route 0.743ns (63.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.743     1.162    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)       -0.265     9.735    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  8.573    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.692%)  route 0.754ns (62.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.754     1.210    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y77         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.584%)  route 0.589ns (58.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X51Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y77         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.690%)  route 0.637ns (60.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.637     1.056    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X50Y77         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y77         FDRE (Setup_fdre_C_D)       -0.219     9.781    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.125%)  route 0.489ns (53.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.489     0.908    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  8.824    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.163%)  route 0.600ns (56.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.600     1.056    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X51Y76         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.146%)  route 0.577ns (55.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.577     1.033    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y79         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.996%)  route 0.605ns (57.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.605     1.061    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X58Y78         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  8.892    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.556%)  route 0.462ns (52.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.462     0.881    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X54Y76         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)       -0.220     9.780    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.504%)  route 0.592ns (56.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77                                      0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.592     1.048    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X58Y78         FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.043     9.957    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.909    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       23.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.051ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.127%)  route 0.509ns (54.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.882     3.176    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.419     3.595 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.509     4.104    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.703    27.882    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X110Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X110Y48        FDCE (Recov_fdce_C_CLR)     -0.580    27.155    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         27.155    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 23.051    

Slack (MET) :             23.051ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.127%)  route 0.509ns (54.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.882     3.176    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.419     3.595 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.509     4.104    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.703    27.882    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X110Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X110Y48        FDCE (Recov_fdce_C_CLR)     -0.580    27.155    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         27.155    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 23.051    

Slack (MET) :             23.051ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.127%)  route 0.509ns (54.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.882     3.176    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.419     3.595 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.509     4.104    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.703    27.882    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X110Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X110Y48        FDCE (Recov_fdce_C_CLR)     -0.580    27.155    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         27.155    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 23.051    

Slack (MET) :             23.097ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.127%)  route 0.509ns (54.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.882     3.176    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.419     3.595 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.509     4.104    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y48        FDPE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.703    27.882    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X110Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X110Y48        FDPE (Recov_fdpe_C_PRE)     -0.534    27.201    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         27.201    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 23.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.358%)  route 0.181ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.642     0.978    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.128     1.106 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.181     1.287    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X110Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.263     1.017    
    SLICE_X110Y48        FDCE (Remov_fdce_C_CLR)     -0.146     0.871    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.358%)  route 0.181ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.642     0.978    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.128     1.106 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.181     1.287    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X110Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.263     1.017    
    SLICE_X110Y48        FDCE (Remov_fdce_C_CLR)     -0.146     0.871    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.358%)  route 0.181ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.642     0.978    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.128     1.106 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.181     1.287    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X110Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.263     1.017    
    SLICE_X110Y48        FDCE (Remov_fdce_C_CLR)     -0.146     0.871    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.358%)  route 0.181ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.642     0.978    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X109Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDPE (Prop_fdpe_C_Q)         0.128     1.106 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.181     1.287    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y48        FDPE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X110Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.263     1.017    
    SLICE_X110Y48        FDPE (Remov_fdpe_C_PRE)     -0.149     0.868    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.419    





