5 12 101 3 *
8 /ptmp/covered/diags/verilog -t main -vcd timescale4.vcd -o timescale4.cdd -v timescale4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" timescale4.v 10 29 100
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" timescale4.v 0 18 100
2 2 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 10001 0 1 1410 0 0 1 1 a
2 4 15 10008 1 37 16 2 3
2 5 16 30017 1 0 1004 0 0 64 20 1 2.123_456_789_987_654
2 6 16 10018 2 2c 900a 5 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 7 17 f0011 1 0 1008 0 0 32 48 d4 0
2 8 17 6000a 1 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 9 17 60011 1 11 101038 7 8 1 18 0 1 0 1 0 0
2 10 17 10001 0 1 1410 0 0 1 1 a
2 11 17 10012 1 37 10003a 9 10
4 11 0 0 0
4 6 0 11 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" timescale4.v 0 27 100
