// Seed: 1446593767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_2 = 1;
  assign id_3 = 1;
  always @(posedge id_1) begin
    id_3 = 1'b0 & 1'b0 >>> 1;
    id_5[1 : 1] = id_4;
  end
  wire id_6;
  wire id_7;
  always @(posedge id_6) begin
    $display(1, 1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_5, id_6;
  module_0(
      id_3, id_1, id_1, id_2
  );
endmodule
