package cpu6502

// Operation models a CPU instruction
type Operation struct {
	Opcode      byte
	Length      uint8 // in bytes
	Cycles      int
	Documented  bool
	Addressing  func(*CPU) uint16
	Instruction func(*CPU, uint16)
	Mnemonic    string
}

// Only BRK (00) operation has no cycles here, because they're accounted for in the IRQ interrupt handler
var Opcodes = [0x100]Operation{
	{Opcode: 0x00, Length: 1, Cycles: 0, Documented: true, Instruction: (*CPU).brk, Addressing: (*CPU).implied, Mnemonic: "BRK"},
	{Opcode: 0x01, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).ora, Addressing: (*CPU).indexedIndirectX, Mnemonic: "ORA"},
	{Opcode: 0x02, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x03, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x04, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x05, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).ora, Addressing: (*CPU).zeroPage, Mnemonic: "ORA"},
	{Opcode: 0x06, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).asl, Addressing: (*CPU).zeroPage, Mnemonic: "ASL"},
	{Opcode: 0x07, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x08, Length: 1, Cycles: 3, Documented: true, Instruction: (*CPU).php, Addressing: (*CPU).implied, Mnemonic: "PHP"},
	{Opcode: 0x09, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).ora, Addressing: (*CPU).immediate, Mnemonic: "ORA"},
	{Opcode: 0x0A, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).asla, Addressing: (*CPU).implied, Mnemonic: "ASL"},
	{Opcode: 0x0B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x0C, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x0D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).ora, Addressing: (*CPU).absolute, Mnemonic: "ORA"},
	{Opcode: 0x0E, Length: 3, Cycles: 6, Documented: true, Instruction: (*CPU).asl, Addressing: (*CPU).absolute, Mnemonic: "ASL"},
	{Opcode: 0x0F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x10, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).bpl, Addressing: (*CPU).implied, Mnemonic: "BPL"},
	{Opcode: 0x11, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).ora, Addressing: (*CPU).indirectIndexedY, Mnemonic: "ORA"},
	{Opcode: 0x12, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x13, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x14, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x15, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).ora, Addressing: (*CPU).zeroPageX, Mnemonic: "ORA"},
	{Opcode: 0x16, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).asl, Addressing: (*CPU).zeroPageX, Mnemonic: "ASL"},
	{Opcode: 0x17, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x18, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).clc, Addressing: (*CPU).implied, Mnemonic: "CLC"},
	{Opcode: 0x19, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).ora, Addressing: (*CPU).absoluteY, Mnemonic: "ORA"},
	{Opcode: 0x1A, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x1B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x1C, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x1D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).ora, Addressing: (*CPU).absoluteX, Mnemonic: "ORA"},
	{Opcode: 0x1E, Length: 3, Cycles: 7, Documented: true, Instruction: (*CPU).asl, Addressing: (*CPU).absoluteX, Mnemonic: "ASL"},
	{Opcode: 0x1F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x20, Length: 3, Cycles: 6, Documented: true, Instruction: (*CPU).jsr, Addressing: (*CPU).absolute, Mnemonic: "JSR"},
	{Opcode: 0x21, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).and, Addressing: (*CPU).indexedIndirectX, Mnemonic: "AND"},
	{Opcode: 0x22, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x23, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x24, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).bit, Addressing: (*CPU).zeroPage, Mnemonic: "BIT"},
	{Opcode: 0x25, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).and, Addressing: (*CPU).zeroPage, Mnemonic: "AND"},
	{Opcode: 0x26, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).rol, Addressing: (*CPU).zeroPage, Mnemonic: "ROL"},
	{Opcode: 0x27, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x28, Length: 1, Cycles: 4, Documented: true, Instruction: (*CPU).plp, Addressing: (*CPU).implied, Mnemonic: "PLP"},
	{Opcode: 0x29, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).and, Addressing: (*CPU).immediate, Mnemonic: "AND"},
	{Opcode: 0x2A, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).rola, Addressing: (*CPU).implied, Mnemonic: "ROL"},
	{Opcode: 0x2B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x2C, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).bit, Addressing: (*CPU).absolute, Mnemonic: "BIT"},
	{Opcode: 0x2D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).and, Addressing: (*CPU).absolute, Mnemonic: "AND"},
	{Opcode: 0x2E, Length: 3, Cycles: 6, Documented: true, Instruction: (*CPU).rol, Addressing: (*CPU).absolute, Mnemonic: "ROL"},
	{Opcode: 0x2F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x30, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).bmi, Addressing: (*CPU).implied, Mnemonic: "BMI"},
	{Opcode: 0x31, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).and, Addressing: (*CPU).indirectIndexedY, Mnemonic: "AND"},
	{Opcode: 0x32, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x33, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x34, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x35, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).and, Addressing: (*CPU).zeroPageX, Mnemonic: "AND"},
	{Opcode: 0x36, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).rol, Addressing: (*CPU).zeroPageX, Mnemonic: "ROL"},
	{Opcode: 0x37, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x38, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).sec, Addressing: (*CPU).implied, Mnemonic: "SEC"},
	{Opcode: 0x39, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).and, Addressing: (*CPU).absoluteY, Mnemonic: "AND"},
	{Opcode: 0x3A, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x3B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x3C, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x3D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).and, Addressing: (*CPU).absoluteX, Mnemonic: "AND"},
	{Opcode: 0x3E, Length: 3, Cycles: 7, Documented: true, Instruction: (*CPU).rol, Addressing: (*CPU).absoluteX, Mnemonic: "ROL"},
	{Opcode: 0x3F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x40, Length: 1, Cycles: 6, Documented: true, Instruction: (*CPU).rti, Addressing: (*CPU).implied, Mnemonic: "RTI"},
	{Opcode: 0x41, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).eor, Addressing: (*CPU).indexedIndirectX, Mnemonic: "EOR"},
	{Opcode: 0x42, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x43, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x44, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x45, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).eor, Addressing: (*CPU).zeroPage, Mnemonic: "EOR"},
	{Opcode: 0x46, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).lsr, Addressing: (*CPU).zeroPage, Mnemonic: "LSR"},
	{Opcode: 0x47, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x48, Length: 1, Cycles: 3, Documented: true, Instruction: (*CPU).pha, Addressing: (*CPU).implied, Mnemonic: "PHA"},
	{Opcode: 0x49, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).eor, Addressing: (*CPU).immediate, Mnemonic: "EOR"},
	{Opcode: 0x4A, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).lsra, Addressing: (*CPU).implied, Mnemonic: "LSR"},
	{Opcode: 0x4B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x4C, Length: 3, Cycles: 3, Documented: true, Instruction: (*CPU).jmp, Addressing: (*CPU).absolute, Mnemonic: "JMP"},
	{Opcode: 0x4D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).eor, Addressing: (*CPU).absolute, Mnemonic: "EOR"},
	{Opcode: 0x4E, Length: 3, Cycles: 6, Documented: true, Instruction: (*CPU).lsr, Addressing: (*CPU).absolute, Mnemonic: "LSR"},
	{Opcode: 0x4F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x50, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).bvc, Addressing: (*CPU).implied, Mnemonic: "BVC"},
	{Opcode: 0x51, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).eor, Addressing: (*CPU).indirectIndexedY, Mnemonic: "EOR"},
	{Opcode: 0x52, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x53, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x54, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x55, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).eor, Addressing: (*CPU).zeroPageX, Mnemonic: "EOR"},
	{Opcode: 0x56, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).lsr, Addressing: (*CPU).zeroPageX, Mnemonic: "LSR"},
	{Opcode: 0x57, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x58, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).cli, Addressing: (*CPU).implied, Mnemonic: "CLI"},
	{Opcode: 0x59, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).eor, Addressing: (*CPU).absoluteY, Mnemonic: "EOR"},
	{Opcode: 0x5A, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x5B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x5C, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x5D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).eor, Addressing: (*CPU).absoluteX, Mnemonic: "EOR"},
	{Opcode: 0x5E, Length: 3, Cycles: 7, Documented: true, Instruction: (*CPU).lsr, Addressing: (*CPU).absoluteX, Mnemonic: "LSR"},
	{Opcode: 0x5F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x60, Length: 1, Cycles: 6, Documented: true, Instruction: (*CPU).rts, Addressing: (*CPU).implied, Mnemonic: "RTS"},
	{Opcode: 0x61, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).adc, Addressing: (*CPU).indexedIndirectX, Mnemonic: "ADC"},
	{Opcode: 0x62, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x63, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x64, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x65, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).adc, Addressing: (*CPU).zeroPage, Mnemonic: "ADC"},
	{Opcode: 0x66, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).ror, Addressing: (*CPU).zeroPage, Mnemonic: "ROR"},
	{Opcode: 0x67, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x68, Length: 1, Cycles: 4, Documented: true, Instruction: (*CPU).pla, Addressing: (*CPU).implied, Mnemonic: "PLA"},
	{Opcode: 0x69, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).adc, Addressing: (*CPU).immediate, Mnemonic: "ADC"},
	{Opcode: 0x6A, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).rora, Addressing: (*CPU).implied, Mnemonic: "ROR"},
	{Opcode: 0x6B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x6C, Length: 3, Cycles: 5, Documented: true, Instruction: (*CPU).jmp, Addressing: (*CPU).indirect, Mnemonic: "JMP"},
	{Opcode: 0x6D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).adc, Addressing: (*CPU).absolute, Mnemonic: "ADC"},
	{Opcode: 0x6E, Length: 3, Cycles: 6, Documented: true, Instruction: (*CPU).ror, Addressing: (*CPU).absolute, Mnemonic: "ROR"},
	{Opcode: 0x6F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x70, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).bvs, Addressing: (*CPU).implied, Mnemonic: "BVS"},
	{Opcode: 0x71, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).adc, Addressing: (*CPU).indirectIndexedY, Mnemonic: "ADC"},
	{Opcode: 0x72, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x73, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x74, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x75, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).adc, Addressing: (*CPU).zeroPageX, Mnemonic: "ADC"},
	{Opcode: 0x76, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).ror, Addressing: (*CPU).zeroPageX, Mnemonic: "ROR"},
	{Opcode: 0x77, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x78, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).sei, Addressing: (*CPU).implied, Mnemonic: "SEI"},
	{Opcode: 0x79, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).adc, Addressing: (*CPU).absoluteY, Mnemonic: "ADC"},
	{Opcode: 0x7A, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x7B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x7C, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x7D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).adc, Addressing: (*CPU).absoluteX, Mnemonic: "ADC"},
	{Opcode: 0x7E, Length: 3, Cycles: 7, Documented: true, Instruction: (*CPU).ror, Addressing: (*CPU).absoluteX, Mnemonic: "ROR"},
	{Opcode: 0x7F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x80, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x81, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).sta, Addressing: (*CPU).indexedIndirectX, Mnemonic: "STA"},
	{Opcode: 0x82, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x83, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x84, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).sty, Addressing: (*CPU).zeroPage, Mnemonic: "STY"},
	{Opcode: 0x85, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).sta, Addressing: (*CPU).zeroPage, Mnemonic: "STA"},
	{Opcode: 0x86, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).stx, Addressing: (*CPU).zeroPage, Mnemonic: "STX"},
	{Opcode: 0x87, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x88, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).dey, Addressing: (*CPU).implied, Mnemonic: "DEY"},
	{Opcode: 0x89, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x8A, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).txa, Addressing: (*CPU).implied, Mnemonic: "TXA"},
	{Opcode: 0x8B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x8C, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).sty, Addressing: (*CPU).absolute, Mnemonic: "STY"},
	{Opcode: 0x8D, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).sta, Addressing: (*CPU).absolute, Mnemonic: "STA"},
	{Opcode: 0x8E, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).stx, Addressing: (*CPU).absolute, Mnemonic: "STX"},
	{Opcode: 0x8F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x90, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).bcc, Addressing: (*CPU).implied, Mnemonic: "BCC"},
	{Opcode: 0x91, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).sta, Addressing: (*CPU).indirectIndexedY, Mnemonic: "STA"},
	{Opcode: 0x92, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x93, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x94, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).sty, Addressing: (*CPU).zeroPageX, Mnemonic: "STY"},
	{Opcode: 0x95, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).sta, Addressing: (*CPU).zeroPageX, Mnemonic: "STA"},
	{Opcode: 0x96, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).stx, Addressing: (*CPU).zeroPageY, Mnemonic: "STX"},
	{Opcode: 0x97, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x98, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).tya, Addressing: (*CPU).implied, Mnemonic: "TYA"},
	{Opcode: 0x99, Length: 3, Cycles: 5, Documented: true, Instruction: (*CPU).sta, Addressing: (*CPU).absoluteY, Mnemonic: "STA"},
	{Opcode: 0x9A, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).txs, Addressing: (*CPU).implied, Mnemonic: "TXS"},
	{Opcode: 0x9B, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x9C, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x9D, Length: 3, Cycles: 5, Documented: true, Instruction: (*CPU).sta, Addressing: (*CPU).absoluteX, Mnemonic: "STA"},
	{Opcode: 0x9E, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0x9F, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xA0, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).ldy, Addressing: (*CPU).immediate, Mnemonic: "LDY"},
	{Opcode: 0xA1, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).lda, Addressing: (*CPU).indexedIndirectX, Mnemonic: "LDA"},
	{Opcode: 0xA2, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).ldx, Addressing: (*CPU).immediate, Mnemonic: "LDX"},
	{Opcode: 0xA3, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xA4, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).ldy, Addressing: (*CPU).zeroPage, Mnemonic: "LDY"},
	{Opcode: 0xA5, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).lda, Addressing: (*CPU).zeroPage, Mnemonic: "LDA"},
	{Opcode: 0xA6, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).ldx, Addressing: (*CPU).zeroPage, Mnemonic: "LDX"},
	{Opcode: 0xA7, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xA8, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).tay, Addressing: (*CPU).implied, Mnemonic: "TAY"},
	{Opcode: 0xA9, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).lda, Addressing: (*CPU).immediate, Mnemonic: "LDA"},
	{Opcode: 0xAA, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).tax, Addressing: (*CPU).implied, Mnemonic: "TAX"},
	{Opcode: 0xAB, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xAC, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).ldy, Addressing: (*CPU).absolute, Mnemonic: "LDY"},
	{Opcode: 0xAD, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).lda, Addressing: (*CPU).absolute, Mnemonic: "LDA"},
	{Opcode: 0xAE, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).ldx, Addressing: (*CPU).absolute, Mnemonic: "LDX"},
	{Opcode: 0xAF, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xB0, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).bcs, Addressing: (*CPU).implied, Mnemonic: "BCS"},
	{Opcode: 0xB1, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).lda, Addressing: (*CPU).indirectIndexedY, Mnemonic: "LDA"},
	{Opcode: 0xB2, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xB3, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xB4, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).ldy, Addressing: (*CPU).zeroPageX, Mnemonic: "LDY"},
	{Opcode: 0xB5, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).lda, Addressing: (*CPU).zeroPageX, Mnemonic: "LDA"},
	{Opcode: 0xB6, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).ldx, Addressing: (*CPU).zeroPageY, Mnemonic: "LDX"},
	{Opcode: 0xB7, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xB8, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).clv, Addressing: (*CPU).implied, Mnemonic: "CLV"},
	{Opcode: 0xB9, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).lda, Addressing: (*CPU).absoluteY, Mnemonic: "LDA"},
	{Opcode: 0xBA, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).tsx, Addressing: (*CPU).implied, Mnemonic: "TSX"},
	{Opcode: 0xBB, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xBC, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).ldy, Addressing: (*CPU).absoluteX, Mnemonic: "LDY"},
	{Opcode: 0xBD, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).lda, Addressing: (*CPU).absoluteX, Mnemonic: "LDA"},
	{Opcode: 0xBE, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).ldx, Addressing: (*CPU).absoluteY, Mnemonic: "LDX"},
	{Opcode: 0xBF, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xC0, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).cpy, Addressing: (*CPU).immediate, Mnemonic: "CPY"},
	{Opcode: 0xC1, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).cmp, Addressing: (*CPU).indexedIndirectX, Mnemonic: "CMP"},
	{Opcode: 0xC2, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xC3, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xC4, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).cpy, Addressing: (*CPU).zeroPage, Mnemonic: "CPY"},
	{Opcode: 0xC5, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).cmp, Addressing: (*CPU).zeroPage, Mnemonic: "CMP"},
	{Opcode: 0xC6, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).dec, Addressing: (*CPU).zeroPage, Mnemonic: "DEC"},
	{Opcode: 0xC7, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xC8, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).iny, Addressing: (*CPU).implied, Mnemonic: "INY"},
	{Opcode: 0xC9, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).cmp, Addressing: (*CPU).immediate, Mnemonic: "CMP"},
	{Opcode: 0xCA, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).dex, Addressing: (*CPU).implied, Mnemonic: "DEX"},
	{Opcode: 0xCB, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xCC, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).cpy, Addressing: (*CPU).absolute, Mnemonic: "CPY"},
	{Opcode: 0xCD, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).cmp, Addressing: (*CPU).absolute, Mnemonic: "CMP"},
	{Opcode: 0xCE, Length: 3, Cycles: 6, Documented: true, Instruction: (*CPU).dec, Addressing: (*CPU).absolute, Mnemonic: "DEC"},
	{Opcode: 0xCF, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xD0, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).bne, Addressing: (*CPU).implied, Mnemonic: "BNE"},
	{Opcode: 0xD1, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).cmp, Addressing: (*CPU).indirectIndexedY, Mnemonic: "CMP"},
	{Opcode: 0xD2, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xD3, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xD4, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xD5, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).cmp, Addressing: (*CPU).zeroPageX, Mnemonic: "CMP"},
	{Opcode: 0xD6, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).dec, Addressing: (*CPU).zeroPageX, Mnemonic: "DEC"},
	{Opcode: 0xD7, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xD8, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).cld, Addressing: (*CPU).implied, Mnemonic: "CLD"},
	{Opcode: 0xD9, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).cmp, Addressing: (*CPU).absoluteY, Mnemonic: "CMP"},
	{Opcode: 0xDA, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xDB, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xDC, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xDD, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).cmp, Addressing: (*CPU).absoluteX, Mnemonic: "CMP"},
	{Opcode: 0xDE, Length: 3, Cycles: 7, Documented: true, Instruction: (*CPU).dec, Addressing: (*CPU).absoluteX, Mnemonic: "DEC"},
	{Opcode: 0xDF, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xE0, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).cpx, Addressing: (*CPU).immediate, Mnemonic: "CPX"},
	{Opcode: 0xE1, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).sbc, Addressing: (*CPU).indexedIndirectX, Mnemonic: "SBC"},
	{Opcode: 0xE2, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xE3, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xE4, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).cpx, Addressing: (*CPU).zeroPage, Mnemonic: "CPX"},
	{Opcode: 0xE5, Length: 2, Cycles: 3, Documented: true, Instruction: (*CPU).sbc, Addressing: (*CPU).zeroPage, Mnemonic: "SBC"},
	{Opcode: 0xE6, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).inc, Addressing: (*CPU).zeroPage, Mnemonic: "INC"},
	{Opcode: 0xE7, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xE8, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).inx, Addressing: (*CPU).implied, Mnemonic: "INX"},
	{Opcode: 0xE9, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).sbc, Addressing: (*CPU).immediate, Mnemonic: "SBC"},
	{Opcode: 0xEA, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).nop, Addressing: (*CPU).implied, Mnemonic: "NOP"},
	{Opcode: 0xEB, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xEC, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).cpx, Addressing: (*CPU).absolute, Mnemonic: "CPX"},
	{Opcode: 0xED, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).sbc, Addressing: (*CPU).absolute, Mnemonic: "SBC"},
	{Opcode: 0xEE, Length: 3, Cycles: 6, Documented: true, Instruction: (*CPU).inc, Addressing: (*CPU).absolute, Mnemonic: "INC"},
	{Opcode: 0xEF, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xF0, Length: 2, Cycles: 2, Documented: true, Instruction: (*CPU).beq, Addressing: (*CPU).implied, Mnemonic: "BEQ"},
	{Opcode: 0xF1, Length: 2, Cycles: 5, Documented: true, Instruction: (*CPU).sbc, Addressing: (*CPU).indirectIndexedY, Mnemonic: "SBC"},
	{Opcode: 0xF2, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xF3, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xF4, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xF5, Length: 2, Cycles: 4, Documented: true, Instruction: (*CPU).sbc, Addressing: (*CPU).zeroPageX, Mnemonic: "SBC"},
	{Opcode: 0xF6, Length: 2, Cycles: 6, Documented: true, Instruction: (*CPU).inc, Addressing: (*CPU).zeroPageX, Mnemonic: "INC"},
	{Opcode: 0xF7, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xF8, Length: 1, Cycles: 2, Documented: true, Instruction: (*CPU).sed, Addressing: (*CPU).implied, Mnemonic: "SED"},
	{Opcode: 0xF9, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).sbc, Addressing: (*CPU).absoluteY, Mnemonic: "SBC"},
	{Opcode: 0xFA, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xFB, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xFC, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
	{Opcode: 0xFD, Length: 3, Cycles: 4, Documented: true, Instruction: (*CPU).sbc, Addressing: (*CPU).absoluteX, Mnemonic: "SBC"},
	{Opcode: 0xFE, Length: 3, Cycles: 7, Documented: true, Instruction: (*CPU).inc, Addressing: (*CPU).absoluteX, Mnemonic: "INC"},
	{Opcode: 0xFF, Length: 1, Cycles: 0, Documented: false, Instruction: (*CPU).undoc, Addressing: (*CPU).implied, Mnemonic: "XXX"},
}
