// Seed: 2998081054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wor id_1;
  wire id_5;
  assign id_1 = 1;
  assign id_3 = id_5;
endmodule
module module_0 #(
    parameter id_4 = 32'd61,
    parameter id_5 = 32'd62
) (
    input tri id_0,
    output tri0 id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 _id_4,
    input wor _id_5,
    output wor module_1,
    input supply0 id_7,
    output supply0 id_8,
    input supply0 id_9
);
  assign id_8 = -1'b0;
  assign id_2 = 1;
  wire  [-1 : id_5] id_11;
  logic [ 1 : id_4] id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_12
  );
  wire id_13;
endmodule
