Time resolution is 1 ps
cycle grp ret|    head0 rdy done shd strt op  lay |
----------------------------------------------------------------
0   0 ret:0 |     IDLE  1   0    1   0       -   0 |
1   0 ret:0 |     IDLE  1   0    1   0       -   0 |
2   0 ret:0 |     IDLE  1   0    1   0       -   0 |
3   0 ret:0 |     IDLE  1   0    1   0       -   0 |
4   0 ret:0 |     IDLE  1   0    1   0       -   0 |
5   0 ret:0 |        Q  0   0    1   0       -   0 |
6   0 ret:x |        Q  1   0    1   0       -   0 |
7   0 ret:x |        Q  1   0    0   0       -   0 |
8   0 ret:x |        Q  1   0    0   0       -   0 |
9   0 ret:0 |        Q  1   0    0   0       -   0 |
10   0 ret:0 |        Q  1   0    0   0       -   0 |
11   0 ret:0 |        Q  1   0    0   0       -   0 |
12   0 ret:0 |        Q  1   0    0   1       Q   0 |
13   0 ret:x |        Q  0   0    0   0       Q   0 |
14   0 ret:x |        Q  0   0    0   0       Q   0 |
15   0 ret:x |        Q  0   0    0   0       Q   0 |
16   0 ret:0 |        Q  0   1    0   0       Q   0 |
17   0 ret:0 |        Q  1   1    0   0       -   0 |
18   0 ret:0 |        Q  1   1    0   0       -   0 |
19   0 ret:0 |        Q  1   0    0   0       -   0 |
20   0 ret:0 |        K  1   1    0   0       -   0 |
21   0 ret:x |        K  1   0    0   0       -   0 |
22   0 ret:x |        K  1   0    0   0       -   0 |
23   0 ret:x |        K  1   0    0   0       -   0 |
24   0 ret:0 |        K  1   0    0   0       -   0 |
25   0 ret:0 |        K  1   0    0   0       -   0 |
26   0 ret:0 |        K  1   0    0   0       -   0 |
27   0 ret:0 |        K  1   0    0   1       K   0 |
28   0 ret:x |        K  0   0    0   0       K   0 |
29   0 ret:x |        K  0   0    0   0       K   0 |
30   0 ret:x |        K  0   0    0   0       K   0 |
31   0 ret:0 |        K  0   1    0   0       K   0 |
32   0 ret:0 |        K  1   1    0   0       -   0 |
33   0 ret:0 |        K  1   1    0   0       -   0 |
34   0 ret:0 |        K  1   0    0   0       -   0 |
35   0 ret:0 |     K_RQ  1   1    0   0       -   0 |
36   0 ret:x |     K_RQ  1   0    0   0       -   0 |
37   0 ret:x |     K_RQ  1   0    0   0       -   0 |
38   0 ret:x |     K_RQ  1   0    0   0       -   0 |
39   0 ret:0 |     K_RQ  1   0    0   0       -   0 |
40   0 ret:0 |     K_RQ  1   0    0   0       -   0 |
41   0 ret:0 |     K_RQ  1   0    0   0       -   0 |
42   0 ret:0 |     K_WB  1   0    0   0       -   0 |
43   0 ret:x |     K_WB  1   0    0   0       -   0 |
44   0 ret:x |     K_WB  1   0    0   0       -   0 |
45   0 ret:x |     K_WB  1   0    0   0       -   0 |
46   0 ret:0 |     K_WB  1   0    0   0       -   0 |
47   0 ret:0 |     K_WB  1   0    0   0       -   0 |
48   0 ret:0 |     K_WB  1   0    0   0       -   0 |
49   0 ret:0 |        V  1   0    0   0       -   0 |
50   0 ret:x |        V  1   0    0   0       -   0 |
51   0 ret:x |        V  1   0    0   0       -   0 |
52   0 ret:x |        V  1   0    0   0       -   0 |
53   0 ret:0 |        V  1   0    0   0       -   0 |
54   0 ret:0 |        V  1   0    0   0       -   0 |
55   0 ret:0 |        V  1   0    0   0       -   0 |
56   0 ret:0 |        V  1   0    0   1       V   0 |
57   0 ret:x |        V  0   0    0   0       V   0 |
58   0 ret:x |        V  0   0    0   0       V   0 |
59   0 ret:x |        V  0   0    0   0       V   0 |
60   0 ret:0 |        V  0   1    0   0       V   0 |
61   0 ret:0 |        V  1   1    0   0       -   0 |
62   0 ret:0 |        V  1   1    0   0       -   0 |
63   0 ret:0 |        V  1   0    0   0       -   0 |
64   0 ret:0 |     V_RQ  1   1    0   0       -   0 |
65   0 ret:x |     V_RQ  1   0    0   0       -   0 |
66   0 ret:x |     V_RQ  1   0    0   0       -   0 |
67   0 ret:x |     V_RQ  1   0    0   0       -   0 |
68   0 ret:0 |     V_RQ  1   0    0   0       -   0 |
69   0 ret:0 |     V_RQ  1   0    0   0       -   0 |
70   0 ret:0 |     V_RQ  1   0    0   0       -   0 |
71   0 ret:0 |     V_WB  1   0    0   0       -   0 |
72   0 ret:x |     V_WB  1   0    0   0       -   0 |
73   0 ret:x |     V_WB  1   0    0   0       -   0 |
74   0 ret:x |     V_WB  1   0    0   0       -   0 |
75   0 ret:0 |     V_WB  1   0    0   0       -   0 |
76   0 ret:0 |     V_WB  1   0    0   0       -   0 |
77   0 ret:0 |     V_WB  1   0    0   0       -   0 |
78   0 ret:0 |     RQ_Q  1   0    0   0       -   0 |
79   0 ret:x |     RQ_Q  1   0    0   0       -   0 |
80   0 ret:x |     RQ_Q  1   0    0   0       -   0 |
81   0 ret:x |     RQ_Q  1   0    0   0       -   0 |
82   0 ret:0 |     RQ_Q  1   0    0   0       -   0 |
83   0 ret:0 |     RQ_Q  1   0    0   0       -   0 |
84   0 ret:0 |     RQ_Q  1   0    0   0       -   0 |
85   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
86   0 ret:x |  ATT_SCO  1   0    0   0       -   0 |
87   0 ret:x |  ATT_SCO  1   0    0   0       -   0 |
88   0 ret:x |  ATT_SCO  1   0    0   0       -   0 |
89   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
90   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
91   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
92   0 ret:0 |  ATT_SCO  1   0    0   1     SCO   0 |
93   0 ret:x |  ATT_SCO  0   0    0   0     SCO   0 |
94   0 ret:x |  ATT_SCO  0   0    0   0     SCO   0 |
95   0 ret:x |  ATT_SCO  0   0    0   0     SCO   0 |
96   0 ret:0 |  ATT_SCO  0   1    0   0     SCO   0 |
cycle grp ret|    head0 rdy done shd strt op  lay |
----------------------------------------------------------------
0   0 ret:0 |     IDLE  1   0    1   0       -   0 |
1   0 ret:0 |     IDLE  1   0    1   0       -   0 |
2   0 ret:0 |     IDLE  1   0    1   0       -   0 |
3   0 ret:0 |     IDLE  1   0    1   0       -   0 |
4   0 ret:0 |     IDLE  1   0    1   0       -   0 |
5   0 ret:0 |        Q  0   0    1   0       -   0 |
6   0 ret:x |        Q  1   0    1   0       -   0 |
7   0 ret:x |        Q  1   0    0   0       -   0 |
8   0 ret:x |        Q  1   0    0   0       -   0 |
9   0 ret:0 |        Q  1   0    0   0       -   0 |
10   0 ret:0 |        Q  1   0    0   0       -   0 |
11   0 ret:0 |        Q  1   0    0   0       -   0 |
12   0 ret:0 |        Q  1   0    0   1       Q   0 |
13   0 ret:x |        Q  0   0    0   0       Q   0 |
14   0 ret:x |        Q  0   0    0   0       Q   0 |
15   0 ret:x |        Q  0   0    0   0       Q   0 |
16   0 ret:0 |        Q  0   1    0   0       Q   0 |
17   0 ret:0 |        Q  1   1    0   0       -   0 |
18   0 ret:0 |        Q  1   1    0   0       -   0 |
19   0 ret:0 |        Q  1   0    0   0       -   0 |
20   0 ret:0 |        K  1   1    0   0       -   0 |
21   0 ret:x |        K  1   0    0   0       -   0 |
22   0 ret:x |        K  1   0    0   0       -   0 |
23   0 ret:x |        K  1   0    0   0       -   0 |
24   0 ret:0 |        K  1   0    0   0       -   0 |
25   0 ret:0 |        K  1   0    0   0       -   0 |
26   0 ret:0 |        K  1   0    0   0       -   0 |
27   0 ret:0 |        K  1   0    0   1       K   0 |
28   0 ret:x |        K  0   0    0   0       K   0 |
29   0 ret:x |        K  0   0    0   0       K   0 |
30   0 ret:x |        K  0   0    0   0       K   0 |
31   0 ret:0 |        K  0   1    0   0       K   0 |
32   0 ret:0 |        K  1   1    0   0       -   0 |
33   0 ret:0 |        K  1   1    0   0       -   0 |
34   0 ret:0 |        K  1   0    0   0       -   0 |
35   0 ret:0 |     K_RQ  1   1    0   0       -   0 |
36   0 ret:x |     K_RQ  1   0    0   0       -   0 |
37   0 ret:x |     K_RQ  1   0    0   0       -   0 |
38   0 ret:x |     K_RQ  1   0    0   0       -   0 |
39   0 ret:0 |     K_RQ  1   0    0   0       -   0 |
40   0 ret:0 |     K_RQ  1   0    0   0       -   0 |
41   0 ret:0 |     K_RQ  1   0    0   0       -   0 |
42   0 ret:0 |     K_WB  1   0    0   0       -   0 |
43   0 ret:x |     K_WB  1   0    0   0       -   0 |
44   0 ret:x |     K_WB  1   0    0   0       -   0 |
45   0 ret:x |     K_WB  1   0    0   0       -   0 |
46   0 ret:0 |     K_WB  1   0    0   0       -   0 |
47   0 ret:0 |     K_WB  1   0    0   0       -   0 |
48   0 ret:0 |     K_WB  1   0    0   0       -   0 |
49   0 ret:0 |        V  1   0    0   0       -   0 |
50   0 ret:x |        V  1   0    0   0       -   0 |
51   0 ret:x |        V  1   0    0   0       -   0 |
52   0 ret:x |        V  1   0    0   0       -   0 |
53   0 ret:0 |        V  1   0    0   0       -   0 |
54   0 ret:0 |        V  1   0    0   0       -   0 |
55   0 ret:0 |        V  1   0    0   0       -   0 |
56   0 ret:0 |        V  1   0    0   1       V   0 |
57   0 ret:x |        V  0   0    0   0       V   0 |
58   0 ret:x |        V  0   0    0   0       V   0 |
59   0 ret:x |        V  0   0    0   0       V   0 |
60   0 ret:0 |        V  0   1    0   0       V   0 |
61   0 ret:0 |        V  1   1    0   0       -   0 |
62   0 ret:0 |        V  1   1    0   0       -   0 |
63   0 ret:0 |        V  1   0    0   0       -   0 |
64   0 ret:0 |     V_RQ  1   1    0   0       -   0 |
65   0 ret:x |     V_RQ  1   0    0   0       -   0 |
66   0 ret:x |     V_RQ  1   0    0   0       -   0 |
67   0 ret:x |     V_RQ  1   0    0   0       -   0 |
68   0 ret:0 |     V_RQ  1   0    0   0       -   0 |
69   0 ret:0 |     V_RQ  1   0    0   0       -   0 |
70   0 ret:0 |     V_RQ  1   0    0   0       -   0 |
71   0 ret:0 |     V_WB  1   0    0   0       -   0 |
72   0 ret:x |     V_WB  1   0    0   0       -   0 |
73   0 ret:x |     V_WB  1   0    0   0       -   0 |
74   0 ret:x |     V_WB  1   0    0   0       -   0 |
75   0 ret:0 |     V_WB  1   0    0   0       -   0 |
76   0 ret:0 |     V_WB  1   0    0   0       -   0 |
77   0 ret:0 |     V_WB  1   0    0   0       -   0 |
78   0 ret:0 |     RQ_Q  1   0    0   0       -   0 |
79   0 ret:x |     RQ_Q  1   0    0   0       -   0 |
80   0 ret:x |     RQ_Q  1   0    0   0       -   0 |
81   0 ret:x |     RQ_Q  1   0    0   0       -   0 |
82   0 ret:0 |     RQ_Q  1   0    0   0       -   0 |
83   0 ret:0 |     RQ_Q  1   0    0   0       -   0 |
84   0 ret:0 |     RQ_Q  1   0    0   0       -   0 |
85   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
86   0 ret:x |  ATT_SCO  1   0    0   0       -   0 |
87   0 ret:x |  ATT_SCO  1   0    0   0       -   0 |
88   0 ret:x |  ATT_SCO  1   0    0   0       -   0 |
89   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
90   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
91   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
92   0 ret:0 |  ATT_SCO  1   0    0   1     SCO   0 |
93   0 ret:x |  ATT_SCO  0   0    0   0     SCO   0 |
94   0 ret:x |  ATT_SCO  0   0    0   0     SCO   0 |
95   0 ret:x |  ATT_SCO  0   0    0   0     SCO   0 |
96   0 ret:0 |  ATT_SCO  0   1    0   0     SCO   0 |
97   0 ret:0 |  ATT_SCO  1   1    0   0       -   0 |
98   0 ret:0 |  ATT_SCO  1   1    0   0       -   0 |
99   0 ret:0 |  ATT_SCO  1   0    0   0       -   0 |
100   0 ret:0 |  VAL_SCL  1   1    0   0       -   0 |
101   0 ret:x |  VAL_SCL  1   0    0   0       -   0 |
102   0 ret:x |  VAL_SCL  1   0    0   0       -   0 |
103   0 ret:x |  VAL_SCL  1   0    0   0       -   0 |
104   0 ret:0 |  VAL_SCL  1   0    0   0       -   0 |
105   0 ret:0 |  VAL_SCL  1   0    0   0       -   0 |
106   0 ret:0 |  VAL_SCL  1   0    0   0       -   0 |
107   0 ret:0 |  VAL_SCL  1   0    0   1     SCL   0 |
108   0 ret:x |  VAL_SCL  0   0    0   0     SCL   0 |
109   0 ret:x |  VAL_SCL  0   0    0   0     SCL   0 |
110   0 ret:x |  VAL_SCL  0   0    0   0     SCL   0 |
111   0 ret:0 |  VAL_SCL  0   1    0   0     SCL   0 |
112   0 ret:0 |  VAL_SCL  1   1    0   0       -   0 |
113   0 ret:0 |  VAL_SCL  1   1    0   0       -   0 |
114   0 ret:0 |  VAL_SCL  1   0    0   0       -   0 |
115   0 ret:0 |     SOFT  1   1    0   0       -   0 |
116   0 ret:x |     SOFT  1   0    0   0       -   0 |
117   0 ret:x |     SOFT  1   0    0   0       -   0 |
118   0 ret:x |     SOFT  1   0    0   0       -   0 |
119   0 ret:0 |     SOFT  1   0    0   0       -   0 |
120   0 ret:0 |     SOFT  1   0    0   0       -   0 |
121   0 ret:0 |     SOFT  1   0    0   0       -   0 |
122   0 ret:0 |     SOFT  1   0    0   1     SFM   0 |
123   0 ret:x |     SOFT  0   0    0   0     SFM   0 |
124   0 ret:x |     SOFT  0   0    0   0     SFM   0 |
125   0 ret:x |     SOFT  0   0    0   0     SFM   0 |
126   0 ret:0 |     SOFT  0   1    0   0     SFM   0 |
127   0 ret:0 |     SOFT  1   1    0   0       -   0 |
128   0 ret:0 |     SOFT  1   1    0   0       -   0 |
129   0 ret:0 |     SOFT  1   0    0   0       -   0 |
130   0 ret:0 |  ATT_VAL  1   1    0   0       -   0 |
131   0 ret:x |  ATT_VAL  1   0    0   0       -   0 |
132   0 ret:x |  ATT_VAL  1   0    0   0       -   0 |
133   0 ret:x |  ATT_VAL  1   0    0   0       -   0 |
134   0 ret:0 |  ATT_VAL  1   0    0   0       -   0 |
135   0 ret:0 |  ATT_VAL  1   0    0   0       -   0 |
136   0 ret:0 |  ATT_VAL  1   0    0   0       -   0 |
137   0 ret:0 |  ATT_VAL  1   0    0   1     VAL   0 |
138   0 ret:x |  ATT_VAL  0   0    0   0     VAL   0 |
139   0 ret:x |  ATT_VAL  0   0    0   0     VAL   0 |
140   0 ret:x |  ATT_VAL  0   0    0   0     VAL   0 |
141   0 ret:0 |  ATT_VAL  0   1    0   0     VAL   0 |
142   0 ret:0 |  ATT_VAL  1   1    0   0       -   0 |
143   0 ret:0 |  ATT_VAL  1   0    0   0       -   0 |
144   0 ret:0 |  ATT_VAL  1   1    0   0       -   0 |
145   0 ret:0 |      RQ2  1   1    0   0       -   0 |
146   0 ret:x |      RQ2  1   0    0   0       -   0 |
147   0 ret:x |      RQ2  1   0    0   0       -   0 |
148   0 ret:x |      RQ2  1   0    0   0       -   0 |
149   0 ret:0 |      RQ2  1   0    0   0       -   0 |
150   0 ret:0 |      RQ2  1   0    0   0       -   0 |
151   0 ret:0 |      RQ2  1   0    0   0       -   0 |
152   0 ret:1 |     DONE  1   0    0   0       -   0 |
All head groups completed by cycle 152
$finish called at time : 1556 ns : File "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/Verilog/drive_group_head_phase_tb.sv" Line 362
