Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr  7 17:39:18 2021
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 61 register/latch pins with no clock driven by root clock pin: UART/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.885        0.000                      0                  170        0.106        0.000                      0                  170        3.750        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.885        0.000                      0                  170        0.106        0.000                      0                  170        3.750        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 A_fifo_pull_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Full_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.856ns (22.646%)  route 2.924ns (77.354%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    top_clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  A_fifo_pull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  A_fifo_pull_reg/Q
                         net (fo=5, routed)           0.703     6.487    FIFO_A/A_fifo_pull
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  FIFO_A/Looped_i_2__0/O
                         net (fo=2, routed)           0.644     7.255    FIFO_A/Looped_i_2__0_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.379 r  FIFO_A/Looped_i_1__0/O
                         net (fo=2, routed)           1.100     8.479    FIFO_A/Looped
    SLICE_X3Y56          LUT3 (Prop_lut3_I0_O)        0.152     8.631 r  FIFO_A/Full_i_1__0/O
                         net (fo=1, routed)           0.477     9.108    FIFO_A/Full_i_1__0_n_0
    SLICE_X3Y55          FDRE                                         r  FIFO_A/Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.605    15.028    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  FIFO_A/Full_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)       -0.275    14.992    FIFO_A/Full_reg
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 FIFO_B/Tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Empty_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.966ns (27.404%)  route 2.559ns (72.596%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  FIFO_B/Tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  FIFO_B/Tail_reg[1]/Q
                         net (fo=17, routed)          0.897     6.642    FIFO_B/Tail[1]
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.299     6.941 r  FIFO_B/Tail[0]_i_1__1/O
                         net (fo=3, routed)           0.686     7.627    FIFO_B/Tail[0]_i_1__1_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I3_O)        0.124     7.751 r  FIFO_B/Empty_i_3__0/O
                         net (fo=1, routed)           0.444     8.195    FIFO_B/Empty0_out
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.124     8.319 r  FIFO_B/Empty_i_1__1/O
                         net (fo=1, routed)           0.532     8.851    FIFO_B/Empty_i_1__1_n_0
    SLICE_X0Y58          FDSE                                         r  FIFO_B/Empty_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.604    15.027    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y58          FDSE                                         r  FIFO_B/Empty_reg/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y58          FDSE (Setup_fdse_C_S)       -0.429    14.837    FIFO_B/Empty_reg
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 FIFO_A/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Empty_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.828ns (24.445%)  route 2.559ns (75.555%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.725     5.328    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  FIFO_A/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  FIFO_A/Head_reg[1]/Q
                         net (fo=24, routed)          0.904     6.688    FIFO_A/Head[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  FIFO_A/Tail[0]_i_1__0/O
                         net (fo=3, routed)           0.516     7.328    FIFO_A/Tail[0]_i_1__0_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.452 r  FIFO_A/Empty_i_3/O
                         net (fo=1, routed)           0.563     8.015    FIFO_A/Empty0_out
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.139 r  FIFO_A/Empty_i_1__0/O
                         net (fo=1, routed)           0.576     8.715    FIFO_A/Empty_i_1__0_n_0
    SLICE_X2Y54          FDSE                                         r  FIFO_A/Empty_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.605    15.028    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X2Y54          FDSE                                         r  FIFO_A/Empty_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y54          FDSE (Setup_fdse_C_S)       -0.524    14.743    FIFO_A/Empty_reg
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Full_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.202ns (32.174%)  route 2.534ns (67.826%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  FIFO_B/Head_reg[1]/Q
                         net (fo=24, routed)          1.183     6.928    FIFO_B/Head[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.299     7.227 r  FIFO_B/Head[1]_i_2__1/O
                         net (fo=5, routed)           0.669     7.895    FIFO_B/Head1__0
    SLICE_X0Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.047 r  FIFO_B/Looped_i_1__1/O
                         net (fo=2, routed)           0.682     8.730    FIFO_B/Looped
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.332     9.062 r  FIFO_B/Full_i_1/O
                         net (fo=1, routed)           0.000     9.062    FIFO_B/Full_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Full_reg/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.029    15.319    FIFO_B/Full_reg
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.842ns (29.899%)  route 1.974ns (70.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  FIFO_B/Head_reg[1]/Q
                         net (fo=24, routed)          1.183     6.928    FIFO_B/Head[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.299     7.227 r  FIFO_B/Head[1]_i_2__1/O
                         net (fo=5, routed)           0.306     7.532    FIFO_B/Head1__0
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.124     7.656 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.486     8.142    FIFO_B/Memory_reg_0_3_6_7/WE
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    FIFO_B/Memory_reg_0_3_6_7/WCLK
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.737    FIFO_B/Memory_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.842ns (29.899%)  route 1.974ns (70.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  FIFO_B/Head_reg[1]/Q
                         net (fo=24, routed)          1.183     6.928    FIFO_B/Head[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.299     7.227 r  FIFO_B/Head[1]_i_2__1/O
                         net (fo=5, routed)           0.306     7.532    FIFO_B/Head1__0
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.124     7.656 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.486     8.142    FIFO_B/Memory_reg_0_3_6_7/WE
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    FIFO_B/Memory_reg_0_3_6_7/WCLK
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.737    FIFO_B/Memory_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.842ns (29.899%)  route 1.974ns (70.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  FIFO_B/Head_reg[1]/Q
                         net (fo=24, routed)          1.183     6.928    FIFO_B/Head[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.299     7.227 r  FIFO_B/Head[1]_i_2__1/O
                         net (fo=5, routed)           0.306     7.532    FIFO_B/Head1__0
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.124     7.656 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.486     8.142    FIFO_B/Memory_reg_0_3_6_7/WE
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    FIFO_B/Memory_reg_0_3_6_7/WCLK
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.737    FIFO_B/Memory_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.842ns (29.899%)  route 1.974ns (70.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  FIFO_B/Head_reg[1]/Q
                         net (fo=24, routed)          1.183     6.928    FIFO_B/Head[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.299     7.227 r  FIFO_B/Head[1]_i_2__1/O
                         net (fo=5, routed)           0.306     7.532    FIFO_B/Head1__0
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.124     7.656 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.486     8.142    FIFO_B/Memory_reg_0_3_6_7/WE
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    FIFO_B/Memory_reg_0_3_6_7/WCLK
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.737    FIFO_B/Memory_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.842ns (29.899%)  route 1.974ns (70.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  FIFO_B/Head_reg[1]/Q
                         net (fo=24, routed)          1.183     6.928    FIFO_B/Head[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.299     7.227 r  FIFO_B/Head[1]_i_2__1/O
                         net (fo=5, routed)           0.306     7.532    FIFO_B/Head1__0
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.124     7.656 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.486     8.142    FIFO_B/Memory_reg_0_3_6_7/WE
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    FIFO_B/Memory_reg_0_3_6_7/WCLK
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.737    FIFO_B/Memory_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 FIFO_B/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.842ns (29.899%)  route 1.974ns (70.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.723     5.326    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  FIFO_B/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  FIFO_B/Head_reg[1]/Q
                         net (fo=24, routed)          1.183     6.928    FIFO_B/Head[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.299     7.227 r  FIFO_B/Head[1]_i_2__1/O
                         net (fo=5, routed)           0.306     7.532    FIFO_B/Head1__0
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.124     7.656 r  FIFO_B/Memory_reg_0_3_0_5_i_1__1/O
                         net (fo=16, routed)          0.486     8.142    FIFO_B/Memory_reg_0_3_6_7/WE
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.603    15.026    FIFO_B/Memory_reg_0_3_6_7/WCLK
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.737    FIFO_B/Memory_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Memory_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_A/Head_reg[0]/Q
                         net (fo=25, routed)          0.315     1.979    FIFO_A/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    FIFO_A/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    FIFO_A/Memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Memory_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_A/Head_reg[0]/Q
                         net (fo=25, routed)          0.315     1.979    FIFO_A/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    FIFO_A/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    FIFO_A/Memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Memory_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_A/Head_reg[0]/Q
                         net (fo=25, routed)          0.315     1.979    FIFO_A/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    FIFO_A/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    FIFO_A/Memory_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Memory_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_A/Head_reg[0]/Q
                         net (fo=25, routed)          0.315     1.979    FIFO_A/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    FIFO_A/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    FIFO_A/Memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Memory_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_A/Head_reg[0]/Q
                         net (fo=25, routed)          0.315     1.979    FIFO_A/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    FIFO_A/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    FIFO_A/Memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Memory_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_A/Head_reg[0]/Q
                         net (fo=25, routed)          0.315     1.979    FIFO_A/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    FIFO_A/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMD32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    FIFO_A/Memory_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Memory_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_A/Head_reg[0]/Q
                         net (fo=25, routed)          0.315     1.979    FIFO_A/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMS32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    FIFO_A/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMS32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y56          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.872    FIFO_A/Memory_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FIFO_A/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_A/Memory_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.887%)  route 0.315ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    FIFO_A/top_clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  FIFO_A/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FIFO_A/Head_reg[0]/Q
                         net (fo=25, routed)          0.315     1.979    FIFO_A/Memory_reg_0_3_0_5/ADDRD0
    SLICE_X2Y56          RAMS32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    FIFO_A/Memory_reg_0_3_0_5/WCLK
    SLICE_X2Y56          RAMS32                                       r  FIFO_A/Memory_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y56          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.872    FIFO_A/Memory_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.842%)  route 0.316ns (69.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  FIFO_B/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  FIFO_B/Head_reg[0]/Q
                         net (fo=25, routed)          0.316     1.978    FIFO_B/Memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_6_7/WCLK
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y59          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    FIFO_B/Memory_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FIFO_B/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_B/Memory_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.842%)  route 0.316ns (69.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.602     1.521    FIFO_B/top_clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  FIFO_B/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  FIFO_B/Head_reg[0]/Q
                         net (fo=25, routed)          0.316     1.978    FIFO_B/Memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.041    FIFO_B/Memory_reg_0_3_6_7/WCLK
    SLICE_X2Y59          RAMD32                                       r  FIFO_B/Memory_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y59          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    FIFO_B/Memory_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y60    C7S/CNT/Q_buf_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y60    C7S/CNT/Q_buf_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y61    C7S/CNT/Q_buf_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y61    C7S/CNT/Q_buf_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y61    C7S/CNT/Q_buf_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y61    C7S/CNT/Q_buf_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y58    C7S/CNT/Q_buf_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y58    C7S/CNT/Q_buf_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y58    C7S/CNT/Q_buf_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     FIFO_A/Memory_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     FIFO_A/Memory_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     FIFO_B/Memory_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     FIFO_B/Memory_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     FIFO_B/Memory_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     FIFO_A/Memory_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     FIFO_A/Memory_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y55     FIFO_A/Memory_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     FIFO_B/Memory_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     FIFO_B/Memory_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     FIFO_B/Memory_reg_0_3_0_5/RAMB/CLK



