{"result": {"query": ":facetid:toc:\"db/conf/iccd/iccd2000.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "185.72"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "94", "@dc": "94", "@oc": "94", "@id": "40552313", "text": ":facetid:toc:db/conf/iccd/iccd2000.bht"}}, "hits": {"@total": "94", "@computed": "94", "@sent": "94", "@first": "0", "hit": [{"@score": "1", "@id": "6073727", "info": {"authors": {"author": [{"@pid": "99/4513", "text": "Sanjive Agarwala"}, {"@pid": "48/5651", "text": "Charles Fuoco"}, {"@pid": "31/9996", "text": "Tim Anderson"}, {"@pid": "54/2267", "text": "Dave Comisky"}, {"@pid": "98/2332", "text": "Christopher Mobley"}]}, "title": "A Multi-Level Memory System Architecture for High-Performance DSP Applications.", "venue": "ICCD", "pages": "408-413", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AgarwalaFACM00", "doi": "10.1109/ICCD.2000.878316", "ee": "https://doi.org/10.1109/ICCD.2000.878316", "url": "https://dblp.org/rec/conf/iccd/AgarwalaFACM00"}, "url": "URL#6073727"}, {"@score": "1", "@id": "6073728", "info": {"authors": {"author": [{"@pid": "31/9996", "text": "Tim Anderson"}, {"@pid": "99/4513", "text": "Sanjive Agarwala"}]}, "title": "Effective Hardware-Based Two-Way Loop Cache for High Performance Low Power Processors.", "venue": "ICCD", "pages": "403-407", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AndersonA00", "doi": "10.1109/ICCD.2000.878315", "ee": "https://doi.org/10.1109/ICCD.2000.878315", "url": "https://dblp.org/rec/conf/iccd/AndersonA00"}, "url": "URL#6073728"}, {"@score": "1", "@id": "6073729", "info": {"authors": {"author": [{"@pid": "b/WaelMBadawy", "text": "Wael M. Badawy"}, {"@pid": "b/MagdyABayoumi", "text": "Magdy A. Bayoumi"}]}, "title": "Low Power Video Object Motion-Tracking Architecture for Very Low Bit Rate Online Video Applications.", "venue": "ICCD", "pages": "533-536", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BadawyB00", "doi": "10.1109/ICCD.2000.878333", "ee": "https://doi.org/10.1109/ICCD.2000.878333", "url": "https://dblp.org/rec/conf/iccd/BadawyB00"}, "url": "URL#6073729"}, {"@score": "1", "@id": "6073730", "info": {"authors": {"author": [{"@pid": "10/3139", "text": "Alfredo Benso"}, {"@pid": "78/1169", "text": "Stefano Di Carlo"}, {"@pid": "00/2669", "text": "Silvia Chiusano"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "67/1693", "text": "Fabio Ricciato"}, {"@pid": "55/510", "text": "Monica Lobetti Bodoni"}, {"@pid": "22/3019", "text": "Maurizio Spadari"}]}, "title": "On Integrating a Proprietary and a Commercial Architecture for Optimal BIST Performances in SoCs.", "venue": "ICCD", "pages": "539-540", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BensoCCPRBS00", "doi": "10.1109/ICCD.2000.878335", "ee": "https://doi.org/10.1109/ICCD.2000.878335", "url": "https://dblp.org/rec/conf/iccd/BensoCCPRBS00"}, "url": "URL#6073730"}, {"@score": "1", "@id": "6073731", "info": {"authors": {"author": [{"@pid": "10/3139", "text": "Alfredo Benso"}, {"@pid": "17/4", "text": "Stefano Martinetto"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "58/621", "text": "Riccardo Mariani"}]}, "title": "An SEU Injection Tool to Evaluate DSP-Based Architectures for Space Applications.", "venue": "ICCD", "pages": "537-538", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BensoMPM00", "doi": "10.1109/ICCD.2000.878334", "ee": "https://doi.org/10.1109/ICCD.2000.878334", "url": "https://dblp.org/rec/conf/iccd/BensoMPM00"}, "url": "URL#6073731"}, {"@score": "1", "@id": "6073732", "info": {"authors": {"author": [{"@pid": "79/2539", "text": "Sudhakar Bobba"}, {"@pid": "28/3945", "text": "Ibrahim N. Hajj"}]}, "title": "Current-Mode Threshold Logic Gates.", "venue": "ICCD", "pages": "235-240", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BobbaH00", "doi": "10.1109/ICCD.2000.878291", "ee": "https://doi.org/10.1109/ICCD.2000.878291", "url": "https://dblp.org/rec/conf/iccd/BobbaH00"}, "url": "URL#6073732"}, {"@score": "1", "@id": "6073733", "info": {"authors": {"author": [{"@pid": "89/806", "text": "Javier D. Bruguera"}, {"@pid": "55/6764", "text": "Tom\u00e1s Lang"}]}, "title": "Multilevel Reverse-Carry Adder.", "venue": "ICCD", "pages": "155-162", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BrugueraL00", "doi": "10.1109/ICCD.2000.878282", "ee": "https://doi.org/10.1109/ICCD.2000.878282", "url": "https://dblp.org/rec/conf/iccd/BrugueraL00"}, "url": "URL#6073733"}, {"@score": "1", "@id": "6073734", "info": {"authors": {"author": [{"@pid": "93/903", "text": "Martin Burtscher"}, {"@pid": "z/BGZorn", "text": "Benjamin G. Zorn"}]}, "title": "Hybridizing and Coalescing Load Value Predictors.", "venue": "ICCD", "pages": "81-92", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BurtscherZ00", "doi": "10.1109/ICCD.2000.878272", "ee": "https://doi.org/10.1109/ICCD.2000.878272", "url": "https://dblp.org/rec/conf/iccd/BurtscherZ00"}, "url": "URL#6073734"}, {"@score": "1", "@id": "6073735", "info": {"authors": {"author": [{"@pid": "99/6719", "text": "Srihari Cadambi"}, {"@pid": "g/SCGoldstein", "text": "Seth Copen Goldstein"}]}, "title": "Efficient Place and Route for Pipeline Reconfigurable Architectures.", "venue": "ICCD", "pages": "423-429", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/CadambiG00", "doi": "10.1109/ICCD.2000.878318", "ee": "https://doi.org/10.1109/ICCD.2000.878318", "url": "https://dblp.org/rec/conf/iccd/CadambiG00"}, "url": "URL#6073735"}, {"@score": "1", "@id": "6073736", "info": {"authors": {"author": [{"@pid": "77/6336", "text": "Qiang Cao"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}, {"@pid": "j/HVJagadish", "text": "H. V. Jagadish"}]}, "title": "Unified Fine-Granularity Buffering of Index and Data: Approach and Implementation.", "venue": "ICCD", "pages": "175-186", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/CaoTJ00", "doi": "10.1109/ICCD.2000.878284", "ee": "https://doi.org/10.1109/ICCD.2000.878284", "url": "https://dblp.org/rec/conf/iccd/CaoTJ00"}, "url": "URL#6073736"}, {"@score": "1", "@id": "6073737", "info": {"authors": {"author": [{"@pid": "47/1646", "text": "Wander O. Ces\u00e1rio"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}, {"@pid": "28/2396", "text": "Zoltan Sugar"}, {"@pid": "36/130", "text": "Imed Moussa"}]}, "title": "Rethinking Behavioral Synthesis for a Better Integration within Existing Design Flows.", "venue": "ICCD", "pages": "513-518", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/CesarioJSM00", "doi": "10.1109/ICCD.2000.878330", "ee": "https://doi.org/10.1109/ICCD.2000.878330", "url": "https://dblp.org/rec/conf/iccd/CesarioJSM00"}, "url": "URL#6073737"}, {"@score": "1", "@id": "6073738", "info": {"authors": {"author": [{"@pid": "30/3984", "text": "J. Morris Chang"}, {"@pid": "72/4170", "text": "Witawas Srisa-an"}, {"@pid": "65/6293", "text": "Chia-Tien Dan Lo"}]}, "title": "Architectural Support for Dynamic Memory Management.", "venue": "ICCD", "pages": "99-104", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChangSL00", "doi": "10.1109/ICCD.2000.878274", "ee": "https://doi.org/10.1109/ICCD.2000.878274", "url": "https://dblp.org/rec/conf/iccd/ChangSL00"}, "url": "URL#6073738"}, {"@score": "1", "@id": "6073739", "info": {"authors": {"author": [{"@pid": "43/5213", "text": "Haizhou Chen"}, {"@pid": "16/5814", "text": "Bing Lu"}, {"@pid": "d/DingZhuDu", "text": "Ding-Zhu Du"}]}, "title": "Static Timing Analysis with False Paths.", "venue": "ICCD", "pages": "541-544", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChenLD00", "doi": "10.1109/ICCD.2000.878336", "ee": "https://doi.org/10.1109/ICCD.2000.878336", "url": "https://dblp.org/rec/conf/iccd/ChenLD00"}, "url": "URL#6073739"}, {"@score": "1", "@id": "6073740", "info": {"authors": {"author": [{"@pid": "56/6030", "text": "Yi-Kan Cheng"}, {"@pid": "82/6346", "text": "David Bearden"}, {"@pid": "66/1464", "text": "Kanti Suryadevara"}]}, "title": "Application-Based, Transistor-Level Full-Chip Power Analysis for 700 MHz PowerPCTM Microprocessor.", "venue": "ICCD", "pages": "215-220", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChengBS00", "doi": "10.1109/ICCD.2000.878288", "ee": "https://doi.org/10.1109/ICCD.2000.878288", "url": "https://dblp.org/rec/conf/iccd/ChengBS00"}, "url": "URL#6073740"}, {"@score": "1", "@id": "6073741", "info": {"authors": {"author": [{"@pid": "67/1017", "text": "Jih-Ching Chiu"}, {"@pid": "16/6166", "text": "I-Huan Huang"}, {"@pid": "70/4576", "text": "Chung-Ping Chung"}]}, "title": "Design of Instruction Stream Buffer with Trace Support for X86 Processors.", "venue": "ICCD", "pages": "294-299", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChiuHC00", "doi": "10.1109/ICCD.2000.878299", "ee": "https://doi.org/10.1109/ICCD.2000.878299", "url": "https://dblp.org/rec/conf/iccd/ChiuHC00"}, "url": "URL#6073741"}, {"@score": "1", "@id": "6073742", "info": {"authors": {"author": [{"@pid": "23/3624", "text": "Hoon Choi"}, {"@pid": "07/6454", "text": "Myung-Kyoon Yim"}, {"@pid": "46/985", "text": "Jae Young Lee"}, {"@pid": "20/2426", "text": "Byeong-Whee Yun"}, {"@pid": "33/1901", "text": "Yun-Tae Lee"}]}, "title": "Formal Verification of an Industrial System-on-a-Chip.", "venue": "ICCD", "pages": "453-458", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChoiYLYL00", "doi": "10.1109/ICCD.2000.878322", "ee": "https://doi.org/10.1109/ICCD.2000.878322", "url": "https://dblp.org/rec/conf/iccd/ChoiYLYL00"}, "url": "URL#6073742"}, {"@score": "1", "@id": "6073743", "info": {"authors": {"author": [{"@pid": "75/5464", "text": "Yul Chu"}, {"@pid": "04/5309", "text": "Mabo Robert Ito"}]}, "title": "A 2-Way Thrashing-Avoidance Cache (TAC): An Efficient Instruction Cache Scheme for Object-Oriented Languages.", "venue": "ICCD", "pages": "93-98", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChuI00", "doi": "10.1109/ICCD.2000.878273", "ee": "https://doi.org/10.1109/ICCD.2000.878273", "url": "https://dblp.org/rec/conf/iccd/ChuI00"}, "url": "URL#6073743"}, {"@score": "1", "@id": "6073744", "info": {"authors": {"author": [{"@pid": "59/1410", "text": "Michael Cogswell"}, {"@pid": "38/2737", "text": "Don Pearl"}, {"@pid": "07/6521", "text": "James Sage"}, {"@pid": "75/4422", "text": "Alan Troidl"}]}, "title": "An Automatic Validation Methodology for Logic BIST in High Performance VLSI Design.", "venue": "ICCD", "pages": "473-478", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/CogswellPST00", "doi": "10.1109/ICCD.2000.878325", "ee": "https://doi.org/10.1109/ICCD.2000.878325", "url": "https://dblp.org/rec/conf/iccd/CogswellPST00"}, "url": "URL#6073744"}, {"@score": "1", "@id": "6073745", "info": {"authors": {"author": [{"@pid": "54/2267", "text": "Dave Comisky"}, {"@pid": "99/4513", "text": "Sanjive Agarwala"}, {"@pid": "48/5651", "text": "Charles Fuoco"}]}, "title": "A Scalable High-Performance DMA Architecture for DSP Applications.", "venue": "ICCD", "pages": "414-419", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ComiskyAF00", "doi": "10.1109/ICCD.2000.878317", "ee": "https://doi.org/10.1109/ICCD.2000.878317", "url": "https://dblp.org/rec/conf/iccd/ComiskyAF00"}, "url": "URL#6073745"}, {"@score": "1", "@id": "6073746", "info": {"authors": {"author": {"@pid": "72/1855", "text": "G\u00fclbin Ezer"}}, "title": "Xtensa with User Defined DSP Coprocessor Microarchitectures.", "venue": "ICCD", "pages": "335-342", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Ezer00", "doi": "10.1109/ICCD.2000.878305", "ee": "https://doi.org/10.1109/ICCD.2000.878305", "url": "https://dblp.org/rec/conf/iccd/Ezer00"}, "url": "URL#6073746"}, {"@score": "1", "@id": "6073747", "info": {"authors": {"author": [{"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "14/4135", "text": "Alessandro Fin"}, {"@pid": "50/2089", "text": "Franco Fummi"}]}, "title": "An Application of Genetic Algorithms and BDDs to Functional Testing.", "venue": "ICCD", "pages": "48-56", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FerrandiSFF00", "doi": "10.1109/ICCD.2000.878268", "ee": "https://doi.org/10.1109/ICCD.2000.878268", "url": "https://dblp.org/rec/conf/iccd/FerrandiSFF00"}, "url": "URL#6073747"}, {"@score": "1", "@id": "6073748", "info": {"authors": {"author": [{"@pid": "03/4242", "text": "Lars Friebe"}, {"@pid": "82/4102", "text": "Yoshikazu Yabe"}, {"@pid": "89/1208", "text": "Masato Motomura"}]}, "title": "A Study of Channeled DRAM Memory Architectures.", "venue": "ICCD", "pages": "261-266", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FriebeYM00", "doi": "10.1109/ICCD.2000.878295", "ee": "https://doi.org/10.1109/ICCD.2000.878295", "url": "https://dblp.org/rec/conf/iccd/FriebeYM00"}, "url": "URL#6073748"}, {"@score": "1", "@id": "6073749", "info": {"authors": {"author": {"@pid": "13/6065", "text": "Dirk Friebel"}}, "title": "On the Road to a Mobile Information Society.", "venue": "ICCD", "pages": "3-", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Friebel00", "doi": "10.1109/ICCD.2000.878262", "ee": "https://doi.org/10.1109/ICCD.2000.878262", "url": "https://dblp.org/rec/conf/iccd/Friebel00"}, "url": "URL#6073749"}, {"@score": "1", "@id": "6073750", "info": {"authors": {"author": [{"@pid": "f/StephenBFurber", "text": "Stephen B. Furber"}, {"@pid": "09/1471", "text": "David A. Edwards"}, {"@pid": "60/4660", "text": "Jim D. Garside"}]}, "title": "AMULET3: A 100 MIPS Asynchronous Embedded Processor.", "venue": "ICCD", "pages": "329-334", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FurberEG00", "doi": "10.1109/ICCD.2000.878304", "ee": "https://doi.org/10.1109/ICCD.2000.878304", "url": "https://dblp.org/rec/conf/iccd/FurberEG00"}, "url": "URL#6073750"}, {"@score": "1", "@id": "6073751", "info": {"authors": {"author": [{"@pid": "61/5225", "text": "Joachim Gerlach"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "A Methodology and Tool for Automated Transformational High-Level Design Space Exploration.", "venue": "ICCD", "pages": "545-548", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GerlachR00", "doi": "10.1109/ICCD.2000.878337", "ee": "https://doi.org/10.1109/ICCD.2000.878337", "url": "https://dblp.org/rec/conf/iccd/GerlachR00"}, "url": "URL#6073751"}, {"@score": "1", "@id": "6073752", "info": {"authors": {"author": {"@pid": "51/2286", "text": "J. P. Grossman"}}, "title": "Cheap Out-of-Order Execution Using Delayed Issue.", "venue": "ICCD", "pages": "549-551", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Grossman00", "doi": "10.1109/ICCD.2000.878338", "ee": "https://doi.org/10.1109/ICCD.2000.878338", "url": "https://dblp.org/rec/conf/iccd/Grossman00"}, "url": "URL#6073752"}, {"@score": "1", "@id": "6073753", "info": {"authors": {"author": [{"@pid": "69/4241-1", "text": "Wolfgang G\u00fcnther 0001"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}, {"@pid": "91/4936", "text": "Stefan H\u00f6reth"}]}, "title": "Efficient Dynamic Minimization of Word-Level DDs Based on Lower Bound Computation.", "venue": "ICCD", "pages": "383-388", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GuntherDH00", "doi": "10.1109/ICCD.2000.878312", "ee": "https://doi.org/10.1109/ICCD.2000.878312", "url": "https://dblp.org/rec/conf/iccd/GuntherDH00"}, "url": "URL#6073753"}, {"@score": "1", "@id": "6073754", "info": {"authors": {"author": [{"@pid": "85/544", "text": "Rolf Hakenes"}, {"@pid": "22/1155", "text": "Yiannos Manoli"}]}, "title": "A Novel Low-Power Microprocessor Architecture.", "venue": "ICCD", "pages": "141-146", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HakenesM00", "doi": "10.1109/ICCD.2000.878280", "ee": "https://doi.org/10.1109/ICCD.2000.878280", "url": "https://dblp.org/rec/conf/iccd/HakenesM00"}, "url": "URL#6073754"}, {"@score": "1", "@id": "6073755", "info": {"authors": {"author": [{"@pid": "04/5671", "text": "Steve Haynal"}, {"@pid": "81/5541", "text": "Forrest Brewer"}]}, "title": "Representing and Scheduling Looping Behavior Symbolically.", "venue": "ICCD", "pages": "552-555", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HaynalB00", "doi": "10.1109/ICCD.2000.878339", "ee": "https://doi.org/10.1109/ICCD.2000.878339", "url": "https://dblp.org/rec/conf/iccd/HaynalB00"}, "url": "URL#6073755"}, {"@score": "1", "@id": "6073756", "info": {"authors": {"author": [{"@pid": "33/5648", "text": "Fabiano Hessel"}, {"@pid": "21/1705", "text": "Philippe Coste"}, {"@pid": "39/1586", "text": "Gabriela Nicolescu"}, {"@pid": "65/4504", "text": "P. LeMarrec"}, {"@pid": "55/4737", "text": "Nacer-Eddine Zergainoh"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "Multi-Level Communication Synthesis of Heterogeneous Multilanguage Specification.", "venue": "ICCD", "pages": "525-530", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HesselCNLZJ00", "doi": "10.1109/ICCD.2000.878332", "ee": "https://doi.org/10.1109/ICCD.2000.878332", "url": "https://dblp.org/rec/conf/iccd/HesselCNLZJ00"}, "url": "URL#6073756"}, {"@score": "1", "@id": "6073757", "info": {"authors": {"author": [{"@pid": "41/5312", "text": "Payam Heydari"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Analysis and Optimization of Ground Bounce in Digital CMOS Circuits.", "venue": "ICCD", "pages": "121-126", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HeydariP00", "doi": "10.1109/ICCD.2000.878277", "ee": "https://doi.org/10.1109/ICCD.2000.878277", "url": "https://dblp.org/rec/conf/iccd/HeydariP00"}, "url": "URL#6073757"}, {"@score": "1", "@id": "6073758", "info": {"authors": {"author": [{"@pid": "61/3514", "text": "Toru Hiyama"}, {"@pid": "29/4750", "text": "Yuko Ito"}, {"@pid": "06/4604", "text": "Satoru Isomura"}, {"@pid": "23/557", "text": "Kazunobu Nojiri"}, {"@pid": "19/4042", "text": "Eijiro Maeda"}]}, "title": "Advanced Wiring RC Timing Design Techniques for Logic LSIs in Gigahertz Era and Beyond.", "venue": "ICCD", "pages": "556-558", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HiyamaIINM00", "doi": "10.1109/ICCD.2000.878340", "ee": "https://doi.org/10.1109/ICCD.2000.878340", "url": "https://dblp.org/rec/conf/iccd/HiyamaIINM00"}, "url": "URL#6073758"}, {"@score": "1", "@id": "6073759", "info": {"authors": {"author": [{"@pid": "70/5701", "text": "Dirk W. Hoffmann"}, {"@pid": "89/6634", "text": "Thomas Kropf"}]}, "title": "Efficient Design Error Correction of Digital Circuits.", "venue": "ICCD", "pages": "465-472", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HoffmannK00", "doi": "10.1109/ICCD.2000.878324", "ee": "https://doi.org/10.1109/ICCD.2000.878324", "url": "https://dblp.org/rec/conf/iccd/HoffmannK00"}, "url": "URL#6073759"}, {"@score": "1", "@id": "6073760", "info": {"authors": {"author": [{"@pid": "44/622", "text": "Junwei Hou"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}]}, "title": "Analog Transient Concurrent Fault Simulation with Dynamic Fault Grouping.", "venue": "ICCD", "pages": "35-41", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HouC00", "doi": "10.1109/ICCD.2000.878266", "ee": "https://doi.org/10.1109/ICCD.2000.878266", "url": "https://dblp.org/rec/conf/iccd/HouC00"}, "url": "URL#6073760"}, {"@score": "1", "@id": "6073761", "info": {"authors": {"author": [{"@pid": "91/6173", "text": "Makiko Itoh"}, {"@pid": "43/5267", "text": "Shigeaki Higaki"}, {"@pid": "23/124", "text": "Yoshinori Takeuchi"}, {"@pid": "04/6067", "text": "Akira Kitajima"}, {"@pid": "55/3142", "text": "Masaharu Imai"}, {"@pid": "83/2424", "text": "Jun Sato"}, {"@pid": "48/744", "text": "Akichika Shiomi"}]}, "title": "PEAS-III: An ASIP Design Environment.", "venue": "ICCD", "pages": "430-436", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ItohHTKISS00", "doi": "10.1109/ICCD.2000.878319", "ee": "https://doi.org/10.1109/ICCD.2000.878319", "url": "https://dblp.org/rec/conf/iccd/ItohHTKISS00"}, "url": "URL#6073761"}, {"@score": "1", "@id": "6073762", "info": {"authors": {"author": {"@pid": "89/2250", "text": "Tor E. Jeremiassen"}}, "title": "Sleipnir - An Instruction-Level Simulator Generator.", "venue": "ICCD", "pages": "23-31", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Jeremiassen00", "doi": "10.1109/ICCD.2000.878265", "ee": "https://doi.org/10.1109/ICCD.2000.878265", "url": "https://dblp.org/rec/conf/iccd/Jeremiassen00"}, "url": "URL#6073762"}, {"@score": "1", "@id": "6073763", "info": {"authors": {"author": [{"@pid": "15/534", "text": "Shyh-Jye Jou"}, {"@pid": "52/4948", "text": "Hui-Hsuan Wang"}]}, "title": "Fixed-Width Multiplier for DSP Application.", "venue": "ICCD", "pages": "318-322", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JouW00", "doi": "10.1109/ICCD.2000.878302", "ee": "https://doi.org/10.1109/ICCD.2000.878302", "url": "https://dblp.org/rec/conf/iccd/JouW00"}, "url": "URL#6073763"}, {"@score": "1", "@id": "6073764", "info": {"authors": {"author": [{"@pid": "52/3096", "text": "Yoochang Jung"}, {"@pid": "35/2651", "text": "Stefan G. Berg"}, {"@pid": "76/3830", "text": "Donglok Kim"}, {"@pid": "37/4852-1", "text": "Yongmin Kim 0001"}]}, "title": "A Register File with Transposed Access Mode.", "venue": "ICCD", "pages": "559-560", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JungBKK00", "doi": "10.1109/ICCD.2000.878341", "ee": "https://doi.org/10.1109/ICCD.2000.878341", "url": "https://dblp.org/rec/conf/iccd/JungBKK00"}, "url": "URL#6073764"}, {"@score": "1", "@id": "6073765", "info": {"authors": {"author": [{"@pid": "k/DimitriosKagaris", "text": "Dimitrios Kagaris"}, {"@pid": "70/5489", "text": "Spyros Tragoudas"}]}, "title": "Pseudoexhaustive TPG with a Provably Low Number of LFSR Seeds.", "venue": "ICCD", "pages": "42-47", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KagarisT00", "doi": "10.1109/ICCD.2000.878267", "ee": "https://doi.org/10.1109/ICCD.2000.878267", "url": "https://dblp.org/rec/conf/iccd/KagarisT00"}, "url": "URL#6073765"}, {"@score": "1", "@id": "6073766", "info": {"authors": {"author": [{"@pid": "65/867", "text": "Hilary J. Kahn"}, {"@pid": "46/4994", "text": "R. B. E. Napper"}]}, "title": "The Birth of the Baby.", "venue": "ICCD", "pages": "481-486", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KahnN00", "doi": "10.1109/ICCD.2000.878326", "ee": "https://doi.org/10.1109/ICCD.2000.878326", "url": "https://dblp.org/rec/conf/iccd/KahnN00"}, "url": "URL#6073766"}, {"@score": "1", "@id": "6073767", "info": {"authors": {"author": [{"@pid": "25/2574-1", "text": "Krishna Kant 0001"}, {"@pid": "i/RavishankarKIyer", "text": "Ravishankar K. Iyer"}, {"@pid": "m/PrasantMohapatra", "text": "Prasant Mohapatra"}]}, "title": "Architectural Impact of Secure Socket Layer on Internet Servers.", "venue": "ICCD", "pages": "7-14", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KantIM00", "doi": "10.1109/ICCD.2000.878263", "ee": "https://doi.org/10.1109/ICCD.2000.878263", "url": "https://dblp.org/rec/conf/iccd/KantIM00"}, "url": "URL#6073767"}, {"@score": "1", "@id": "6073768", "info": {"authors": {"author": [{"@pid": "90/811", "text": "Kamal S. Khouri"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "Leakage Power Analysis and Reduction during Behavioral Synthesis.", "venue": "ICCD", "pages": "561-564", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KhouriJ00", "doi": "10.1109/ICCD.2000.878342", "ee": "https://doi.org/10.1109/ICCD.2000.878342", "url": "https://dblp.org/rec/conf/iccd/KhouriJ00"}, "url": "URL#6073768"}, {"@score": "1", "@id": "6073769", "info": {"authors": {"author": [{"@pid": "87/3159", "text": "Austin Kim"}, {"@pid": "30/3984", "text": "J. Morris Chang"}]}, "title": "An Advanced Instruction Folding Mechanism for a Stackless Java Processor.", "venue": "ICCD", "pages": "565-566", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KimC00", "doi": "10.1109/ICCD.2000.878343", "ee": "https://doi.org/10.1109/ICCD.2000.878343", "url": "https://dblp.org/rec/conf/iccd/KimC00"}, "url": "URL#6073769"}, {"@score": "1", "@id": "6073770", "info": {"authors": {"author": [{"@pid": "63/5400", "text": "Chulwoo Kim"}, {"@pid": "69/3529", "text": "Jaesik Lee"}, {"@pid": "67/206", "text": "Kwang-Hyun Baek"}, {"@pid": "47/2181", "text": "Eric Martina"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}]}, "title": "High-Performance, Low-Power Skewed Static Logic in Very Deep-Submicron (VDSM) Technology.", "venue": "ICCD", "pages": "59-64", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KimLBMK00", "doi": "10.1109/ICCD.2000.878269", "ee": "https://doi.org/10.1109/ICCD.2000.878269", "url": "https://dblp.org/rec/conf/iccd/KimLBMK00"}, "url": "URL#6073770"}, {"@score": "1", "@id": "6073771", "info": {"authors": {"author": [{"@pid": "72/1849", "text": "Joonyoung Kim"}, {"@pid": "15/7041", "text": "Jesse Whittemore"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "On Solving Stack-Based Incremental Satisfiability Problems.", "venue": "ICCD", "pages": "379-382", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KimWS00", "doi": "10.1109/ICCD.2000.878311", "ee": "https://doi.org/10.1109/ICCD.2000.878311", "url": "https://dblp.org/rec/conf/iccd/KimWS00"}, "url": "URL#6073771"}, {"@score": "1", "@id": "6073772", "info": {"authors": {"author": [{"@pid": "75/6674", "text": "Masaaki Kondo"}, {"@pid": "80/3163", "text": "Hideki Okawara"}, {"@pid": "94/5594", "text": "Hiroshi Nakamura"}, {"@pid": "26/1323", "text": "Taisuke Boku"}]}, "title": "SCIMA: Software Controlled Integrated Memory Architecture for High Performance Computing.", "venue": "ICCD", "pages": "105-111", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KondoONB00", "doi": "10.1109/ICCD.2000.878275", "ee": "https://doi.org/10.1109/ICCD.2000.878275", "url": "https://dblp.org/rec/conf/iccd/KondoONB00"}, "url": "URL#6073772"}, {"@score": "1", "@id": "6073773", "info": {"authors": {"author": [{"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "68/1766", "text": "Vandana Prabhu"}, {"@pid": "r/JMRabaey", "text": "Jan M. Rabaey"}]}, "title": "Processors for Mobile Applications.", "venue": "ICCD", "pages": "603-608", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KoushanfarPPR00", "doi": "10.1109/ICCD.2000.878354", "ee": "https://doi.org/10.1109/ICCD.2000.878354", "url": "https://dblp.org/rec/conf/iccd/KoushanfarPPR00"}, "url": "URL#6073773"}, {"@score": "1", "@id": "6073774", "info": {"authors": {"author": [{"@pid": "30/989-2", "text": "Pavan Kumar 0002"}, {"@pid": "s/ManiBSrivastava", "text": "Mani B. Srivastava"}]}, "title": "Predictive Strategies for Low-Power RTOS Scheduling.", "venue": "ICCD", "pages": "343-348", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KumarS00", "doi": "10.1109/ICCD.2000.878306", "ee": "https://doi.org/10.1109/ICCD.2000.878306", "url": "https://dblp.org/rec/conf/iccd/KumarS00"}, "url": "URL#6073774"}, {"@score": "1", "@id": "6073775", "info": {"authors": {"author": {"@pid": "90/3965", "text": "Thomas Kutzschebauch"}}, "title": "Efficient Logic Optimization Using Regularity Extraction.", "venue": "ICCD", "pages": "487-493", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Kutzschebauch00", "doi": "10.1109/ICCD.2000.878327", "ee": "https://doi.org/10.1109/ICCD.2000.878327", "url": "https://dblp.org/rec/conf/iccd/Kutzschebauch00"}, "url": "URL#6073775"}, {"@score": "1", "@id": "6073776", "info": {"authors": {"author": [{"@pid": "36/6470", "text": "Hemang Lavana"}, {"@pid": "53/1366", "text": "Franc Brglez"}, {"@pid": "09/4393", "text": "Robert B. Reese"}, {"@pid": "93/1744", "text": "Gangadhar Konduri"}, {"@pid": "c/AnanthaChandrakasan", "text": "Anantha P. Chandrakasan"}]}, "title": "OpenDesign: An Open User-Configurable Project Environment for Collaborative Design and Execution on the Internet.", "venue": "ICCD", "pages": "567-570", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LavanaBRKC00", "doi": "10.1109/ICCD.2000.878344", "ee": "https://doi.org/10.1109/ICCD.2000.878344", "url": "https://dblp.org/rec/conf/iccd/LavanaBRKC00"}, "url": "URL#6073776"}, {"@score": "1", "@id": "6073777", "info": {"authors": {"author": [{"@pid": "09/2188", "text": "Jung-Hoon Lee"}, {"@pid": "28/2538", "text": "Jang-Soo Lee"}, {"@pid": "46/1853", "text": "Shin-Dug Kim"}]}, "title": "A Selective Temporal and Aggressive Spatial Cache System Based on Time Interval.", "venue": "ICCD", "pages": "287-293", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LeeLK00", "doi": "10.1109/ICCD.2000.878298", "ee": "https://doi.org/10.1109/ICCD.2000.878298", "url": "https://dblp.org/rec/conf/iccd/LeeLK00"}, "url": "URL#6073777"}, {"@score": "1", "@id": "6073778", "info": {"authors": {"author": [{"@pid": "75/5187", "text": "Haris Lekatsas"}, {"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}]}, "title": "A Decompression Architecture for Low Power Embedded Systems.", "venue": "ICCD", "pages": "571-574", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LekatsasHW00", "doi": "10.1109/ICCD.2000.878345", "ee": "https://doi.org/10.1109/ICCD.2000.878345", "url": "https://dblp.org/rec/conf/iccd/LekatsasHW00"}, "url": "URL#6073778"}, {"@score": "1", "@id": "6073779", "info": {"authors": {"author": [{"@pid": "44/4619", "text": "Per Lindgren"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}, {"@pid": "b/BerndBecker", "text": "Bernd Becker 0001"}]}, "title": "Minimization of Ordered Pseudo Kronecker Decision Diagrams.", "venue": "ICCD", "pages": "504-510", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LindgrenDB00", "doi": "10.1109/ICCD.2000.878329", "ee": "https://doi.org/10.1109/ICCD.2000.878329", "url": "https://dblp.org/rec/conf/iccd/LindgrenDB00"}, "url": "URL#6073779"}, {"@score": "1", "@id": "6073780", "info": {"authors": {"author": [{"@pid": "55/3257", "text": "I-Min Liu"}, {"@pid": "53/5368", "text": "Adnan Aziz"}]}, "title": "Delay Constrained Optimization by Simultaneous Fanout Tree Construction, Buffer Insertion/Sizing and Gate Sizing.", "venue": "ICCD", "pages": "209-214", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuA00", "doi": "10.1109/ICCD.2000.878287", "ee": "https://doi.org/10.1109/ICCD.2000.878287", "url": "https://dblp.org/rec/conf/iccd/LiuA00"}, "url": "URL#6073780"}, {"@score": "1", "@id": "6073781", "info": {"authors": {"author": [{"@pid": "08/210", "text": "Rafael Maestre"}, {"@pid": "97/3623", "text": "Milagros Fern\u00e1ndez"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}, {"@pid": "19/5115", "text": "Fadi J. Kurdahi"}, {"@pid": "27/6919", "text": "Nader Bagherzadeh"}, {"@pid": "35/3770", "text": "Hartej Singh"}]}, "title": "Optimal vs. Heuristic Approaches to Context Scheduling for Multi-Context Reconfigurable Architectures.", "venue": "ICCD", "pages": "575-576", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MaestreFHKBS00", "doi": "10.1109/ICCD.2000.878346", "ee": "https://doi.org/10.1109/ICCD.2000.878346", "url": "https://dblp.org/rec/conf/iccd/MaestreFHKBS00"}, "url": "URL#6073781"}, {"@score": "1", "@id": "6073782", "info": {"authors": {"author": [{"@pid": "90/5514", "text": "Afzal Malik"}, {"@pid": "58/5208", "text": "Bill Moyer"}, {"@pid": "71/184", "text": "Dan Cermak"}]}, "title": "The M\u00b7CORETM M340 Unified Cache Architecture.", "venue": "ICCD", "pages": "577-580", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MalikMC00", "doi": "10.1109/ICCD.2000.878347", "ee": "https://doi.org/10.1109/ICCD.2000.878347", "url": "https://dblp.org/rec/conf/iccd/MalikMC00"}, "url": "URL#6073782"}, {"@score": "1", "@id": "6073783", "info": {"authors": {"author": [{"@pid": "76/5727", "text": "Nasser Masoumi"}, {"@pid": "60/6696", "text": "Safieddin Safavi-Naeini"}, {"@pid": "59/3034", "text": "Mohamed I. Elmasry"}]}, "title": "An Efficient and Accurate Model for RF/Microwave Spiral Inductors Using Microstrip Lines Theory.", "venue": "ICCD", "pages": "127-132", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MasoumiSE00", "doi": "10.1109/ICCD.2000.878278", "ee": "https://doi.org/10.1109/ICCD.2000.878278", "url": "https://dblp.org/rec/conf/iccd/MasoumiSE00"}, "url": "URL#6073783"}, {"@score": "1", "@id": "6073784", "info": {"authors": {"author": [{"@pid": "47/5770", "text": "Larry McMurchie"}, {"@pid": "37/2889", "text": "Su Kio"}, {"@pid": "83/5754", "text": "Gin Yee"}, {"@pid": "24/3682", "text": "Tyler Thorp"}, {"@pid": "67/1097", "text": "Carl Sechen"}]}, "title": "Output Prediction Logic: A High-Performance CMOS Design Technique.", "venue": "ICCD", "pages": "247-254", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/McMurchieKYTS00", "doi": "10.1109/ICCD.2000.878293", "ee": "https://doi.org/10.1109/ICCD.2000.878293", "url": "https://dblp.org/rec/conf/iccd/McMurchieKYTS00"}, "url": "URL#6073784"}, {"@score": "1", "@id": "6073785", "info": {"authors": {"author": [{"@pid": "m/SimonWMoore", "text": "Simon W. Moore"}, {"@pid": "28/1545", "text": "George S. Taylor"}, {"@pid": "44/1506", "text": "Paul A. Cunningham"}, {"@pid": "31/789", "text": "Robert D. Mullins"}, {"@pid": "06/5220-1", "text": "Peter Robinson 0001"}]}, "title": "Self-Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems.", "venue": "ICCD", "pages": "73-78", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MooreTCMR00", "doi": "10.1109/ICCD.2000.878271", "ee": "https://doi.org/10.1109/ICCD.2000.878271", "url": "https://dblp.org/rec/conf/iccd/MooreTCMR00"}, "url": "URL#6073785"}, {"@score": "1", "@id": "6073786", "info": {"authors": {"author": [{"@pid": "03/262", "text": "Rafael A. Moreno"}, {"@pid": "49/1967", "text": "Luis Pi\u00f1uel"}, {"@pid": "20/77", "text": "Silvia Del Pino"}, {"@pid": "00/3600", "text": "Francisco Tirado"}]}, "title": "A Power Perspective of Value Speculation for Superscalar Microprocessors.", "venue": "ICCD", "pages": "147-154", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MorenoPPT00", "doi": "10.1109/ICCD.2000.878281", "ee": "https://doi.org/10.1109/ICCD.2000.878281", "url": "https://dblp.org/rec/conf/iccd/MorenoPPT00"}, "url": "URL#6073786"}, {"@score": "1", "@id": "6073787", "info": {"authors": {"author": [{"@pid": "16/3770", "text": "Anshuman S. Nadkarni"}, {"@pid": "32/1851", "text": "Akhilesh Tyagi"}]}, "title": "A Trace Based Evaluation of Speculative Branch Decoupling.", "venue": "ICCD", "pages": "300-307", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NadkarniT00", "doi": "10.1109/ICCD.2000.878300", "ee": "https://doi.org/10.1109/ICCD.2000.878300", "url": "https://dblp.org/rec/conf/iccd/NadkarniT00"}, "url": "URL#6073787"}, {"@score": "1", "@id": "6073788", "info": {"authors": {"author": [{"@pid": "05/6537", "text": "Nikola Nedovic"}, {"@pid": "22/1080", "text": "Vojin G. Oklobdzija"}]}, "title": "Dynamic Flip-Flop with Improved Power.", "venue": "ICCD", "pages": "323-326", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NedovicO00", "doi": "10.1109/ICCD.2000.878303", "ee": "https://doi.org/10.1109/ICCD.2000.878303", "url": "https://dblp.org/rec/conf/iccd/NedovicO00"}, "url": "URL#6073788"}, {"@score": "1", "@id": "6073789", "info": {"authors": {"author": [{"@pid": "68/6003", "text": "Jos\u00e9 Luis Neves"}, {"@pid": "61/2446", "text": "Stephen T. Quay"}]}, "title": "Buffer Library Selection.", "venue": "ICCD", "pages": "221-226", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NevesQ00", "doi": "10.1109/ICCD.2000.878289", "ee": "https://doi.org/10.1109/ICCD.2000.878289", "url": "https://dblp.org/rec/conf/iccd/NevesQ00"}, "url": "URL#6073789"}, {"@score": "1", "@id": "6073790", "info": {"authors": {"author": [{"@pid": "67/5957", "text": "Koji Ohashi"}, {"@pid": "68/6703", "text": "Mineo Kaneko"}, {"@pid": "80/4224", "text": "Satoshi Tayu"}]}, "title": "Assignment-Space Exploration Approach to Concurrent Data-Path/Floorplan Synthesis.", "venue": "ICCD", "pages": "370-375", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OohashiKT00", "doi": "10.1109/ICCD.2000.878310", "ee": "https://doi.org/10.1109/ICCD.2000.878310", "url": "https://dblp.org/rec/conf/iccd/OohashiKT00"}, "url": "URL#6073790"}, {"@score": "1", "@id": "6073791", "info": {"authors": {"author": [{"@pid": "o/MarkOskin", "text": "Mark Oskin"}, {"@pid": "f/DianaFranklin", "text": "Diana Keen"}, {"@pid": "74/6675", "text": "Justin Hensley"}, {"@pid": "60/6396", "text": "Lucian Vlad Lita"}, {"@pid": "c/FTChong", "text": "Frederic T. Chong"}]}, "title": "Reducing Cost and Tolerating Defects in Page-based Intelligent Memory.", "venue": "ICCD", "pages": "276-284", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OskinKHLC00", "doi": "10.1109/ICCD.2000.878297", "ee": "https://doi.org/10.1109/ICCD.2000.878297", "url": "https://dblp.org/rec/conf/iccd/OskinKHLC00"}, "url": "URL#6073791"}, {"@score": "1", "@id": "6073792", "info": {"authors": {"author": [{"@pid": "30/1765", "text": "Song-Ra Pan"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "Crosstalk-Constrained Performance Optimization by Using Wire Sizing and Perturbation.", "venue": "ICCD", "pages": "581-584", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PanC00", "doi": "10.1109/ICCD.2000.878348", "ee": "https://doi.org/10.1109/ICCD.2000.878348", "url": "https://dblp.org/rec/conf/iccd/PanC00"}, "url": "URL#6073792"}, {"@score": "1", "@id": "6073793", "info": {"authors": {"author": [{"@pid": "36/2141", "text": "Bong-Il Park"}, {"@pid": "23/3624", "text": "Hoon Choi"}, {"@pid": "47/4676", "text": "In-Cheol Park"}, {"@pid": "30/2681", "text": "Chong-Min Kyung"}]}, "title": "Synthesis and Optimization of Interface Hardware between IP&apos;s Operating at Different Clock Frequencies.", "venue": "ICCD", "pages": "519-524", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ParkCPK00", "doi": "10.1109/ICCD.2000.878331", "ee": "https://doi.org/10.1109/ICCD.2000.878331", "url": "https://dblp.org/rec/conf/iccd/ParkCPK00"}, "url": "URL#6073793"}, {"@score": "1", "@id": "6073794", "info": {"authors": {"author": [{"@pid": "37/4979", "text": "Viresh Paruthi"}, {"@pid": "k/AndreasKuehlmann", "text": "Andreas Kuehlmann"}]}, "title": "Equivalence Checking Combining a Structural SAT-Solver, BDDs, and Simulation.", "venue": "ICCD", "pages": "459-464", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ParuthiK00", "doi": "10.1109/ICCD.2000.878323", "ee": "https://doi.org/10.1109/ICCD.2000.878323", "url": "https://dblp.org/rec/conf/iccd/ParuthiK00"}, "url": "URL#6073794"}, {"@score": "1", "@id": "6073795", "info": {"authors": {"author": {"@pid": "59/4108", "text": "Gregory F. Pfister"}}, "title": "The Future of Populist Parallelism.", "venue": "ICCD", "pages": "257", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Pfister00", "doi": "10.1109/ICCD.2000.878294", "ee": "https://doi.org/10.1109/ICCD.2000.878294", "url": "https://dblp.org/rec/conf/iccd/Pfister00"}, "url": "URL#6073795"}, {"@score": "1", "@id": "6073796", "info": {"authors": {"author": [{"@pid": "68/4196", "text": "Satish Pillai"}, {"@pid": "75/1137", "text": "Margarida F. Jacome"}]}, "title": "Symbolic Binding for Clustered VLIW ASIPs.", "venue": "ICCD", "pages": "437-444", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PillaiJ00", "doi": "10.1109/ICCD.2000.878320", "ee": "https://doi.org/10.1109/ICCD.2000.878320", "url": "https://dblp.org/rec/conf/iccd/PillaiJ00"}, "url": "URL#6073796"}, {"@score": "1", "@id": "6073797", "info": {"authors": {"author": [{"@pid": "59/3047", "text": "Marius Pirvu"}, {"@pid": "b/LaxmiNBhuyan", "text": "Laxmi N. Bhuyan"}, {"@pid": "01/3441", "text": "Rabi N. Mahapatra"}]}, "title": "Hierarchical Simulation of a Multiprocessor Architecture.", "venue": "ICCD", "pages": "585-588", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PirvuBM00", "doi": "10.1109/ICCD.2000.878349", "ee": "https://doi.org/10.1109/ICCD.2000.878349", "url": "https://dblp.org/rec/conf/iccd/PirvuBM00"}, "url": "URL#6073797"}, {"@score": "1", "@id": "6073798", "info": {"authors": {"author": [{"@pid": "96/4972", "text": "Hagen Ploog"}, {"@pid": "31/178", "text": "Dirk Timmermann"}]}, "title": "On Multiple Precision Based Montgomery Multiplication without Precomputation of N0\u00b4 = -N0-1 mod W.", "venue": "ICCD", "pages": "589-590", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PloogT00", "doi": "10.1109/ICCD.2000.878350", "ee": "https://doi.org/10.1109/ICCD.2000.878350", "url": "https://dblp.org/rec/conf/iccd/PloogT00"}, "url": "URL#6073798"}, {"@score": "1", "@id": "6073799", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Sensitivity Levels of Test Patterns and Their Usefulness in Simulation-Based Test Generation.", "venue": "ICCD", "pages": "389-394", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PomeranzR00", "doi": "10.1109/ICCD.2000.878313", "ee": "https://doi.org/10.1109/ICCD.2000.878313", "url": "https://dblp.org/rec/conf/iccd/PomeranzR00"}, "url": "URL#6073799"}, {"@score": "1", "@id": "6073800", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "On Test Application Time and Defect Detection Capabilities of Test Sets for Scan Designs.", "venue": "ICCD", "pages": "395-400", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PomeranzR00a", "doi": "10.1109/ICCD.2000.878314", "ee": "https://doi.org/10.1109/ICCD.2000.878314", "url": "https://dblp.org/rec/conf/iccd/PomeranzR00a"}, "url": "URL#6073800"}, {"@score": "1", "@id": "6073801", "info": {"authors": {"author": [{"@pid": "72/1130", "text": "Dinesh Ramanathan"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}, {"@pid": "93/5735", "text": "Raymond Roth"}]}, "title": "Interfacing Hardware and Software Using C++ Class Libraries.", "venue": "ICCD", "pages": "445-450", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RamanathanGR00", "doi": "10.1109/ICCD.2000.878321", "ee": "https://doi.org/10.1109/ICCD.2000.878321", "url": "https://dblp.org/rec/conf/iccd/RamanathanGR00"}, "url": "URL#6073801"}, {"@score": "1", "@id": "6073802", "info": {"authors": {"author": [{"@pid": "48/910", "text": "Abhishek Ranjan"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Fast Hierarchical Floorplanning with Congestion and Timing Control.", "venue": "ICCD", "pages": "357-362", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RanjanBS00", "doi": "10.1109/ICCD.2000.878308", "ee": "https://doi.org/10.1109/ICCD.2000.878308", "url": "https://dblp.org/rec/conf/iccd/RanjanBS00"}, "url": "URL#6073802"}, {"@score": "1", "@id": "6073803", "info": {"authors": {"author": [{"@pid": "60/5388", "text": "Srivaths Ravi 0001"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}, {"@pid": "46/6731", "text": "Indradeep Ghosh"}, {"@pid": "17/3078", "text": "Vamsi Boppana"}]}, "title": "A Technique for Identifying RTL and Gate-Level Correspondences.", "venue": "ICCD", "pages": "591-594", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RaviJGB00", "doi": "10.1109/ICCD.2000.878351", "ee": "https://doi.org/10.1109/ICCD.2000.878351", "url": "https://dblp.org/rec/conf/iccd/RaviJGB00"}, "url": "URL#6073803"}, {"@score": "1", "@id": "6073804", "info": {"authors": {"author": [{"@pid": "67/5675", "text": "Jeffrey B. Rothman"}, {"@pid": "s/AlanJaySmith", "text": "Alan Jay Smith"}]}, "title": "Analysis of Shared Memory Misses and Reference Patterns.", "venue": "ICCD", "pages": "187-198", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RothmanS00", "doi": "10.1109/ICCD.2000.878285", "ee": "https://doi.org/10.1109/ICCD.2000.878285", "url": "https://dblp.org/rec/conf/iccd/RothmanS00"}, "url": "URL#6073804"}, {"@score": "1", "@id": "6073805", "info": {"authors": {"author": [{"@pid": "67/5063", "text": "John S. Seng"}, {"@pid": "t/DeanMTullsen", "text": "Dean M. Tullsen"}, {"@pid": "22/6418", "text": "George Z. N. Cai"}]}, "title": "Power-Sensitive Multithreaded Architecture.", "venue": "ICCD", "pages": "199-206", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SengTC00", "doi": "10.1109/ICCD.2000.878286", "ee": "https://doi.org/10.1109/ICCD.2000.878286", "url": "https://dblp.org/rec/conf/iccd/SengTC00"}, "url": "URL#6073805"}, {"@score": "1", "@id": "6073806", "info": {"authors": {"author": [{"@pid": "65/5686", "text": "Subarnarekha Sinha"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Binary and Multi-Valued SPFD-Based Wire Removal in PLA Networks.", "venue": "ICCD", "pages": "494-503", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SinhaKBS00", "doi": "10.1109/ICCD.2000.878328", "ee": "https://doi.org/10.1109/ICCD.2000.878328", "url": "https://dblp.org/rec/conf/iccd/SinhaKBS00"}, "url": "URL#6073806"}, {"@score": "1", "@id": "6073807", "info": {"authors": {"author": [{"@pid": "92/829", "text": "Naran Sirisantana"}, {"@pid": "30/6732", "text": "Liqiong Wei"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness.", "venue": "ICCD", "pages": "227-232", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SirisantanaWR00", "doi": "10.1109/ICCD.2000.878290", "ee": "https://doi.org/10.1109/ICCD.2000.878290", "url": "https://dblp.org/rec/conf/iccd/SirisantanaWR00"}, "url": "URL#6073807"}, {"@score": "1", "@id": "6073808", "info": {"authors": {"author": [{"@pid": "40/6225", "text": "Alexandre Solomatnikov"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}, {"@pid": "53/5836", "text": "Dinesh Somasekhar"}]}, "title": "Skewed CMOS: Noise-Immune High-Performance Low-Power Static Circuit Family.", "venue": "ICCD", "pages": "241-246", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SolomatnikovRKS00", "doi": "10.1109/ICCD.2000.878292", "ee": "https://doi.org/10.1109/ICCD.2000.878292", "url": "https://dblp.org/rec/conf/iccd/SolomatnikovRKS00"}, "url": "URL#6073808"}, {"@score": "1", "@id": "6073809", "info": {"authors": {"author": [{"@pid": "76/5527", "text": "Deependra Talla"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy Kurian John"}, {"@pid": "62/810", "text": "Viktor S. Lapinskii"}, {"@pid": "44/257", "text": "Brian L. Evans"}]}, "title": "Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures.", "venue": "ICCD", "pages": "163-172", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TallaJLE00", "doi": "10.1109/ICCD.2000.878283", "ee": "https://doi.org/10.1109/ICCD.2000.878283", "url": "https://dblp.org/rec/conf/iccd/TallaJLE00"}, "url": "URL#6073809"}, {"@score": "1", "@id": "6073810", "info": {"authors": {"author": [{"@pid": "29/4253", "text": "John T. Welch"}, {"@pid": "c/JoanCarletta", "text": "Joan Carletta"}]}, "title": "A Direct Mapping FPGA Architecture for Industrial Process Control Applications.", "venue": "ICCD", "pages": "595-598", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WelchC00", "doi": "10.1109/ICCD.2000.878352", "ee": "https://doi.org/10.1109/ICCD.2000.878352", "url": "https://dblp.org/rec/conf/iccd/WelchC00"}, "url": "URL#6073810"}, {"@score": "1", "@id": "6073811", "info": {"authors": {"author": [{"@pid": "37/5585", "text": "Brian D. Winters"}, {"@pid": "01/2712", "text": "Alan J. Hu"}]}, "title": "Source-Level Transformations for Improved Formal Verification.", "venue": "ICCD", "pages": "599-602", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WintersH00", "doi": "10.1109/ICCD.2000.878353", "ee": "https://doi.org/10.1109/ICCD.2000.878353", "url": "https://dblp.org/rec/conf/iccd/WintersH00"}, "url": "URL#6073811"}, {"@score": "1", "@id": "6073812", "info": {"authors": {"author": [{"@pid": "23/2838", "text": "Guang-Ming Wu"}, {"@pid": "17/6427", "text": "Yun-Chih Chang"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "Rectilinear Block Placement Using B*-Trees.", "venue": "ICCD", "pages": "351-356", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WuCC00", "doi": "10.1109/ICCD.2000.878307", "ee": "https://doi.org/10.1109/ICCD.2000.878307", "url": "https://dblp.org/rec/conf/iccd/WuCC00"}, "url": "URL#6073812"}, {"@score": "1", "@id": "6073813", "info": {"authors": {"author": [{"@pid": "05/5091", "text": "Tong Xiao"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Worst Delay Estimation in Crosstalk Aware Static Timing Analysis.", "venue": "ICCD", "pages": "115-120", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XiaoM00", "doi": "10.1109/ICCD.2000.878276", "ee": "https://doi.org/10.1109/ICCD.2000.878276", "url": "https://dblp.org/rec/conf/iccd/XiaoM00"}, "url": "URL#6073813"}, {"@score": "1", "@id": "6073814", "info": {"authors": {"author": [{"@pid": "57/3385-1", "text": "Xiao Yang 0001"}, {"@pid": "87/4706", "text": "Ruby B. Lee"}]}, "title": "Fast Subword Permutation Instructions Using Omega and Flip Network Stages.", "venue": "ICCD", "pages": "15-21", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YangL00", "doi": "10.1109/ICCD.2000.878264", "ee": "https://doi.org/10.1109/ICCD.2000.878264", "url": "https://dblp.org/rec/conf/iccd/YangL00"}, "url": "URL#6073814"}, {"@score": "1", "@id": "6073815", "info": {"authors": {"author": [{"@pid": "06/5937", "text": "Elie Yarack"}, {"@pid": "c/JoanCarletta", "text": "Joan Carletta"}]}, "title": "An Evaluation of Move-Based Multi-Way Partitioning Algorithms.", "venue": "ICCD", "pages": "363-369", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YarackC00", "doi": "10.1109/ICCD.2000.878309", "ee": "https://doi.org/10.1109/ICCD.2000.878309", "url": "https://dblp.org/rec/conf/iccd/YarackC00"}, "url": "URL#6073815"}, {"@score": "1", "@id": "6073816", "info": {"authors": {"author": [{"@pid": "69/1249", "text": "Haifeng Yu"}, {"@pid": "53/6471", "text": "Gershon Kedem"}]}, "title": "DRAM-Page Based Prediction and Prefetching.", "venue": "ICCD", "pages": "267-275", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YuK00", "doi": "10.1109/ICCD.2000.878296", "ee": "https://doi.org/10.1109/ICCD.2000.878296", "url": "https://dblp.org/rec/conf/iccd/YuK00"}, "url": "URL#6073816"}, {"@score": "1", "@id": "6073817", "info": {"authors": {"author": [{"@pid": "55/3725", "text": "Hak-soo Yu"}, {"@pid": "14/3005", "text": "Songjun Lee"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}]}, "title": "An Adder Using Charge Sharing and its Application in DRAMs.", "venue": "ICCD", "pages": "311-317", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YuLA00", "doi": "10.1109/ICCD.2000.878301", "ee": "https://doi.org/10.1109/ICCD.2000.878301", "url": "https://dblp.org/rec/conf/iccd/YuLA00"}, "url": "URL#6073817"}, {"@score": "1", "@id": "6073818", "info": {"authors": {"author": [{"@pid": "52/7041", "text": "Yanhong Yuan"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "Comparative Study of Parallel Algorithms for 3-D Capacitance Extraction on Distributed Memory Multiprocessors.", "venue": "ICCD", "pages": "133-138", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YuanB00", "doi": "10.1109/ICCD.2000.878279", "ee": "https://doi.org/10.1109/ICCD.2000.878279", "url": "https://dblp.org/rec/conf/iccd/YuanB00"}, "url": "URL#6073818"}, {"@score": "1", "@id": "6073819", "info": {"authors": {"author": [{"@pid": "57/6538", "text": "Shiyou Zhao"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}]}, "title": "Estimation of Inductive and Resistive Switching Noise on Power Supply Network in Deep Sub-Micron CMOS Circuits.", "venue": "ICCD", "pages": "65-72", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhaoRK00", "doi": "10.1109/ICCD.2000.878270", "ee": "https://doi.org/10.1109/ICCD.2000.878270", "url": "https://dblp.org/rec/conf/iccd/ZhaoRK00"}, "url": "URL#6073819"}, {"@score": "1", "@id": "6099617", "info": {"title": "Proceedings of the IEEE International Conference On Computer Design: VLSI In Computers &amp; Processors, ICCD &apos;00, Austin, Texas, USA, September 17-20, 2000", "venue": "ICCD", "publisher": "IEEE Computer Society", "year": "2000", "type": "Editorship", "key": "conf/iccd/2000", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7044/proceeding", "url": "https://dblp.org/rec/conf/iccd/2000"}, "url": "URL#6099617"}]}}}