
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : programCounter

# Written on Tue Sep 12 18:23:22 2023

##### DESIGN INFO #######################################################

Top View:                "pc_test_harness"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              System                              |     1000.000         |     No paths         |     No paths         |     No paths                         
pll|CLKOS3_inferred_clock           pll|CLKOS3_inferred_clock           |     1000.000         |     No paths         |     No paths         |     No paths                         
prescaler|clk_out_derived_clock     prescaler|clk_out_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LOCK
p:addr[0]
p:addr[1]
p:addr[2]
p:addr[3]
p:addr[4]
p:addr[5]
p:addr[6]
p:addr[7]
p:pc_opx[0]
p:pc_opx[1]
p:reset


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
