// Seed: 3794530088
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_3 = 1 ? 1 : 1'd0;
  supply1 id_14 = 1 - 1;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_2, id_3, id_2, id_2, id_1, id_2, id_2
  );
  assign id_1 = 1 == 1;
  logic [7:0] id_5, id_6, id_7;
  wire id_8;
  assign id_7[1] = 1;
endmodule
