#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bb24158ad0 .scope module, "non_restoring_division_topmodule" "non_restoring_division_topmodule" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "dividend";
    .port_info 2 /INPUT 16 "divisor";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 16 "quotient";
    .port_info 6 /OUTPUT 17 "remainder";
    .port_info 7 /OUTPUT 1 "done";
o000001bb2416db08 .functor BUFZ 1, C4<z>; HiZ drive
v000001bb241cbec0_0 .net "clk", 0 0, o000001bb2416db08;  0 drivers
v000001bb241cc000_0 .net "count_enable", 0 0, v000001bb24163e90_0;  1 drivers
o000001bb2416e978 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001bb241cc500_0 .net "dividend", 15 0, o000001bb2416e978;  0 drivers
o000001bb2416f128 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001bb241cc8c0_0 .net "divisor", 15 0, o000001bb2416f128;  0 drivers
v000001bb241ccdc0_0 .net "done", 0 0, v000001bb241be3e0_0;  1 drivers
v000001bb241ccc80_0 .net "ld_A", 0 0, v000001bb24163b70_0;  1 drivers
v000001bb241cb420_0 .net "ld_Q", 0 0, v000001bb24163df0_0;  1 drivers
v000001bb241cc640_0 .net "ld_rem_quotient", 0 0, v000001bb241630d0_0;  1 drivers
v000001bb241cc140_0 .net "quotient", 15 0, v000001bb241bd760_0;  1 drivers
v000001bb241cc1e0_0 .net "remainder", 16 0, v000001bb241bdf80_0;  1 drivers
o000001bb2416dc88 .functor BUFZ 1, C4<z>; HiZ drive
v000001bb241cb100_0 .net "rst", 0 0, o000001bb2416dc88;  0 drivers
v000001bb241cc820_0 .net "select_A", 0 0, v000001bb24163990_0;  1 drivers
v000001bb241ccf00_0 .net "select_Q", 0 0, v000001bb24163530_0;  1 drivers
v000001bb241cb380_0 .net "select_add", 0 0, v000001bb24162f90_0;  1 drivers
v000001bb241cbba0_0 .net "shift_left_enable_a", 0 0, v000001bb24163030_0;  1 drivers
v000001bb241cb4c0_0 .net "shift_left_enable_q", 0 0, v000001bb24163710_0;  1 drivers
o000001bb2416dda8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bb241cc960_0 .net "start", 0 0, o000001bb2416dda8;  0 drivers
v000001bb241cbe20_0 .net "status_correctness_check", 0 0, v000001bb24162310_0;  1 drivers
S_000001bb24134d80 .scope module, "controlpath" "non_restoring_division_control_path" 2 48, 3 2 0, S_000001bb24158ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "status_correctness_check";
    .port_info 4 /INPUT 1 "done";
    .port_info 5 /OUTPUT 1 "count_enable";
    .port_info 6 /OUTPUT 1 "select_A";
    .port_info 7 /OUTPUT 1 "select_Q";
    .port_info 8 /OUTPUT 1 "ld_A";
    .port_info 9 /OUTPUT 1 "ld_Q";
    .port_info 10 /OUTPUT 1 "select_add";
    .port_info 11 /OUTPUT 1 "shift_left_enable_a";
    .port_info 12 /OUTPUT 1 "shift_left_enable_q";
    .port_info 13 /OUTPUT 1 "ld_rem_quotient";
P_000001bb24134f10 .param/l "add_sub_wait" 0 3 26, C4<0101>;
P_000001bb24134f48 .param/l "correct_add_state" 0 3 30, C4<1001>;
P_000001bb24134f80 .param/l "correct_add_wait_state" 0 3 31, C4<1010>;
P_000001bb24134fb8 .param/l "correctness_check" 0 3 29, C4<1000>;
P_000001bb24134ff0 .param/l "display" 0 3 32, C4<1011>;
P_000001bb24135028 .param/l "idle" 0 3 21, C4<0000>;
P_000001bb24135060 .param/l "load" 0 3 22, C4<0001>;
P_000001bb24135098 .param/l "load_wait" 0 3 23, C4<0010>;
P_000001bb241350d0 .param/l "shift_a" 0 3 24, C4<0011>;
P_000001bb24135108 .param/l "shift_q" 0 3 27, C4<0110>;
P_000001bb24135140 .param/l "wait_a" 0 3 25, C4<0100>;
P_000001bb24135178 .param/l "wait_q" 0 3 28, C4<0111>;
v000001bb24163210_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb24163e90_0 .var "count_enable", 0 0;
v000001bb241637b0_0 .net "done", 0 0, v000001bb241be3e0_0;  alias, 1 drivers
v000001bb24163b70_0 .var "ld_A", 0 0;
v000001bb24163df0_0 .var "ld_Q", 0 0;
v000001bb241630d0_0 .var "ld_rem_quotient", 0 0;
v000001bb24162bd0_0 .var "next_state", 3 0;
v000001bb24163670_0 .var "present_state", 3 0;
v000001bb24163c10_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
v000001bb24163990_0 .var "select_A", 0 0;
v000001bb24163530_0 .var "select_Q", 0 0;
v000001bb24162f90_0 .var "select_add", 0 0;
v000001bb24163030_0 .var "shift_left_enable_a", 0 0;
v000001bb24163710_0 .var "shift_left_enable_q", 0 0;
v000001bb241629f0_0 .net "start", 0 0, o000001bb2416dda8;  alias, 0 drivers
v000001bb241638f0_0 .net "status_correctness_check", 0 0, v000001bb24162310_0;  alias, 1 drivers
E_000001bb2416add0 .event anyedge, v000001bb24163670_0;
E_000001bb2416a310 .event anyedge, v000001bb241629f0_0, v000001bb24163670_0;
E_000001bb2416af10 .event posedge, v000001bb24163c10_0, v000001bb24163210_0;
S_000001bb24129e20 .scope module, "datapath" "non_restoring_division_datapath" 2 28, 4 15 0, S_000001bb24158ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "dividend";
    .port_info 3 /INPUT 16 "divisor";
    .port_info 4 /INPUT 1 "select_A";
    .port_info 5 /INPUT 1 "select_Q";
    .port_info 6 /INPUT 1 "ld_A";
    .port_info 7 /INPUT 1 "ld_Q";
    .port_info 8 /INPUT 1 "shift_left_enable_a";
    .port_info 9 /INPUT 1 "select_add";
    .port_info 10 /INPUT 1 "shift_left_enable_q";
    .port_info 11 /INPUT 1 "count_enable";
    .port_info 12 /INPUT 1 "ld_rem_quotient";
    .port_info 13 /OUTPUT 16 "quotient";
    .port_info 14 /OUTPUT 17 "remainder";
    .port_info 15 /OUTPUT 1 "status_correctness_check";
    .port_info 16 /OUTPUT 1 "done";
v000001bb241bd300_0 .net "A", 16 0, v000001bb241632b0_0;  1 drivers
v000001bb241bd620_0 .net "Q", 15 0, v000001bb24163fd0_0;  1 drivers
L_000001bb241cd110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bb241beac0_0 .net/2u *"_ivl_2", 0 0, L_000001bb241cd110;  1 drivers
L_000001bb241cd158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bb241be200_0 .net/2u *"_ivl_6", 0 0, L_000001bb241cd158;  1 drivers
v000001bb241bcf40_0 .net "adder_out", 16 0, v000001bb241633f0_0;  1 drivers
v000001bb241be2a0_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb241bccc0_0 .net "complete", 0 0, v000001bb24162c70_0;  1 drivers
v000001bb241bd9e0_0 .net "count", 3 0, v000001bb24162450_0;  1 drivers
v000001bb241bd440_0 .net "count_enable", 0 0, v000001bb24163e90_0;  alias, 1 drivers
v000001bb241bdd00_0 .net "dividend", 15 0, o000001bb2416e978;  alias, 0 drivers
v000001bb241bda80_0 .net "divisor", 15 0, o000001bb2416f128;  alias, 0 drivers
v000001bb241be3e0_0 .var "done", 0 0;
v000001bb241bd580_0 .net "ld_A", 0 0, v000001bb24163b70_0;  alias, 1 drivers
v000001bb241bd800_0 .net "ld_Q", 0 0, v000001bb24163df0_0;  alias, 1 drivers
v000001bb241bdee0_0 .net "ld_rem_quotient", 0 0, v000001bb241630d0_0;  alias, 1 drivers
v000001bb241bcd60_0 .net "mux_out_1", 16 0, v000001bb24162630_0;  1 drivers
v000001bb241be480_0 .net "mux_out_2", 16 0, v000001bb24162b30_0;  1 drivers
v000001bb241bcfe0_0 .net "mux_out_3", 15 0, v000001bb24102dc0_0;  1 drivers
v000001bb241bdb20_0 .net "mux_out_4", 16 0, v000001bb241bce00_0;  1 drivers
v000001bb241bd120_0 .net "quotient", 15 0, v000001bb241bd760_0;  alias, 1 drivers
v000001bb241bd1c0_0 .net "remainder", 16 0, v000001bb241bdf80_0;  alias, 1 drivers
v000001bb241bdda0_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
v000001bb241bde40_0 .net "select_A", 0 0, v000001bb24163990_0;  alias, 1 drivers
v000001bb241ccaa0_0 .net "select_Q", 0 0, v000001bb24163530_0;  alias, 1 drivers
v000001bb241cca00_0 .net "select_add", 0 0, v000001bb24162f90_0;  alias, 1 drivers
v000001bb241cbb00_0 .net "shift_left_enable_a", 0 0, v000001bb24163030_0;  alias, 1 drivers
v000001bb241cb880_0 .net "shift_left_enable_q", 0 0, v000001bb24163710_0;  alias, 1 drivers
v000001bb241cc5a0_0 .net "shift_register_out_a", 16 0, v000001bb241be980_0;  1 drivers
v000001bb241cce60_0 .net "shift_register_out_q", 15 0, v000001bb241bd3a0_0;  1 drivers
v000001bb241cc780_0 .net "status_correctness_check", 0 0, v000001bb24162310_0;  alias, 1 drivers
v000001bb241cb240_0 .net "subtractor_out", 16 0, v000001bb241be700_0;  1 drivers
L_000001bb241ccbe0 .concat [ 16 1 0 0], o000001bb2416f128, L_000001bb241cd110;
L_000001bb241cc6e0 .concat [ 16 1 0 0], o000001bb2416f128, L_000001bb241cd158;
L_000001bb241ccfa0 .part v000001bb241be980_0, 16, 1;
L_000001bb241cbc40 .part v000001bb241be980_0, 16, 1;
S_000001bb24129fb0 .scope module, "A_reg" "register_a" 4 60, 5 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld_register";
    .port_info 3 /INPUT 17 "input_data";
    .port_info 4 /OUTPUT 17 "output_data";
v000001bb24163170_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb24162950_0 .net "input_data", 16 0, v000001bb24162630_0;  alias, 1 drivers
v000001bb24163850_0 .net "ld_register", 0 0, v000001bb24163b70_0;  alias, 1 drivers
v000001bb241632b0_0 .var "output_data", 16 0;
v000001bb24162130_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
S_000001bb24128100 .scope module, "Q_reg" "register_q" 4 69, 6 3 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld_register";
    .port_info 3 /INPUT 16 "input_data";
    .port_info 4 /OUTPUT 16 "output_data";
v000001bb24163a30_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb24163f30_0 .net "input_data", 15 0, v000001bb24102dc0_0;  alias, 1 drivers
v000001bb24162a90_0 .net "ld_register", 0 0, v000001bb24163df0_0;  alias, 1 drivers
v000001bb24163fd0_0 .var "output_data", 15 0;
v000001bb24163350_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
S_000001bb24128290 .scope module, "adder1" "adder" 4 96, 7 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "A";
    .port_info 1 /INPUT 17 "B";
    .port_info 2 /OUTPUT 17 "sum";
v000001bb241621d0_0 .net "A", 16 0, v000001bb241bce00_0;  alias, 1 drivers
v000001bb24162770_0 .net "B", 16 0, L_000001bb241ccbe0;  1 drivers
v000001bb241633f0_0 .var "sum", 16 0;
E_000001bb2416ae10 .event anyedge, v000001bb24162770_0, v000001bb241621d0_0;
S_000001bb24126bf0 .scope module, "cmp" "comparator" 4 145, 8 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 1 "equal";
v000001bb24163cb0_0 .net "A", 3 0, v000001bb24162450_0;  alias, 1 drivers
L_000001bb241cd1a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001bb24162d10_0 .net "B", 3 0, L_000001bb241cd1a0;  1 drivers
v000001bb24162c70_0 .var "equal", 0 0;
E_000001bb2416a350 .event anyedge, v000001bb24162d10_0, v000001bb24163cb0_0;
S_000001bb24126d80 .scope module, "cmp1" "comparator_1bit" 4 170, 9 1 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "equal";
v000001bb24163d50_0 .net "A", 0 0, L_000001bb241cbc40;  1 drivers
L_000001bb241cd1e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bb24162270_0 .net "B", 0 0, L_000001bb241cd1e8;  1 drivers
v000001bb24162310_0 .var "equal", 0 0;
E_000001bb2416ae50 .event anyedge, v000001bb24162270_0, v000001bb24163d50_0;
S_000001bb24149df0 .scope module, "incrementer" "counter" 4 137, 10 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "count_enable";
    .port_info 3 /OUTPUT 4 "count";
v000001bb241623b0_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb24162450_0 .var "count", 3 0;
v000001bb24162810_0 .net "count_enable", 0 0, v000001bb24163e90_0;  alias, 1 drivers
v000001bb24163490_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
E_000001bb2416ae90 .event posedge, v000001bb24163210_0;
S_000001bb24149f80 .scope module, "mux1" "mux_2x1" 4 52, 11 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 17 "A";
    .port_info 2 /INPUT 17 "B";
    .port_info 3 /OUTPUT 17 "out";
L_000001bb241cd0c8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb241624f0_0 .net "A", 16 0, L_000001bb241cd0c8;  1 drivers
v000001bb24162590_0 .net "B", 16 0, v000001bb24162b30_0;  alias, 1 drivers
v000001bb24162630_0 .var "out", 16 0;
v000001bb241626d0_0 .net "select", 0 0, v000001bb24163990_0;  alias, 1 drivers
E_000001bb2416a710 .event anyedge, v000001bb24162590_0, v000001bb241624f0_0, v000001bb24163990_0;
S_000001bb2413b5e0 .scope module, "mux2" "mux_2x1" 4 110, 11 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 17 "A";
    .port_info 2 /INPUT 17 "B";
    .port_info 3 /OUTPUT 17 "out";
v000001bb24162e50_0 .net "A", 16 0, v000001bb241633f0_0;  alias, 1 drivers
v000001bb241628b0_0 .net "B", 16 0, v000001bb241be700_0;  alias, 1 drivers
v000001bb24162b30_0 .var "out", 16 0;
v000001bb24162db0_0 .net "select", 0 0, L_000001bb241ccfa0;  1 drivers
E_000001bb2416aed0 .event anyedge, v000001bb241628b0_0, v000001bb241633f0_0, v000001bb24162db0_0;
S_000001bb2413b770 .scope module, "mux3" "mux_2x1_16bit" 4 118, 12 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "out";
v000001bb241034a0_0 .net "A", 15 0, o000001bb2416e978;  alias, 0 drivers
v000001bb24102be0_0 .net "B", 15 0, v000001bb241bd3a0_0;  alias, 1 drivers
v000001bb24102dc0_0 .var "out", 15 0;
v000001bb24102e60_0 .net "select", 0 0, v000001bb24163530_0;  alias, 1 drivers
E_000001bb2416a390 .event anyedge, v000001bb24102be0_0, v000001bb241034a0_0, v000001bb24163530_0;
S_000001bb24124ed0 .scope module, "mux4" "mux_2x1" 4 87, 11 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 17 "A";
    .port_info 2 /INPUT 17 "B";
    .port_info 3 /OUTPUT 17 "out";
v000001bb24103360_0 .net "A", 16 0, v000001bb241632b0_0;  alias, 1 drivers
v000001bb241030e0_0 .net "B", 16 0, v000001bb241be980_0;  alias, 1 drivers
v000001bb241bce00_0 .var "out", 16 0;
v000001bb241bd080_0 .net "select", 0 0, v000001bb24162f90_0;  alias, 1 drivers
E_000001bb2416a790 .event anyedge, v000001bb241030e0_0, v000001bb241632b0_0, v000001bb24162f90_0;
S_000001bb24125060 .scope module, "quotient_reg" "register_q" 4 161, 6 3 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld_register";
    .port_info 3 /INPUT 16 "input_data";
    .port_info 4 /OUTPUT 16 "output_data";
v000001bb241be660_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb241be520_0 .net "input_data", 15 0, v000001bb24163fd0_0;  alias, 1 drivers
v000001bb241bd4e0_0 .net "ld_register", 0 0, v000001bb241630d0_0;  alias, 1 drivers
v000001bb241bd760_0 .var "output_data", 15 0;
v000001bb241be5c0_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
S_000001bb241bebe0 .scope module, "remainder_reg" "register_a" 4 152, 5 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld_register";
    .port_info 3 /INPUT 17 "input_data";
    .port_info 4 /OUTPUT 17 "output_data";
v000001bb241bd6c0_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb241bcc20_0 .net "input_data", 16 0, v000001bb241632b0_0;  alias, 1 drivers
v000001bb241be0c0_0 .net "ld_register", 0 0, v000001bb241630d0_0;  alias, 1 drivers
v000001bb241bdf80_0 .var "output_data", 16 0;
v000001bb241bd260_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
S_000001bb241bed70 .scope module, "shift_A_left" "shift_register_a" 4 78, 13 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 17 "A";
    .port_info 3 /INPUT 16 "Q";
    .port_info 4 /INPUT 1 "shift_left_enable_a";
    .port_info 5 /OUTPUT 17 "shift_out";
v000001bb241be7a0_0 .net "A", 16 0, v000001bb241632b0_0;  alias, 1 drivers
v000001bb241bdc60_0 .net "Q", 15 0, v000001bb24163fd0_0;  alias, 1 drivers
v000001bb241be840_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb241be8e0_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
v000001bb241bdbc0_0 .net "shift_left_enable_a", 0 0, v000001bb24163030_0;  alias, 1 drivers
v000001bb241be980_0 .var "shift_out", 16 0;
S_000001bb241218c0 .scope module, "shift_Q_left" "shift_register_q" 4 127, 14 1 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "shift_left_enable_q";
    .port_info 3 /INPUT 16 "Q";
    .port_info 4 /INPUT 17 "A";
    .port_info 5 /OUTPUT 16 "shift_out";
v000001bb241bea20_0 .net "A", 16 0, v000001bb24162b30_0;  alias, 1 drivers
v000001bb241be160_0 .net "Q", 15 0, v000001bb24163fd0_0;  alias, 1 drivers
v000001bb241bcea0_0 .net "clk", 0 0, o000001bb2416db08;  alias, 0 drivers
v000001bb241be020_0 .net "rst", 0 0, o000001bb2416dc88;  alias, 0 drivers
v000001bb241bd8a0_0 .net "shift_left_enable_q", 0 0, v000001bb24163710_0;  alias, 1 drivers
v000001bb241bd3a0_0 .var "shift_out", 15 0;
S_000001bb241c8400 .scope module, "subtractor1" "subtractor" 4 103, 15 2 0, S_000001bb24129e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "A";
    .port_info 1 /INPUT 17 "B";
    .port_info 2 /OUTPUT 17 "difference";
v000001bb241be340_0 .net "A", 16 0, v000001bb241be980_0;  alias, 1 drivers
v000001bb241bd940_0 .net "B", 16 0, L_000001bb241cc6e0;  1 drivers
v000001bb241be700_0 .var "difference", 16 0;
E_000001bb2416a490 .event anyedge, v000001bb241bd940_0, v000001bb241030e0_0;
    .scope S_000001bb24149f80;
T_0 ;
    %wait E_000001bb2416a710;
    %load/vec4 v000001bb241626d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001bb241624f0_0;
    %store/vec4 v000001bb24162630_0, 0, 17;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bb24162590_0;
    %store/vec4 v000001bb24162630_0, 0, 17;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bb24129fb0;
T_1 ;
    %wait E_000001bb2416af10;
    %load/vec4 v000001bb24162130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001bb241632b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bb24163850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001bb24162950_0;
    %assign/vec4 v000001bb241632b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bb24128100;
T_2 ;
    %wait E_000001bb2416af10;
    %load/vec4 v000001bb24163350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001bb24163fd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bb24162a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001bb24163f30_0;
    %assign/vec4 v000001bb24163fd0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bb241bed70;
T_3 ;
    %wait E_000001bb2416af10;
    %load/vec4 v000001bb241be8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001bb241be980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bb241bdbc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001bb241be7a0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001bb241bdc60_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001bb241be980_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bb24124ed0;
T_4 ;
    %wait E_000001bb2416a790;
    %load/vec4 v000001bb241bd080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bb24103360_0;
    %store/vec4 v000001bb241bce00_0, 0, 17;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bb241030e0_0;
    %store/vec4 v000001bb241bce00_0, 0, 17;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001bb24128290;
T_5 ;
    %wait E_000001bb2416ae10;
    %load/vec4 v000001bb241621d0_0;
    %load/vec4 v000001bb24162770_0;
    %add;
    %store/vec4 v000001bb241633f0_0, 0, 17;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001bb241c8400;
T_6 ;
    %wait E_000001bb2416a490;
    %load/vec4 v000001bb241be340_0;
    %load/vec4 v000001bb241bd940_0;
    %sub;
    %store/vec4 v000001bb241be700_0, 0, 17;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bb2413b5e0;
T_7 ;
    %wait E_000001bb2416aed0;
    %load/vec4 v000001bb24162db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001bb24162e50_0;
    %store/vec4 v000001bb24162b30_0, 0, 17;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bb241628b0_0;
    %store/vec4 v000001bb24162b30_0, 0, 17;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bb2413b770;
T_8 ;
    %wait E_000001bb2416a390;
    %load/vec4 v000001bb24102e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001bb241034a0_0;
    %store/vec4 v000001bb24102dc0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bb24102be0_0;
    %store/vec4 v000001bb24102dc0_0, 0, 16;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001bb241218c0;
T_9 ;
    %wait E_000001bb2416af10;
    %load/vec4 v000001bb241be020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001bb241bd3a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bb241bd8a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001bb241be160_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001bb241bea20_0;
    %parti/s 1, 16, 6;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001bb241bd3a0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bb24149df0;
T_10 ;
    %wait E_000001bb2416ae90;
    %load/vec4 v000001bb24163490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb24162450_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bb24162810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001bb24162450_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001bb24162450_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bb24126bf0;
T_11 ;
    %wait E_000001bb2416a350;
    %load/vec4 v000001bb24163cb0_0;
    %load/vec4 v000001bb24162d10_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24162c70_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162c70_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001bb241bebe0;
T_12 ;
    %wait E_000001bb2416af10;
    %load/vec4 v000001bb241bd260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001bb241bdf80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bb241be0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001bb241bcc20_0;
    %assign/vec4 v000001bb241bdf80_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bb24125060;
T_13 ;
    %wait E_000001bb2416af10;
    %load/vec4 v000001bb241be5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001bb241bd760_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001bb241bd4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001bb241be520_0;
    %assign/vec4 v000001bb241bd760_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001bb24126d80;
T_14 ;
    %wait E_000001bb2416ae50;
    %load/vec4 v000001bb24163d50_0;
    %load/vec4 v000001bb24162270_0;
    %cmp/e;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24162310_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162310_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001bb24134d80;
T_15 ;
    %wait E_000001bb2416af10;
    %load/vec4 v000001bb24163c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb24163670_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bb24162bd0_0;
    %assign/vec4 v000001bb24163670_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bb24134d80;
T_16 ;
    %wait E_000001bb2416a310;
    %load/vec4 v000001bb24163670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.0 ;
    %load/vec4 v000001bb241629f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.14;
T_16.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
T_16.14 ;
    %jmp T_16.12;
T_16.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.7 ;
    %load/vec4 v000001bb241637b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.16;
T_16.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
T_16.16 ;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v000001bb241638f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.17, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.18;
T_16.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
T_16.18 ;
    %jmp T_16.12;
T_16.9 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bb24162bd0_0, 0, 4;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001bb24134d80;
T_17 ;
    %wait E_000001bb2416add0;
    %load/vec4 v000001bb24163670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24162f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb24163710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb241630d0_0, 0, 1;
    %jmp T_17.12;
T_17.12 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "non_restoring_division_topmodule.v";
    "./non_restoring_division_controlpath.v";
    "./non_restoring_division_datapath.v";
    "./register_a.v";
    "./register_q.v";
    "./adder.v";
    "./comparator.v";
    "./comparator_1bit.v";
    "./counter.v";
    "./mux_2x1.v";
    "./mux_2x1_16bit.v";
    "./shift_register_a.v";
    "./shift_register_q.v";
    "./subtractor.v";
