# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc/lab8_mem_stage_proc_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc/lab8_mem_stage_proc_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_mem_stage_proc_impl_1 in project C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc/lab8_mem_stage_proc.psp.
new_impl -name lab8_mem_stage_proc_impl_1
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd" ...
# Error: [42571]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 81: Can not assign to IN port Din
# Error: [40008]: HDL analysis failed.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab8_mem_stage_proc_impl_1.
