TimeQuest Timing Analyzer report for MIPS_System
Wed Mar 20 13:43:36 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_sys'
 13. Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'
 14. Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'
 15. Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'clk_sys'
 17. Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 21. Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'
 22. Slow Model Minimum Pulse Width: 'clk_sys'
 23. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 24. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 25. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'clk_sys'
 37. Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'
 38. Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'
 39. Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'
 40. Fast Model Hold: 'clk_sys'
 41. Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'
 43. Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'
 44. Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 45. Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'clk_sys'
 47. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 48. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 49. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; MIPS_System                                                        ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; MIPS_System.sdc ; OK     ; Wed Mar 20 13:43:29 2024 ;
+-----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { altera_reserved_tck }              ;
; clk_sys                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { CLOCK_50 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
; pll0|altpll_component|pll|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 37.11 MHz  ; 37.11 MHz       ; pll0|altpll_component|pll|clk[0] ;                                                       ;
; 117.08 MHz ; 117.08 MHz      ; clk_sys                          ;                                                       ;
; 343.05 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[2] ; limit due to high minimum pulse width violation (tch) ;
; 343.17 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 2.162  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 6.857  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 20.712 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 35.815 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; -1.864 ; -147.638      ;
; pll0|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.645  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.646  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 95.801 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 3.356 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 7.620  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_sys'                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.162 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.188     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.183 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.176     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.314      ; 15.110     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.323      ; 15.098     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 15.036     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.344 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 15.000     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.385 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.307      ; 14.958     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.422 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.308      ; 14.922     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.677 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.650     ;
; 2.678 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.291      ; 14.649     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 18.119     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
; 6.857 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 18.135     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 20.712 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 4.316      ;
; 20.715 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 4.309      ;
; 20.719 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 4.303      ;
; 20.719 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.055      ; 4.301      ;
; 20.720 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 4.324      ;
; 20.734 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 4.283      ;
; 20.737 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 4.303      ;
; 20.760 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 4.251      ;
; 20.762 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 4.244      ;
; 20.896 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 4.144      ;
; 20.901 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 4.134      ;
; 20.904 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 4.140      ;
; 20.921 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 4.094      ;
; 21.000 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 4.035      ;
; 21.018 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.043      ; 3.990      ;
; 21.036 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 3.978      ;
; 21.043 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.037      ; 3.959      ;
; 21.053 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.029      ; 3.941      ;
; 21.168 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 3.843      ;
; 21.270 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 3.745      ;
; 21.309 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.034      ; 3.690      ;
; 21.318 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 3.726      ;
; 21.343 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 3.701      ;
; 21.348 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.020      ; 3.637      ;
; 21.348 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.687      ;
; 21.396 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 3.653      ;
; 21.399 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 3.652      ;
; 21.421 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 3.628      ;
; 21.426 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 3.625      ;
; 21.449 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 3.557      ;
; 21.450 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.034      ; 3.549      ;
; 21.470 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.558      ;
; 21.538 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.029      ; 3.456      ;
; 21.578 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 3.466      ;
; 21.578 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.462      ;
; 21.579 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.461      ;
; 21.590 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.445      ;
; 21.593 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.442      ;
; 21.593 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.447      ;
; 21.598 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 3.417      ;
; 21.601 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 3.410      ;
; 21.613 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 3.393      ;
; 21.640 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 3.383      ;
; 21.713 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.324      ;
; 21.731 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.306      ;
; 21.751 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.280      ;
; 21.840 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.034      ; 3.159      ;
; 21.874 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 3.132      ;
; 21.878 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.150      ;
; 21.892 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.136      ;
; 21.902 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.034      ; 3.097      ;
; 21.969 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 3.048      ;
; 21.970 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.073      ;
; 21.984 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.047      ;
; 21.986 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.042      ;
; 21.986 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 3.063      ;
; 21.988 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 3.058      ;
; 21.993 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 3.056      ;
; 21.994 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 3.029      ;
; 21.997 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.046      ;
; 22.001 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.020      ; 2.984      ;
; 22.011 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.087      ; 3.041      ;
; 22.017 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.020      ;
; 22.024 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.037      ; 2.978      ;
; 22.032 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.982      ;
; 22.051 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 2.972      ;
; 22.056 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.043      ; 2.952      ;
; 22.065 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.034      ; 2.934      ;
; 22.086 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 2.920      ;
; 22.092 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 2.925      ;
; 22.097 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 2.914      ;
; 22.134 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 2.877      ;
; 22.216 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 2.807      ;
; 22.217 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.797      ;
; 22.271 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 2.752      ;
; 22.276 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 2.755      ;
; 22.283 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.731      ;
; 22.283 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.731      ;
; 22.294 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.088      ; 2.759      ;
; 22.327 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.687      ;
; 22.356 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 2.667      ;
; 22.363 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.651      ;
; 22.365 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.663      ;
; 22.379 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 2.636      ;
; 22.384 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 2.659      ;
; 22.386 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 2.649      ;
; 22.400 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 2.640      ;
; 22.403 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.029      ; 2.591      ;
; 22.409 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.020      ; 2.576      ;
; 22.413 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 2.602      ;
; 22.415 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 2.629      ;
; 22.416 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 2.630      ;
; 22.451 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.055      ; 2.569      ;
; 22.453 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 2.564      ;
; 22.461 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.553      ;
; 22.491 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.043      ; 2.517      ;
; 22.521 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 2.502      ;
; 22.525 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.489      ;
; 22.531 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.020      ; 2.454      ;
; 22.557 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.029      ; 2.437      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.073     ; 14.148     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.115     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 35.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 14.112     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.090 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.875     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.071     ; 13.873     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.415 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.543     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.416 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.078     ; 13.542     ;
; 36.986 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~18  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 12.980     ;
; 36.986 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~18  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 12.980     ;
; 36.986 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~18  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 12.980     ;
; 36.986 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~18  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.070     ; 12.980     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_sys'                                                                                                                                                                              ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.864 ; GPIO:uGPIO|HEX2_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.788      ;
; -1.864 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.788      ;
; -1.863 ; GPIO:uGPIO|HEX3_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.789      ;
; -1.857 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.795      ;
; -1.856 ; GPIO:uGPIO|HEX2_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.796      ;
; -1.855 ; GPIO:uGPIO|HEX2_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.797      ;
; -1.855 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.797      ;
; -1.759 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.893      ;
; -1.729 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.923      ;
; -1.714 ; GPIO:uGPIO|HEX3_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.938      ;
; -1.713 ; GPIO:uGPIO|HEX3_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.939      ;
; -1.708 ; GPIO:uGPIO|HEX2_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 0.942      ;
; -1.677 ; GPIO:uGPIO|HEX7_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 0.976      ;
; -1.674 ; GPIO:uGPIO|HEX3_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 0.976      ;
; -1.671 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.981      ;
; -1.670 ; GPIO:uGPIO|HEX3_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 0.980      ;
; -1.670 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.982      ;
; -1.669 ; GPIO:uGPIO|HEX7_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 0.984      ;
; -1.667 ; GPIO:uGPIO|HEX2_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 0.983      ;
; -1.526 ; GPIO:uGPIO|HEX2_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 1.124      ;
; -1.456 ; GPIO:uGPIO|HEX1_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.203      ;
; -1.456 ; GPIO:uGPIO|HEX1_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.203      ;
; -1.454 ; GPIO:uGPIO|HEX7_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 1.199      ;
; -1.453 ; GPIO:uGPIO|HEX1_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.206      ;
; -1.446 ; GPIO:uGPIO|HEX1_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.392      ; 1.212      ;
; -1.427 ; GPIO:uGPIO|HEX2_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.374      ; 1.213      ;
; -1.427 ; GPIO:uGPIO|HEX2_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.374      ; 1.213      ;
; -1.393 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 1.257      ;
; -1.378 ; GPIO:uGPIO|HEX7_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.392      ; 1.280      ;
; -1.377 ; GPIO:uGPIO|HEX7_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.392      ; 1.281      ;
; -1.373 ; GPIO:uGPIO|HEX7_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.391      ; 1.284      ;
; -1.370 ; GPIO:uGPIO|HEX7_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.391      ; 1.287      ;
; -1.358 ; GPIO:uGPIO|HEX0_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 1.279      ;
; -1.352 ; GPIO:uGPIO|HEX6_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.385      ; 1.299      ;
; -1.348 ; GPIO:uGPIO|HEX6_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 1.304      ;
; -1.340 ; GPIO:uGPIO|HEX6_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.309      ;
; -1.336 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 1.314      ;
; -1.328 ; GPIO:uGPIO|HEX0_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 1.309      ;
; -1.325 ; GPIO:uGPIO|HEX6_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.385      ; 1.326      ;
; -1.322 ; GPIO:uGPIO|HEX1_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.392      ; 1.336      ;
; -1.259 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 1.391      ;
; -1.256 ; GPIO:uGPIO|HEX5_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.400      ;
; -1.255 ; GPIO:uGPIO|HEX5_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.401      ;
; -1.240 ; GPIO:uGPIO|HEX5_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.416      ;
; -1.222 ; GPIO:uGPIO|HEX7_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.438      ;
; -1.220 ; GPIO:uGPIO|HEX7_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.440      ;
; -1.214 ; GPIO:uGPIO|HEX0_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.369      ; 1.421      ;
; -1.211 ; GPIO:uGPIO|HEX0_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.369      ; 1.424      ;
; -1.196 ; GPIO:uGPIO|HEX5_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.460      ;
; -1.173 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.364      ; 1.457      ;
; -1.169 ; GPIO:uGPIO|HEX5_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.487      ;
; -1.167 ; GPIO:uGPIO|HEX6_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.493      ;
; -1.167 ; GPIO:uGPIO|HEX5_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.489      ;
; -1.164 ; GPIO:uGPIO|HEX7_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.491      ;
; -1.163 ; GPIO:uGPIO|HEX5_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.492      ;
; -1.163 ; GPIO:uGPIO|HEX5_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.492      ;
; -1.162 ; GPIO:uGPIO|HEX6_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.388      ; 1.492      ;
; -1.161 ; GPIO:uGPIO|HEX2_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.385      ; 1.490      ;
; -1.160 ; GPIO:uGPIO|HEX6_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 1.493      ;
; -1.159 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.413      ; 1.520      ;
; -1.154 ; GPIO:uGPIO|HEX7_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.391      ; 1.503      ;
; -1.153 ; GPIO:uGPIO|HEX7_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.392      ; 1.505      ;
; -1.145 ; GPIO:uGPIO|HEX0_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.376      ; 1.497      ;
; -1.142 ; GPIO:uGPIO|HEX3_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 1.495      ;
; -1.123 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.532      ;
; -1.115 ; GPIO:uGPIO|HEX6_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.545      ;
; -1.111 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.537      ;
; -1.101 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.361      ; 1.526      ;
; -1.098 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.408      ; 1.576      ;
; -1.095 ; GPIO:uGPIO|HEX0_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 1.542      ;
; -1.079 ; GPIO:uGPIO|HEX2_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.569      ;
; -1.062 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.355      ; 1.559      ;
; -1.034 ; GPIO:uGPIO|HEX7_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.391      ; 1.623      ;
; -1.031 ; GPIO:uGPIO|HEX5_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.387      ; 1.622      ;
; -1.029 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.375      ; 1.612      ;
; -1.013 ; GPIO:uGPIO|HEX7_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.391      ; 1.644      ;
; -1.005 ; GPIO:uGPIO|HEX3_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.361      ; 1.622      ;
; -1.004 ; GPIO:uGPIO|HEX1_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.375      ; 1.637      ;
; -1.003 ; GPIO:uGPIO|HEX3_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 1.634      ;
; -1.000 ; GPIO:uGPIO|HEX6_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.392      ; 1.658      ;
; -0.997 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.376      ; 1.645      ;
; -0.992 ; GPIO:uGPIO|HEX3_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.371      ; 1.645      ;
; -0.987 ; GPIO:uGPIO|HEX6_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.662      ;
; -0.987 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.376      ; 1.655      ;
; -0.975 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.372      ; 1.663      ;
; -0.975 ; GPIO:uGPIO|HEX6_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.388      ; 1.679      ;
; -0.973 ; GPIO:uGPIO|HEX6_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 1.679      ;
; -0.973 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.372      ; 1.665      ;
; -0.928 ; GPIO:uGPIO|HEX5_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.728      ;
; -0.925 ; GPIO:uGPIO|HEX5_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.731      ;
; -0.924 ; GPIO:uGPIO|HEX1_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.411      ; 1.753      ;
; -0.889 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.370      ; 1.747      ;
; -0.871 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.364      ; 1.759      ;
; -0.869 ; GPIO:uGPIO|HEX6_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.780      ;
; -0.868 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.364      ; 1.762      ;
; -0.856 ; GPIO:uGPIO|HEX0_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.357      ; 1.767      ;
; -0.785 ; GPIO:uGPIO|HEX1_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.375      ; 1.856      ;
; -0.779 ; GPIO:uGPIO|HEX5_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.395      ; 1.882      ;
; -0.777 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[146] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.377      ; 1.866      ;
; -0.769 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.354      ; 1.851      ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; GPIO:uGPIO|SW_StatusR[1]               ; GPIO:uGPIO|SW_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]               ; GPIO:uGPIO|SW_StatusR[7]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[9]               ; GPIO:uGPIO|SW_StatusR[9]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]              ; GPIO:uGPIO|SW_StatusR[11]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]              ; GPIO:uGPIO|SW_StatusR[10]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]              ; GPIO:uGPIO|SW_StatusR[12]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]              ; GPIO:uGPIO|SW_StatusR[13]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]              ; GPIO:uGPIO|SW_StatusR[14]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]              ; GPIO:uGPIO|SW_StatusR[15]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[16]              ; GPIO:uGPIO|SW_StatusR[16]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[17]              ; GPIO:uGPIO|SW_StatusR[17]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[8]               ; GPIO:uGPIO|SW_StatusR[8]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]               ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]               ; GPIO:uGPIO|SW_StatusR[5]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[0]               ; GPIO:uGPIO|SW_StatusR[0]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]          ; TimerCounter:Timer|StatusR[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]               ; GPIO:uGPIO|SW_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[2]              ; GPIO:uGPIO|KEY_StatusR[2]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[1]              ; GPIO:uGPIO|KEY_StatusR[1]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]               ; GPIO:uGPIO|SW_StatusR[4]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[3]              ; GPIO:uGPIO|KEY_StatusR[3]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]               ; GPIO:uGPIO|SW_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; GPIO:uGPIO|key_detect:key3|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; GPIO:uGPIO|key_detect:sw14|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:key2|c_state.S10 ; GPIO:uGPIO|key_detect:key2|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw13|c_state.S4  ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:key2|c_state.S13 ; GPIO:uGPIO|key_detect:key2|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:key1|c_state.S12 ; GPIO:uGPIO|key_detect:key1|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw17|c_state.S4  ; GPIO:uGPIO|key_detect:sw17|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:key2|c_state.S0  ; GPIO:uGPIO|key_detect:key2|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:key3|c_state.S9  ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:key3|c_state.S13 ; GPIO:uGPIO|key_detect:key3|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; GPIO:uGPIO|key_detect:sw13|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw14|c_state.S13 ; GPIO:uGPIO|key_detect:sw14|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw16|c_state.S9  ; GPIO:uGPIO|key_detect:sw16|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw17|c_state.S9  ; GPIO:uGPIO|key_detect:sw17|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:key2|c_state.S5  ; GPIO:uGPIO|key_detect:key2|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:key1|c_state.S13 ; GPIO:uGPIO|key_detect:key1|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw3|c_state.S9   ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; GPIO:uGPIO|key_detect:sw3|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw14|c_state.S11 ; GPIO:uGPIO|key_detect:sw14|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw14|c_state.S12 ; GPIO:uGPIO|key_detect:sw14|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw16|c_state.S3  ; GPIO:uGPIO|key_detect:sw16|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw16|c_state.S13 ; GPIO:uGPIO|key_detect:sw16|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key3|c_state.S3  ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; GPIO:uGPIO|key_detect:key3|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw14|c_state.S1  ; GPIO:uGPIO|key_detect:sw14|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw14|c_state.S3  ; GPIO:uGPIO|key_detect:sw14|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw14|c_state.S4  ; GPIO:uGPIO|key_detect:sw14|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw16|c_state.S4  ; GPIO:uGPIO|key_detect:sw16|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw16|c_state.S7  ; GPIO:uGPIO|key_detect:sw16|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw16|c_state.S11 ; GPIO:uGPIO|key_detect:sw16|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw16|c_state.S12 ; GPIO:uGPIO|key_detect:sw16|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:key2|c_state.S1  ; GPIO:uGPIO|key_detect:key2|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw11|c_state.S3  ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw14|c_state.S5  ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw14|c_state.S9  ; GPIO:uGPIO|key_detect:sw14|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:key2|c_state.S11 ; GPIO:uGPIO|key_detect:key2|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw14|c_state.S7  ; GPIO:uGPIO|key_detect:sw14|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw16|c_state.S1  ; GPIO:uGPIO|key_detect:sw16|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw16|c_state.S5  ; GPIO:uGPIO|key_detect:sw16|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 75.955 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.244      ;
; 75.966 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.257      ;
; 76.184 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.475      ;
; 76.190 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 1.482      ;
; 76.211 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.531      ;
; 76.212 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.532      ;
; 76.229 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.520      ;
; 76.231 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.522      ;
; 76.243 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.563      ;
; 76.250 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.541      ;
; 76.254 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.543      ;
; 76.275 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 1.568      ;
; 76.278 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 1.570      ;
; 76.286 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.577      ;
; 76.302 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.591      ;
; 76.306 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 1.599      ;
; 76.313 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 1.599      ;
; 76.313 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.604      ;
; 76.390 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.710      ;
; 76.459 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.748      ;
; 76.469 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.758      ;
; 76.483 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 1.775      ;
; 76.485 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.803      ;
; 76.492 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 1.785      ;
; 76.505 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 1.826      ;
; 76.515 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.806      ;
; 76.524 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.813      ;
; 76.539 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 1.861      ;
; 76.542 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.831      ;
; 76.545 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.865      ;
; 76.562 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.880      ;
; 76.564 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.882      ;
; 76.568 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 1.889      ;
; 76.584 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.873      ;
; 76.620 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.903      ;
; 76.642 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.962      ;
; 76.654 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.043      ; 1.931      ;
; 76.654 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.037      ; 1.925      ;
; 76.660 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.978      ;
; 76.661 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 1.982      ;
; 76.662 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.980      ;
; 76.670 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.029      ; 1.933      ;
; 76.683 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 2.003      ;
; 76.684 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 2.006      ;
; 76.706 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.024      ;
; 76.721 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 2.041      ;
; 76.759 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 2.081      ;
; 76.803 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 2.124      ;
; 76.816 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 2.107      ;
; 76.847 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 2.130      ;
; 76.848 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.081      ; 2.163      ;
; 76.864 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.043      ; 2.141      ;
; 76.868 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.037      ; 2.139      ;
; 76.872 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 2.184      ;
; 76.933 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.081      ; 2.248      ;
; 76.943 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 2.265      ;
; 76.948 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.266      ;
; 76.956 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 2.268      ;
; 76.959 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 2.265      ;
; 76.962 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.020      ; 2.216      ;
; 76.970 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.288      ;
; 76.972 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 2.293      ;
; 76.979 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 2.279      ;
; 76.984 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.037      ; 2.255      ;
; 76.995 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.081      ; 2.310      ;
; 77.002 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 2.324      ;
; 77.025 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 2.337      ;
; 77.042 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 2.348      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 52.524 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~374                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 2.836      ;
; 52.638 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~432                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 2.957      ;
; 52.748 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~959                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 3.059      ;
; 52.752 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~420                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.059      ;
; 52.888 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~324                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.189      ;
; 52.951 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~127                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.256      ;
; 53.018 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~497                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.319      ;
; 53.087 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~191                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.402      ;
; 53.132 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~223                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.447      ;
; 53.139 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~388                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.446      ;
; 53.176 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~434                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.054      ; 3.464      ;
; 53.179 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~964                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.083      ; 3.496      ;
; 53.204 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~919                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 3.506      ;
; 53.205 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~996                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 3.521      ;
; 53.225 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~278                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.537      ;
; 53.226 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.055      ; 3.515      ;
; 53.286 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~955                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 3.609      ;
; 53.295 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~689                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.095      ; 3.624      ;
; 53.317 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~350                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 3.633      ;
; 53.327 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~197                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 3.632      ;
; 53.327 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~356                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.628      ;
; 53.337 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~400                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 3.656      ;
; 53.337 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~241                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.646      ;
; 53.339 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~677                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.654      ;
; 53.350 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~479                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.654      ;
; 53.367 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~37                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 3.673      ;
; 53.381 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~449                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 3.681      ;
; 53.410 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~785                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.719      ;
; 53.414 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~378                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 3.730      ;
; 53.414 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~240                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 3.732      ;
; 53.415 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~675                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.060      ; 3.709      ;
; 53.424 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~978                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 3.742      ;
; 53.427 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~336                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 3.746      ;
; 53.427 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~951                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.742      ;
; 53.461 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~465                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.762      ;
; 53.465 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~997                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 3.784      ;
; 53.514 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~511                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 3.814      ;
; 53.516 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~100                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 3.818      ;
; 53.519 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~383                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.829      ;
; 53.522 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~90                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.825      ;
; 53.533 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~882                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.095      ; 3.862      ;
; 53.541 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~305                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.851      ;
; 53.550 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~943                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.056      ; 3.840      ;
; 53.564 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~389                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.874      ;
; 53.566 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~217                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.869      ;
; 53.572 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~342                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 3.891      ;
; 53.575 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~227                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.091      ; 3.900      ;
; 53.580 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~498                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.054      ; 3.868      ;
; 53.580 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~899                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.057      ; 3.871      ;
; 53.585 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~783                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.053      ; 3.872      ;
; 53.599 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~866                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 3.919      ;
; 53.601 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~913                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.915      ;
; 53.604 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~644                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.911      ;
; 53.630 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~251                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.944      ;
; 53.632 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~945                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.947      ;
; 53.635 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~255                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 3.947      ;
; 53.636 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~818                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.940      ;
; 53.638 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.055      ; 3.927      ;
; 53.640 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~401                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.941      ;
; 53.643 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~933                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.957      ;
; 53.645 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~122                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.948      ;
; 53.662 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~80                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.966      ;
; 53.667 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~438                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.971      ;
; 53.680 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~835                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.083      ; 3.997      ;
; 53.686 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~937                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 3.983      ;
; 53.697 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~239                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.055      ; 3.986      ;
; 53.699 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~440                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 4.000      ;
; 53.709 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~953                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 4.011      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 95.801 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.024      ; 4.259      ;
; 95.958 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 4.073      ;
; 95.958 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 4.073      ;
; 95.958 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 4.073      ;
; 95.958 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 4.073      ;
; 95.958 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 4.073      ;
; 95.958 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 4.073      ;
; 95.958 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 4.073      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.400 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 3.658      ;
; 96.414 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 3.615      ;
; 96.414 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 3.615      ;
; 96.414 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 3.615      ;
; 96.414 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 3.615      ;
; 96.414 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 3.615      ;
; 96.414 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 3.615      ;
; 96.414 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 3.615      ;
; 96.414 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 3.615      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.356 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.615      ;
; 3.356 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.615      ;
; 3.356 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.615      ;
; 3.356 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.615      ;
; 3.356 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.615      ;
; 3.356 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.615      ;
; 3.356 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.615      ;
; 3.356 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.615      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.658      ;
; 3.812 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.073      ;
; 3.812 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.073      ;
; 3.812 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.073      ;
; 3.812 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.073      ;
; 3.812 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.073      ;
; 3.812 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.073      ;
; 3.812 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.073      ;
; 3.969 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 4.259      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sys'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 5.499 ; 5.499 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 5.499 ; 5.499 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 7.864 ; 7.864 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 7.588 ; 7.588 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 7.120 ; 7.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 7.864 ; 7.864 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 6.847 ; 6.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 6.318 ; 6.318 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 3.664 ; 3.664 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 2.537 ; 2.537 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 3.618 ; 3.618 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.852 ; 2.852 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.846 ; 2.846 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.685 ; 2.685 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.629 ; 2.629 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 3.150 ; 3.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 3.256 ; 3.256 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 3.072 ; 3.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.302 ; 2.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.507 ; 2.507 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.310 ; 2.310 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.109 ; 6.109 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.072 ; 6.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.082 ; 6.082 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 6.217 ; 6.217 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 6.318 ; 6.318 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -4.823 ; -4.823 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -4.823 ; -4.823 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -6.334 ; -6.334 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -7.358 ; -7.358 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -6.878 ; -6.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -7.476 ; -7.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -6.334 ; -6.334 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.898 ; -1.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -3.140 ; -3.140 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -2.287 ; -2.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -3.100 ; -3.100 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -2.326 ; -2.326 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -2.322 ; -2.322 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -2.435 ; -2.435 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -2.379 ; -2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -2.906 ; -2.906 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -2.730 ; -2.730 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -2.824 ; -2.824 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.898 ; -1.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -2.254 ; -2.254 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.932 ; -1.932 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -5.857 ; -5.857 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -5.794 ; -5.794 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -5.575 ; -5.575 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -5.946 ; -5.946 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -5.780 ; -5.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 5.229 ; 5.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 5.149 ; 5.149 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 5.164 ; 5.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.189 ; 5.189 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 5.229 ; 5.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 5.130 ; 5.130 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.872 ; 4.872 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 5.125 ; 5.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 6.295 ; 6.295 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.621 ; 5.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 6.295 ; 6.295 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.162 ; 5.162 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.117 ; 6.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 6.123 ; 6.123 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.217 ; 6.217 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 6.065 ; 6.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 5.409 ; 5.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.393 ; 5.393 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 6.065 ; 6.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 5.187 ; 5.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.207 ; 5.207 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.630 ; 5.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.898 ; 5.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 5.964 ; 5.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.396 ; 5.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 5.263 ; 5.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.893 ; 5.893 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 5.964 ; 5.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.873 ; 5.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.019 ; 5.019 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.908 ; 5.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 4.689 ; 4.689 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 4.669 ; 4.669 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 4.689 ; 4.689 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 4.642 ; 4.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 4.624 ; 4.624 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.656 ; 4.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 4.364 ; 4.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 4.660 ; 4.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.327 ; 4.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.291 ; 4.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.297 ; 4.297 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.446 ; 4.446 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.660 ; 4.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 4.597 ; 4.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 4.471 ; 4.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 4.947 ; 4.947 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 4.408 ; 4.408 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 4.446 ; 4.446 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 4.452 ; 4.452 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.766 ; 4.766 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.947 ; 4.947 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.870 ; 4.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.662 ; 4.662 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 5.366 ; 5.366 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 5.084 ; 5.084 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.163 ; 5.163 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.173 ; 5.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.228 ; 5.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 5.189 ; 5.189 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.366 ; 5.366 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 7.252 ; 7.252 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 7.252 ; 7.252 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.791 ; 6.791 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 7.178 ; 7.178 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.542 ; 6.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 6.281 ; 6.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.836 ; 6.836 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 5.638 ; 5.638 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 5.542 ; 5.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.571 ; 5.571 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 6.852 ; 6.852 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.852 ; 6.852 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 6.755 ; 6.755 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.486 ; 6.486 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.730 ; 6.730 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.260 ; 6.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.845 ; 5.845 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 5.294 ; 5.294 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.632 ; 6.632 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.116 ; 5.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.124 ; 5.124 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 4.970 ; 4.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.905 ; 4.905 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 4.983 ; 4.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.922 ; 4.922 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.720 ; 4.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.708 ; 4.708 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.680 ; 4.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.673 ; 4.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 4.872 ; 4.872 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 5.149 ; 5.149 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 5.164 ; 5.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.189 ; 5.189 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 5.229 ; 5.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 5.130 ; 5.130 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.872 ; 4.872 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 5.125 ; 5.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 5.162 ; 5.162 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.621 ; 5.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 6.295 ; 6.295 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.162 ; 5.162 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.117 ; 6.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 6.123 ; 6.123 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.217 ; 6.217 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 5.187 ; 5.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 5.409 ; 5.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.393 ; 5.393 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 6.065 ; 6.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 5.187 ; 5.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.207 ; 5.207 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.630 ; 5.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.898 ; 5.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 5.019 ; 5.019 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.396 ; 5.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 5.263 ; 5.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.893 ; 5.893 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 5.964 ; 5.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.873 ; 5.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.019 ; 5.019 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.908 ; 5.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 4.364 ; 4.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 4.669 ; 4.669 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 4.689 ; 4.689 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 4.642 ; 4.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 4.624 ; 4.624 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.656 ; 4.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 4.364 ; 4.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 4.291 ; 4.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.327 ; 4.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.291 ; 4.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.297 ; 4.297 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.446 ; 4.446 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.660 ; 4.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 4.597 ; 4.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 4.471 ; 4.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 4.408 ; 4.408 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 4.408 ; 4.408 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 4.446 ; 4.446 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 4.452 ; 4.452 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.766 ; 4.766 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.947 ; 4.947 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.870 ; 4.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.662 ; 4.662 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 5.084 ; 5.084 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 5.084 ; 5.084 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.163 ; 5.163 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.173 ; 5.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.228 ; 5.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 5.189 ; 5.189 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.366 ; 5.366 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 5.542 ; 5.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 7.252 ; 7.252 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.791 ; 6.791 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 7.178 ; 7.178 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.542 ; 6.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 6.281 ; 6.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.836 ; 6.836 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 5.638 ; 5.638 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 5.542 ; 5.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.571 ; 5.571 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 4.673 ; 4.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.852 ; 6.852 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 6.755 ; 6.755 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.486 ; 6.486 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.730 ; 6.730 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.260 ; 6.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.845 ; 5.845 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 5.294 ; 5.294 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.632 ; 6.632 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.116 ; 5.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.124 ; 5.124 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 4.970 ; 4.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.905 ; 4.905 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 4.983 ; 4.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.922 ; 4.922 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.720 ; 4.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.708 ; 4.708 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.680 ; 4.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.673 ; 4.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 9.064  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 16.172 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 22.897 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 42.874 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; -1.366 ; -146.336      ;
; pll0|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.318  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.321  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 97.886 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 1.714 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 7.620  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_sys'                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.496      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.494      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.095 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.459      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.528      ; 7.405      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.400      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.403      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.186 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.522      ; 7.368      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.523      ; 7.309      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.250      ;
; 9.289 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.506      ; 7.249      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 8.827      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
; 16.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 8.829      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 22.897 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 2.167      ;
; 22.900 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 2.162      ;
; 22.904 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 2.156      ;
; 22.918 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 2.140      ;
; 22.977 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 2.075      ;
; 22.981 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 2.066      ;
; 22.989 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 2.087      ;
; 22.992 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 2.088      ;
; 22.994 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 2.077      ;
; 22.996 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 2.069      ;
; 23.004 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 2.076      ;
; 23.014 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 2.062      ;
; 23.044 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 2.005      ;
; 23.052 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.055      ; 2.002      ;
; 23.058 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.998      ;
; 23.059 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.044      ; 1.984      ;
; 23.068 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.037      ; 1.968      ;
; 23.126 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.945      ;
; 23.157 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 1.895      ;
; 23.195 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.028      ; 1.832      ;
; 23.198 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.858      ;
; 23.227 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 1.814      ;
; 23.248 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 1.832      ;
; 23.254 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.811      ;
; 23.270 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.801      ;
; 23.294 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.753      ;
; 23.297 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 1.783      ;
; 23.298 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 1.743      ;
; 23.307 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.087      ; 1.779      ;
; 23.310 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.085      ; 1.774      ;
; 23.314 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 1.766      ;
; 23.323 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.753      ;
; 23.326 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.085      ; 1.758      ;
; 23.326 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.745      ;
; 23.328 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.087      ; 1.758      ;
; 23.328 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.037      ; 1.708      ;
; 23.367 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.689      ;
; 23.368 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 1.684      ;
; 23.374 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.702      ;
; 23.378 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.669      ;
; 23.410 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.666      ;
; 23.419 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.652      ;
; 23.454 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.619      ;
; 23.459 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.604      ;
; 23.459 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.606      ;
; 23.473 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.600      ;
; 23.489 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.578      ;
; 23.505 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 1.536      ;
; 23.515 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.028      ; 1.512      ;
; 23.518 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 1.523      ;
; 23.519 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.085      ; 1.565      ;
; 23.522 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.560      ;
; 23.527 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 1.551      ;
; 23.539 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.526      ;
; 23.540 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.044      ; 1.503      ;
; 23.541 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.532      ;
; 23.542 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.505      ;
; 23.560 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.505      ;
; 23.568 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 1.481      ;
; 23.576 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 1.502      ;
; 23.586 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.481      ;
; 23.592 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.466      ;
; 23.595 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.465      ;
; 23.598 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 1.485      ;
; 23.604 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.456      ;
; 23.606 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.445      ;
; 23.609 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.442      ;
; 23.613 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.445      ;
; 23.617 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.088      ; 1.470      ;
; 23.624 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.042      ; 1.417      ;
; 23.628 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.432      ;
; 23.643 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 1.404      ;
; 23.648 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.419      ;
; 23.653 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 1.399      ;
; 23.657 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.403      ;
; 23.662 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.389      ;
; 23.673 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 1.379      ;
; 23.698 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.353      ;
; 23.704 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.055      ; 1.350      ;
; 23.718 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.333      ;
; 23.719 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.341      ;
; 23.729 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.336      ;
; 23.731 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.028      ; 1.296      ;
; 23.739 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.037      ; 1.297      ;
; 23.745 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.326      ;
; 23.749 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.089      ; 1.339      ;
; 23.760 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.316      ;
; 23.776 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 1.304      ;
; 23.783 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.277      ;
; 23.784 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.272      ;
; 23.786 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.272      ;
; 23.792 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.055      ; 1.262      ;
; 23.794 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 1.284      ;
; 23.794 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 1.262      ;
; 23.811 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 1.238      ;
; 23.822 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.260      ;
; 23.827 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.224      ;
; 23.829 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.028      ; 1.198      ;
; 23.831 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.229      ;
; 23.852 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.037      ; 1.184      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~114 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.874 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~50  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.054     ; 7.104      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.901 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~786 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.073      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 42.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~530 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.058     ; 7.068      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.005 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.975      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.155 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~274 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.818      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.158 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~306 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.059     ; 6.815      ;
; 43.437 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~18  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.543      ;
; 43.437 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~18  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.543      ;
; 43.437 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~18  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.543      ;
; 43.437 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~18  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.052     ; 6.543      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_sys'                                                                                                                                                                              ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.366 ; GPIO:uGPIO|HEX3_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.391      ;
; -1.366 ; GPIO:uGPIO|HEX2_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.391      ;
; -1.366 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.391      ;
; -1.363 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.394      ;
; -1.362 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.395      ;
; -1.361 ; GPIO:uGPIO|HEX2_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.396      ;
; -1.360 ; GPIO:uGPIO|HEX2_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.397      ;
; -1.289 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.468      ;
; -1.288 ; GPIO:uGPIO|HEX2_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.468      ;
; -1.280 ; GPIO:uGPIO|HEX3_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 0.475      ;
; -1.280 ; GPIO:uGPIO|HEX7_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.476      ;
; -1.279 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.478      ;
; -1.279 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.478      ;
; -1.278 ; GPIO:uGPIO|HEX3_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 0.477      ;
; -1.277 ; GPIO:uGPIO|HEX2_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.479      ;
; -1.276 ; GPIO:uGPIO|HEX7_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.480      ;
; -1.274 ; GPIO:uGPIO|HEX3_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.483      ;
; -1.272 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.485      ;
; -1.271 ; GPIO:uGPIO|HEX3_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.486      ;
; -1.190 ; GPIO:uGPIO|HEX2_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.566      ;
; -1.185 ; GPIO:uGPIO|HEX1_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.576      ;
; -1.183 ; GPIO:uGPIO|HEX7_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.573      ;
; -1.183 ; GPIO:uGPIO|HEX1_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.578      ;
; -1.181 ; GPIO:uGPIO|HEX1_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.580      ;
; -1.177 ; GPIO:uGPIO|HEX1_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.608      ; 0.583      ;
; -1.165 ; GPIO:uGPIO|HEX2_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.597      ; 0.584      ;
; -1.165 ; GPIO:uGPIO|HEX2_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.597      ; 0.584      ;
; -1.154 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.602      ;
; -1.145 ; GPIO:uGPIO|HEX7_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.617      ;
; -1.144 ; GPIO:uGPIO|HEX7_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.618      ;
; -1.140 ; GPIO:uGPIO|HEX7_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.621      ;
; -1.139 ; GPIO:uGPIO|HEX7_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.622      ;
; -1.122 ; GPIO:uGPIO|HEX6_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.636      ;
; -1.122 ; GPIO:uGPIO|HEX0_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 0.620      ;
; -1.120 ; GPIO:uGPIO|HEX6_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.637      ;
; -1.116 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.640      ;
; -1.115 ; GPIO:uGPIO|HEX6_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.641      ;
; -1.106 ; GPIO:uGPIO|HEX0_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 0.636      ;
; -1.105 ; GPIO:uGPIO|HEX6_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.652      ;
; -1.101 ; GPIO:uGPIO|HEX1_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.608      ; 0.659      ;
; -1.072 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.684      ;
; -1.064 ; GPIO:uGPIO|HEX5_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.698      ;
; -1.060 ; GPIO:uGPIO|HEX5_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.701      ;
; -1.059 ; GPIO:uGPIO|HEX5_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.702      ;
; -1.059 ; GPIO:uGPIO|HEX5_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.702      ;
; -1.058 ; GPIO:uGPIO|HEX5_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.703      ;
; -1.058 ; GPIO:uGPIO|HEX5_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.703      ;
; -1.055 ; GPIO:uGPIO|HEX5_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.706      ;
; -1.055 ; GPIO:uGPIO|HEX5_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.706      ;
; -1.055 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.628      ; 0.725      ;
; -1.054 ; GPIO:uGPIO|HEX2_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 0.705      ;
; -1.054 ; GPIO:uGPIO|HEX7_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 0.705      ;
; -1.053 ; GPIO:uGPIO|HEX6_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.705      ;
; -1.048 ; GPIO:uGPIO|HEX6_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.710      ;
; -1.045 ; GPIO:uGPIO|HEX7_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.608      ; 0.715      ;
; -1.044 ; GPIO:uGPIO|HEX7_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.718      ;
; -1.043 ; GPIO:uGPIO|HEX7_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.718      ;
; -1.041 ; GPIO:uGPIO|HEX7_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.721      ;
; -1.040 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.586      ; 0.698      ;
; -1.036 ; GPIO:uGPIO|HEX6_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.614      ; 0.730      ;
; -1.035 ; GPIO:uGPIO|HEX0_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.588      ; 0.705      ;
; -1.034 ; GPIO:uGPIO|HEX3_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.593      ; 0.711      ;
; -1.032 ; GPIO:uGPIO|HEX0_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.588      ; 0.708      ;
; -1.030 ; GPIO:uGPIO|HEX0_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.593      ; 0.715      ;
; -1.029 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.732      ;
; -1.019 ; GPIO:uGPIO|HEX6_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.614      ; 0.747      ;
; -1.015 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.739      ;
; -1.007 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.623      ; 0.768      ;
; -1.002 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 0.735      ;
; -1.002 ; GPIO:uGPIO|HEX0_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.590      ; 0.740      ;
; -0.997 ; GPIO:uGPIO|HEX2_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.759      ;
; -0.974 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.580      ; 0.758      ;
; -0.974 ; GPIO:uGPIO|HEX5_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.784      ;
; -0.959 ; GPIO:uGPIO|HEX7_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.608      ; 0.801      ;
; -0.955 ; GPIO:uGPIO|HEX7_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.608      ; 0.805      ;
; -0.952 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.596      ; 0.796      ;
; -0.951 ; GPIO:uGPIO|HEX6_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.612      ; 0.813      ;
; -0.946 ; GPIO:uGPIO|HEX5_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.815      ;
; -0.946 ; GPIO:uGPIO|HEX3_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.593      ; 0.799      ;
; -0.944 ; GPIO:uGPIO|HEX1_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.591      ; 0.799      ;
; -0.943 ; GPIO:uGPIO|HEX1_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.626      ; 0.835      ;
; -0.943 ; GPIO:uGPIO|HEX5_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.818      ;
; -0.939 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.596      ; 0.809      ;
; -0.938 ; GPIO:uGPIO|HEX3_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.593      ; 0.807      ;
; -0.937 ; GPIO:uGPIO|HEX6_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.819      ;
; -0.934 ; GPIO:uGPIO|HEX6_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.824      ;
; -0.933 ; GPIO:uGPIO|HEX6_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.825      ;
; -0.933 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.596      ; 0.815      ;
; -0.923 ; GPIO:uGPIO|HEX3_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.581      ; 0.810      ;
; -0.922 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.594      ; 0.824      ;
; -0.922 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.594      ; 0.824      ;
; -0.903 ; GPIO:uGPIO|HEX6_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.853      ;
; -0.890 ; GPIO:uGPIO|HEX0_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.579      ; 0.841      ;
; -0.874 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.591      ; 0.869      ;
; -0.859 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 0.878      ;
; -0.857 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.585      ; 0.880      ;
; -0.853 ; GPIO:uGPIO|HEX5_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.615      ; 0.914      ;
; -0.851 ; GPIO:uGPIO|HEX2_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.611      ; 0.912      ;
; -0.847 ; GPIO:uGPIO|HEX1_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.591      ; 0.896      ;
; -0.845 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[146] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.598      ; 0.905      ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; GPIO:uGPIO|SW_StatusR[1]               ; GPIO:uGPIO|SW_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]               ; GPIO:uGPIO|SW_StatusR[7]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[9]               ; GPIO:uGPIO|SW_StatusR[9]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]              ; GPIO:uGPIO|SW_StatusR[11]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]              ; GPIO:uGPIO|SW_StatusR[10]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]              ; GPIO:uGPIO|SW_StatusR[12]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]              ; GPIO:uGPIO|SW_StatusR[13]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]              ; GPIO:uGPIO|SW_StatusR[14]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]              ; GPIO:uGPIO|SW_StatusR[15]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[16]              ; GPIO:uGPIO|SW_StatusR[16]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[17]              ; GPIO:uGPIO|SW_StatusR[17]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[8]               ; GPIO:uGPIO|SW_StatusR[8]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]               ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]               ; GPIO:uGPIO|SW_StatusR[5]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[0]               ; GPIO:uGPIO|SW_StatusR[0]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]          ; TimerCounter:Timer|StatusR[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]               ; GPIO:uGPIO|SW_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[2]              ; GPIO:uGPIO|KEY_StatusR[2]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[1]              ; GPIO:uGPIO|KEY_StatusR[1]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]               ; GPIO:uGPIO|SW_StatusR[4]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[3]              ; GPIO:uGPIO|KEY_StatusR[3]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]               ; GPIO:uGPIO|SW_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; GPIO:uGPIO|key_detect:key3|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw13|c_state.S4  ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; GPIO:uGPIO|key_detect:sw14|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw16|c_state.S9  ; GPIO:uGPIO|key_detect:sw16|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key2|c_state.S10 ; GPIO:uGPIO|key_detect:key2|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key2|c_state.S13 ; GPIO:uGPIO|key_detect:key2|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S12 ; GPIO:uGPIO|key_detect:key1|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key3|c_state.S9  ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw14|c_state.S13 ; GPIO:uGPIO|key_detect:sw14|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw17|c_state.S4  ; GPIO:uGPIO|key_detect:sw17|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:key2|c_state.S5  ; GPIO:uGPIO|key_detect:key2|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:key3|c_state.S13 ; GPIO:uGPIO|key_detect:key3|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; GPIO:uGPIO|key_detect:sw13|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw14|c_state.S11 ; GPIO:uGPIO|key_detect:sw14|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw14|c_state.S12 ; GPIO:uGPIO|key_detect:sw14|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw16|c_state.S3  ; GPIO:uGPIO|key_detect:sw16|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw16|c_state.S4  ; GPIO:uGPIO|key_detect:sw16|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw16|c_state.S13 ; GPIO:uGPIO|key_detect:sw16|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw17|c_state.S9  ; GPIO:uGPIO|key_detect:sw17|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key2|c_state.S0  ; GPIO:uGPIO|key_detect:key2|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key1|c_state.S13 ; GPIO:uGPIO|key_detect:key1|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key3|c_state.S3  ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; GPIO:uGPIO|key_detect:key3|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw3|c_state.S9   ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; GPIO:uGPIO|key_detect:sw3|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw14|c_state.S1  ; GPIO:uGPIO|key_detect:sw14|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw14|c_state.S3  ; GPIO:uGPIO|key_detect:sw14|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw14|c_state.S4  ; GPIO:uGPIO|key_detect:sw14|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw16|c_state.S7  ; GPIO:uGPIO|key_detect:sw16|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw16|c_state.S11 ; GPIO:uGPIO|key_detect:sw16|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw16|c_state.S12 ; GPIO:uGPIO|key_detect:sw16|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:key2|c_state.S1  ; GPIO:uGPIO|key_detect:key2|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw11|c_state.S3  ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw14|c_state.S5  ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw14|c_state.S9  ; GPIO:uGPIO|key_detect:sw14|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; TimerCounter:Timer|CounterR[31]        ; TimerCounter:Timer|CounterR[31]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:key2|c_state.S11 ; GPIO:uGPIO|key_detect:key2|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw14|c_state.S7  ; GPIO:uGPIO|key_detect:sw14|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 51.101 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~374                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.312      ;
; 51.171 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~432                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 1.388      ;
; 51.214 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~959                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 1.423      ;
; 51.215 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~420                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.419      ;
; 51.233 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~127                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.435      ;
; 51.266 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~324                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 1.465      ;
; 51.326 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~223                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.539      ;
; 51.327 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~191                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.540      ;
; 51.351 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~919                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 1.550      ;
; 51.354 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~497                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.554      ;
; 51.375 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~388                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.579      ;
; 51.386 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~689                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 1.613      ;
; 51.392 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~278                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.603      ;
; 51.398 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~964                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.611      ;
; 51.400 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~350                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 1.614      ;
; 51.405 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~996                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.618      ;
; 51.413 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~434                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.049      ; 1.600      ;
; 51.423 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~356                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 1.622      ;
; 51.424 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~197                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.627      ;
; 51.429 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~785                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.637      ;
; 51.431 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.050      ; 1.619      ;
; 51.434 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~37                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.637      ;
; 51.440 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~955                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.083      ; 1.661      ;
; 51.440 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~378                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 1.654      ;
; 51.463 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~400                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 1.680      ;
; 51.469 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~978                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 1.684      ;
; 51.472 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~240                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 1.688      ;
; 51.474 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~677                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.686      ;
; 51.477 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~479                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.678      ;
; 51.484 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~90                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.685      ;
; 51.490 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~100                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.690      ;
; 51.496 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~241                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.704      ;
; 51.499 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~383                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.707      ;
; 51.505 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~449                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.060      ; 1.703      ;
; 51.505 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~951                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.718      ;
; 51.510 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~465                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.710      ;
; 51.518 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~913                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.730      ;
; 51.523 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~227                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 1.732      ;
; 51.531 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~342                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 1.748      ;
; 51.532 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~997                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 1.748      ;
; 51.533 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~305                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.743      ;
; 51.537 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~675                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.054      ; 1.729      ;
; 51.539 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~122                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.740      ;
; 51.540 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~336                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 1.758      ;
; 51.542 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~255                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.752      ;
; 51.555 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~945                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 1.769      ;
; 51.555 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~498                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.049      ; 1.742      ;
; 51.560 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~511                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.060      ; 1.758      ;
; 51.561 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~943                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.052      ; 1.751      ;
; 51.563 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~882                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 1.790      ;
; 51.568 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~389                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.775      ;
; 51.572 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~644                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.776      ;
; 51.574 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1009                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.091      ; 1.803      ;
; 51.574 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~783                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.048      ; 1.760      ;
; 51.578 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~338                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.050      ; 1.766      ;
; 51.582 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~899                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.053      ; 1.773      ;
; 51.583 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~866                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 1.801      ;
; 51.584 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~195                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 1.793      ;
; 51.587 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~933                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.798      ;
; 51.596 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~818                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.799      ;
; 51.597 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~438                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.799      ;
; 51.598 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~251                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.810      ;
; 51.599 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~217                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.801      ;
; 51.600 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~229                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.803      ;
; 51.604 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~190                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.815      ;
; 51.605 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~239                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.049      ; 1.792      ;
; 51.607 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~734                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 1.822      ;
; 51.607 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~319                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.819      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 75.419 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 0.617      ;
; 75.428 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.628      ;
; 75.521 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 0.723      ;
; 75.522 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.722      ;
; 75.529 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 0.753      ;
; 75.533 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.733      ;
; 75.533 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 0.757      ;
; 75.547 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.747      ;
; 75.552 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 0.750      ;
; 75.556 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 0.780      ;
; 75.558 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 0.761      ;
; 75.560 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 0.762      ;
; 75.561 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.761      ;
; 75.571 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 0.772      ;
; 75.586 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 0.785      ;
; 75.586 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 0.789      ;
; 75.594 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 0.795      ;
; 75.596 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 0.793      ;
; 75.638 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 0.836      ;
; 75.649 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 0.847      ;
; 75.651 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 0.873      ;
; 75.652 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 0.854      ;
; 75.654 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 0.878      ;
; 75.657 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 0.883      ;
; 75.660 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 0.863      ;
; 75.678 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 0.879      ;
; 75.686 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 0.913      ;
; 75.687 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 0.886      ;
; 75.693 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 0.891      ;
; 75.695 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 0.920      ;
; 75.702 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 0.924      ;
; 75.703 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 0.929      ;
; 75.709 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 0.932      ;
; 75.727 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 0.926      ;
; 75.737 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 0.930      ;
; 75.744 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 0.968      ;
; 75.764 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 0.990      ;
; 75.765 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.050      ; 0.953      ;
; 75.766 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 0.991      ;
; 75.766 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 0.988      ;
; 75.774 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.044      ; 0.956      ;
; 75.781 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 1.004      ;
; 75.785 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 1.012      ;
; 75.787 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 1.014      ;
; 75.788 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.037      ; 0.963      ;
; 75.806 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 1.029      ;
; 75.815 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 1.041      ;
; 75.821 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 1.046      ;
; 75.831 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 1.032      ;
; 75.839 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.083      ; 1.060      ;
; 75.843 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.036      ;
; 75.854 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.076      ;
; 75.857 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.079      ; 1.074      ;
; 75.859 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.050      ; 1.047      ;
; 75.863 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 1.089      ;
; 75.867 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.044      ; 1.049      ;
; 75.889 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 1.116      ;
; 75.902 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.089      ; 1.129      ;
; 75.905 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.083      ; 1.126      ;
; 75.921 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.145      ;
; 75.923 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.079      ; 1.140      ;
; 75.924 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.028      ; 1.090      ;
; 75.928 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 1.140      ;
; 75.934 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.156      ;
; 75.936 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.083      ; 1.157      ;
; 75.946 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 1.152      ;
; 75.946 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 1.149      ;
; 75.948 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.044      ; 1.130      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 97.886 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.022      ; 2.168      ;
; 97.956 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 2.074      ;
; 97.956 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 2.074      ;
; 97.956 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 2.074      ;
; 97.956 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 2.074      ;
; 97.956 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 2.074      ;
; 97.956 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 2.074      ;
; 97.956 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 2.074      ;
; 98.145 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.907      ;
; 98.145 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.907      ;
; 98.145 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.907      ;
; 98.145 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.907      ;
; 98.145 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.907      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.147 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.020      ; 1.905      ;
; 98.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.862      ;
; 98.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.862      ;
; 98.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.862      ;
; 98.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.862      ;
; 98.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.862      ;
; 98.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.862      ;
; 98.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.862      ;
; 98.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.862      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.714 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.862      ;
; 1.714 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.862      ;
; 1.714 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.862      ;
; 1.714 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.862      ;
; 1.714 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.862      ;
; 1.714 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.862      ;
; 1.714 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.862      ;
; 1.714 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.862      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.905      ;
; 1.735 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.907      ;
; 1.735 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.907      ;
; 1.735 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.907      ;
; 1.735 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.907      ;
; 1.735 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.907      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.074      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.074      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.074      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.074      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.074      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.074      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.074      ;
; 1.994 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.168      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sys'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 2.984 ; 2.984 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 2.984 ; 2.984 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 4.627 ; 4.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 4.457 ; 4.457 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 4.184 ; 4.184 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 4.627 ; 4.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 4.073 ; 4.073 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 3.727 ; 3.727 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 2.005 ; 2.005 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 1.430 ; 1.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 1.975 ; 1.975 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 1.588 ; 1.588 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 1.593 ; 1.593 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 1.542 ; 1.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 1.498 ; 1.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 1.802 ; 1.802 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 1.804 ; 1.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 1.738 ; 1.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 1.262 ; 1.262 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 1.369 ; 1.369 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 1.293 ; 1.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 3.621 ; 3.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 3.594 ; 3.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 3.604 ; 3.604 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 3.675 ; 3.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 3.727 ; 3.727 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -2.674 ; -2.674 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -2.674 ; -2.674 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -3.809 ; -3.809 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -4.337 ; -4.337 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -4.055 ; -4.055 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -4.405 ; -4.405 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -3.809 ; -3.809 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.080 ; -1.080 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -1.736 ; -1.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -1.293 ; -1.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.713 ; -1.713 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.317 ; -1.317 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.324 ; -1.324 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.405 ; -1.405 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.358 ; -1.358 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.672 ; -1.672 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.534 ; -1.534 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -1.602 ; -1.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.080 ; -1.080 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.230 ; -1.230 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.118 ; -1.118 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.486 ; -3.486 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.456 ; -3.456 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.350 ; -3.350 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -3.543 ; -3.543 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -3.467 ; -3.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.646 ; 2.646 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.608 ; 2.608 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.623 ; 2.623 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.646 ; 2.646 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.589 ; 2.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.468 ; 2.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.583 ; 2.583 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 3.120 ; 3.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.828 ; 2.828 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 3.120 ; 3.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.568 ; 2.568 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.962 ; 2.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.972 ; 2.972 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.668 ; 2.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.040 ; 3.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.944 ; 2.944 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.686 ; 2.686 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.662 ; 2.662 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.944 ; 2.944 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 2.597 ; 2.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.603 ; 2.603 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.777 ; 2.777 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.869 ; 2.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.925 ; 2.925 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.673 ; 2.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.642 ; 2.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.876 ; 2.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.925 ; 2.925 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.865 ; 2.865 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.511 ; 2.511 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.876 ; 2.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.325 ; 2.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.310 ; 2.310 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.325 ; 2.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.300 ; 2.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.278 ; 2.278 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.306 ; 2.306 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.175 ; 2.175 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.293 ; 2.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.148 ; 2.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.116 ; 2.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.118 ; 2.118 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.208 ; 2.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.293 ; 2.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.259 ; 2.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.224 ; 2.224 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.454 ; 2.454 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 2.182 ; 2.182 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.206 ; 2.206 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 2.212 ; 2.212 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.416 ; 2.416 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.454 ; 2.454 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.434 ; 2.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.344 ; 2.344 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 2.544 ; 2.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.572 ; 2.572 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.556 ; 2.556 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.613 ; 2.613 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 3.554 ; 3.554 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.554 ; 3.554 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.383 ; 3.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.498 ; 3.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.262 ; 3.262 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 3.186 ; 3.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.409 ; 3.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 2.882 ; 2.882 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.823 ; 2.823 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 3.545 ; 3.545 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.545 ; 3.545 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.335 ; 3.335 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.352 ; 3.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.305 ; 3.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.132 ; 3.132 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 2.966 ; 2.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 2.723 ; 2.723 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.458 ; 3.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.575 ; 2.575 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.515 ; 2.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.483 ; 2.483 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.527 ; 2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.496 ; 2.496 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.400 ; 2.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.395 ; 2.395 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.385 ; 2.385 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.381 ; 2.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.468 ; 2.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.608 ; 2.608 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.623 ; 2.623 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.646 ; 2.646 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.589 ; 2.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.468 ; 2.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.583 ; 2.583 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.568 ; 2.568 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.828 ; 2.828 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 3.120 ; 3.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.568 ; 2.568 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.962 ; 2.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.972 ; 2.972 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.668 ; 2.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.040 ; 3.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.597 ; 2.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.686 ; 2.686 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.662 ; 2.662 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.944 ; 2.944 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 2.597 ; 2.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.603 ; 2.603 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.777 ; 2.777 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.869 ; 2.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.511 ; 2.511 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.673 ; 2.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.642 ; 2.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.876 ; 2.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.925 ; 2.925 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.865 ; 2.865 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.511 ; 2.511 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.876 ; 2.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.310 ; 2.310 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.325 ; 2.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.300 ; 2.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.278 ; 2.278 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.306 ; 2.306 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.175 ; 2.175 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.116 ; 2.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.148 ; 2.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.116 ; 2.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.118 ; 2.118 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.208 ; 2.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.293 ; 2.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.259 ; 2.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.224 ; 2.224 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.182 ; 2.182 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 2.182 ; 2.182 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.206 ; 2.206 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 2.212 ; 2.212 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.416 ; 2.416 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.454 ; 2.454 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.434 ; 2.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.344 ; 2.344 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.544 ; 2.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 2.544 ; 2.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.572 ; 2.572 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.556 ; 2.556 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.613 ; 2.613 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.554 ; 3.554 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.383 ; 3.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.498 ; 3.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.262 ; 3.262 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 3.186 ; 3.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.409 ; 3.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 2.882 ; 2.882 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.823 ; 2.823 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.381 ; 2.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.545 ; 3.545 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.335 ; 3.335 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.352 ; 3.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.305 ; 3.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.132 ; 3.132 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 2.966 ; 2.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 2.723 ; 2.723 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.458 ; 3.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.575 ; 2.575 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.515 ; 2.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.483 ; 2.483 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.527 ; 2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.496 ; 2.496 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.400 ; 2.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.395 ; 2.395 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.385 ; 2.385 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.381 ; 2.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-----------------------------------+--------+----------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+----------+----------+---------+---------------------+
; Worst-case Slack                  ; 2.162  ; -1.864   ; 95.801   ; 1.714   ; 7.620               ;
;  altera_reserved_tck              ; N/A    ; N/A      ; N/A      ; N/A     ; 97.778              ;
;  clk_sys                          ; 2.162  ; -1.864   ; N/A      ; N/A     ; 7.620               ;
;  pll0|altpll_component|pll|clk[0] ; 35.815 ; 0.215    ; 95.801   ; 1.714   ; 49.000              ;
;  pll0|altpll_component|pll|clk[1] ; 20.712 ; 2.321    ; N/A      ; N/A     ; 47.223              ;
;  pll0|altpll_component|pll|clk[2] ; 6.857  ; 2.318    ; N/A      ; N/A     ; 47.223              ;
; Design-wide TNS                   ; 0.0    ; -147.638 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck              ; N/A    ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  clk_sys                          ; 0.000  ; -147.638 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000  ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[2] ; 0.000  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 5.499 ; 5.499 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 5.499 ; 5.499 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 7.864 ; 7.864 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 7.588 ; 7.588 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 7.120 ; 7.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 7.864 ; 7.864 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 6.847 ; 6.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 6.318 ; 6.318 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 3.664 ; 3.664 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 2.537 ; 2.537 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 3.618 ; 3.618 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.852 ; 2.852 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.846 ; 2.846 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.685 ; 2.685 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.629 ; 2.629 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 3.150 ; 3.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 3.256 ; 3.256 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 3.072 ; 3.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.302 ; 2.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.507 ; 2.507 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.310 ; 2.310 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.109 ; 6.109 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.072 ; 6.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.082 ; 6.082 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 6.217 ; 6.217 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 6.318 ; 6.318 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -2.674 ; -2.674 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -2.674 ; -2.674 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -3.809 ; -3.809 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -4.337 ; -4.337 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -4.055 ; -4.055 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -4.405 ; -4.405 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -3.809 ; -3.809 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.080 ; -1.080 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -1.736 ; -1.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -1.293 ; -1.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.713 ; -1.713 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.317 ; -1.317 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.324 ; -1.324 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.405 ; -1.405 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.358 ; -1.358 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.672 ; -1.672 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.534 ; -1.534 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -1.602 ; -1.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.080 ; -1.080 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.230 ; -1.230 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.118 ; -1.118 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.486 ; -3.486 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.456 ; -3.456 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.350 ; -3.350 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -3.543 ; -3.543 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -3.467 ; -3.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 5.229 ; 5.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 5.149 ; 5.149 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 5.164 ; 5.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.189 ; 5.189 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 5.229 ; 5.229 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 5.130 ; 5.130 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.872 ; 4.872 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 5.125 ; 5.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 6.295 ; 6.295 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.621 ; 5.621 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 6.295 ; 6.295 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.162 ; 5.162 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.117 ; 6.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 6.123 ; 6.123 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.217 ; 6.217 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 6.065 ; 6.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 5.409 ; 5.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.393 ; 5.393 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 6.065 ; 6.065 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 5.187 ; 5.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.207 ; 5.207 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.630 ; 5.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 5.898 ; 5.898 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 5.964 ; 5.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.396 ; 5.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 5.263 ; 5.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.893 ; 5.893 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 5.964 ; 5.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.873 ; 5.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 5.019 ; 5.019 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.908 ; 5.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 4.689 ; 4.689 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 4.669 ; 4.669 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 4.689 ; 4.689 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 4.642 ; 4.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 4.624 ; 4.624 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.656 ; 4.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 4.364 ; 4.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 4.660 ; 4.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.327 ; 4.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.291 ; 4.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.297 ; 4.297 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.446 ; 4.446 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.660 ; 4.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 4.597 ; 4.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 4.471 ; 4.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 4.947 ; 4.947 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 4.408 ; 4.408 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 4.446 ; 4.446 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 4.452 ; 4.452 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.766 ; 4.766 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.947 ; 4.947 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.870 ; 4.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.662 ; 4.662 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 5.366 ; 5.366 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 5.084 ; 5.084 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.163 ; 5.163 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.173 ; 5.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 5.141 ; 5.141 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.228 ; 5.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 5.189 ; 5.189 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.366 ; 5.366 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 7.252 ; 7.252 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 7.252 ; 7.252 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.791 ; 6.791 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 7.178 ; 7.178 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.542 ; 6.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 6.281 ; 6.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.836 ; 6.836 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 5.638 ; 5.638 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 5.542 ; 5.542 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.571 ; 5.571 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 6.852 ; 6.852 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.852 ; 6.852 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 6.755 ; 6.755 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.486 ; 6.486 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.730 ; 6.730 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.260 ; 6.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.845 ; 5.845 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 5.294 ; 5.294 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.632 ; 6.632 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 5.116 ; 5.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.124 ; 5.124 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 4.970 ; 4.970 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.905 ; 4.905 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 4.983 ; 4.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.922 ; 4.922 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.720 ; 4.720 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.708 ; 4.708 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.680 ; 4.680 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.673 ; 4.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.468 ; 2.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.608 ; 2.608 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.623 ; 2.623 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.646 ; 2.646 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.589 ; 2.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.468 ; 2.468 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.583 ; 2.583 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.568 ; 2.568 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.828 ; 2.828 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 3.120 ; 3.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.568 ; 2.568 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.962 ; 2.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.972 ; 2.972 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.668 ; 2.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.040 ; 3.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.597 ; 2.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.686 ; 2.686 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.662 ; 2.662 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.944 ; 2.944 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 2.597 ; 2.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.603 ; 2.603 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.777 ; 2.777 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.869 ; 2.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.511 ; 2.511 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.673 ; 2.673 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.642 ; 2.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.876 ; 2.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.925 ; 2.925 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.865 ; 2.865 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.511 ; 2.511 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.876 ; 2.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.310 ; 2.310 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.325 ; 2.325 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.300 ; 2.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.278 ; 2.278 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.306 ; 2.306 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.175 ; 2.175 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.116 ; 2.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.148 ; 2.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.116 ; 2.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.118 ; 2.118 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.208 ; 2.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.293 ; 2.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.259 ; 2.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.224 ; 2.224 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.182 ; 2.182 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 2.182 ; 2.182 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.206 ; 2.206 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 2.212 ; 2.212 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.416 ; 2.416 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.454 ; 2.454 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.434 ; 2.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.344 ; 2.344 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.544 ; 2.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 2.544 ; 2.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.572 ; 2.572 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.556 ; 2.556 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.613 ; 2.613 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.554 ; 3.554 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.383 ; 3.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.498 ; 3.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.262 ; 3.262 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 3.186 ; 3.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.409 ; 3.409 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 2.882 ; 2.882 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.823 ; 2.823 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.763 ; 2.763 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.381 ; 2.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.545 ; 3.545 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.335 ; 3.335 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.352 ; 3.352 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.305 ; 3.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.132 ; 3.132 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 2.966 ; 2.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 2.723 ; 2.723 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.458 ; 3.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.575 ; 2.575 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.579 ; 2.579 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.515 ; 2.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.483 ; 2.483 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.527 ; 2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.496 ; 2.496 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.400 ; 2.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.395 ; 2.395 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.385 ; 2.385 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.381 ; 2.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; clk_sys                          ; clk_sys                          ; 3670         ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; clk_sys                          ; 75948        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; clk_sys                          ; 1430242      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 211759209    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 12288        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6639616      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 124714304    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; clk_sys                          ; clk_sys                          ; 3670         ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; clk_sys                          ; 75948        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; clk_sys                          ; 1430242      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 211759209    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 12288        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6639616      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 124714304    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 318   ; 318  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 20 13:43:24 2024
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPS_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[2]} {pll0|altpll_component|pll|clk[2]}
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 2.162
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.162         0.000 clk_sys 
    Info (332119):     6.857         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    20.712         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    35.815         0.000 pll0|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.864      -147.638 clk_sys 
    Info (332119):     0.391         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.645         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):     2.646         0.000 pll0|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 95.801
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    95.801         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 3.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.356         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    49.000         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 9.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.064         0.000 clk_sys 
    Info (332119):    16.172         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    22.897         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    42.874         0.000 pll0|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.366
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.366      -146.336 clk_sys 
    Info (332119):     0.215         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.318         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):     2.321         0.000 pll0|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 97.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    97.886         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.714
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.714         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    49.000         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Wed Mar 20 13:43:36 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:05


