assign out = {in[7:0], 24'd1} & {in[7:0], 24'd1};

endmodule