$date
	Sat Aug 24 09:58:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4to1_tb $end
$var wire 1 ! f $end
$var reg 2 " s [1:0] $end
$var reg 1 # w0 $end
$var reg 1 $ w1 $end
$var reg 1 % w2 $end
$var reg 1 & w3 $end
$scope module mux1 $end
$var wire 2 ' s [1:0] $end
$var wire 1 # w0 $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 & w3 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
0$
1#
b0 "
1!
$end
#20
1$
0#
b1 "
b1 '
#40
1%
0$
b10 "
b10 '
#60
1&
0%
b11 "
b11 '
#80
0!
1%
1$
b0 "
b0 '
#100
0$
1#
b1 "
b1 '
#120
0%
1$
b10 "
b10 '
#140
0&
1%
b11 "
b11 '
#160
