# TCL File Generated by Component Editor 19.1
# Tue Jan 21 15:44:39 CET 2020
# DO NOT MODIFY


# 
# Mem_convertor "Mem_convertor" v1.0
# Maciej Dudek 2020.01.21.15:44:39
# Converst burst to single accesses
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Mem_convertor
# 
set_module_property DESCRIPTION "Converst burst to single accesses"
set_module_property NAME Mem_convertor
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Ospis
set_module_property AUTHOR "Maciej Dudek"
set_module_property DISPLAY_NAME Mem_convertor
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mem_convertor
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mem_convertor.v VERILOG PATH mem_convertor.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point data
# 
add_interface data avalon end
set_interface_property data addressUnits SYMBOLS
set_interface_property data associatedClock clock
set_interface_property data associatedReset reset
set_interface_property data bitsPerSymbol 8
set_interface_property data burstOnBurstBoundariesOnly false
set_interface_property data burstcountUnits SYMBOLS
set_interface_property data explicitAddressSpan 0
set_interface_property data holdTime 0
set_interface_property data linewrapBursts false
set_interface_property data maximumPendingReadTransactions 1
set_interface_property data maximumPendingWriteTransactions 0
set_interface_property data readLatency 0
set_interface_property data readWaitTime 1
set_interface_property data setupTime 0
set_interface_property data timingUnits Cycles
set_interface_property data writeWaitTime 0
set_interface_property data ENABLED true
set_interface_property data EXPORT_OF ""
set_interface_property data PORT_NAME_MAP ""
set_interface_property data CMSIS_SVD_VARIABLES ""
set_interface_property data SVD_ADDRESS_GROUP ""

add_interface_port data address_to_data address Input 32
add_interface_port data how_many_transfers writebyteenable_n Input 4
add_interface_port data readdatavalid readdatavalid Output 1
add_interface_port data data_respond readdata Output 64
add_interface_port data read_request read Input 1
add_interface_port data waitrequest waitrequest Output 1
set_interface_assignment data embeddedsw.configuration.isFlash 0
set_interface_assignment data embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment data embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment data embeddedsw.configuration.isPrintableDevice 0


# 
# connection point request
# 
add_interface request avalon start
set_interface_property request addressUnits SYMBOLS
set_interface_property request associatedClock clock
set_interface_property request associatedReset reset
set_interface_property request bitsPerSymbol 8
set_interface_property request burstOnBurstBoundariesOnly false
set_interface_property request burstcountUnits WORDS
set_interface_property request doStreamReads false
set_interface_property request doStreamWrites false
set_interface_property request holdTime 0
set_interface_property request linewrapBursts false
set_interface_property request maximumPendingReadTransactions 0
set_interface_property request maximumPendingWriteTransactions 0
set_interface_property request readLatency 0
set_interface_property request readWaitTime 1
set_interface_property request setupTime 0
set_interface_property request timingUnits Cycles
set_interface_property request writeWaitTime 0
set_interface_property request ENABLED true
set_interface_property request EXPORT_OF ""
set_interface_property request PORT_NAME_MAP ""
set_interface_property request CMSIS_SVD_VARIABLES ""
set_interface_property request SVD_ADDRESS_GROUP ""

add_interface_port request address_to_mem address Output 32
add_interface_port request data_from_mem readdata Input 32
add_interface_port request read_to_mem read Output 1
add_interface_port request readdatavalid_from_mem readdatavalid Input 1
add_interface_port request waitrequest_from_mem waitrequest Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1

