RADIX hex
CDEBUG 0
DEBUGVARS {run IN transactor_run 0 complete OUT transactor_complete 0 vec INOUT transactor_vec 0 p IN transactor_p 0 r IN transactor_r 0 twiddle IN transactor_twiddle 0 twiddle_h IN transactor_twiddle_h 0 }
WAVELIST {{DUT run:rsc run_rsc_vld {scverify_top rtl run_rsc_vld} {}} {DUT run:rsc run_rsc_rdy {scverify_top rtl run_rsc_rdy} {}} {DUT complete:rsc complete_rsc_vld {scverify_top rtl complete_rsc_vld} {}} {DUT complete:rsc complete_rsc_rdy {scverify_top rtl complete_rsc_rdy} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_qb {scverify_top rtl vec_rsc_0_0_qb} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_web {scverify_top rtl vec_rsc_0_0_web} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_db {scverify_top rtl vec_rsc_0_0_db} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_adrb {scverify_top rtl vec_rsc_0_0_adrb} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_qa {scverify_top rtl vec_rsc_0_0_qa} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_wea {scverify_top rtl vec_rsc_0_0_wea} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_da {scverify_top rtl vec_rsc_0_0_da} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_adra {scverify_top rtl vec_rsc_0_0_adra} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_qb {scverify_top rtl vec_rsc_0_1_qb} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_web {scverify_top rtl vec_rsc_0_1_web} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_db {scverify_top rtl vec_rsc_0_1_db} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_adrb {scverify_top rtl vec_rsc_0_1_adrb} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_qa {scverify_top rtl vec_rsc_0_1_qa} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_wea {scverify_top rtl vec_rsc_0_1_wea} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_da {scverify_top rtl vec_rsc_0_1_da} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_adra {scverify_top rtl vec_rsc_0_1_adra} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT r:rsc r_rsc_dat {scverify_top rtl r_rsc_dat} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_qb {scverify_top rtl twiddle_rsc_0_0_qb} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_adrb {scverify_top rtl twiddle_rsc_0_0_adrb} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_qb {scverify_top rtl twiddle_rsc_0_1_qb} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_adrb {scverify_top rtl twiddle_rsc_0_1_adrb} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_qb {scverify_top rtl twiddle_h_rsc_0_0_qb} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_adrb {scverify_top rtl twiddle_h_rsc_0_0_adrb} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_qb {scverify_top rtl twiddle_h_rsc_0_1_qb} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_adrb {scverify_top rtl twiddle_h_rsc_0_1_adrb} {}} {DUT {} vec_rsc_triosy_0_0_lz {scverify_top rtl vec_rsc_triosy_0_0_lz} {}} {DUT {} vec_rsc_triosy_0_1_lz {scverify_top rtl vec_rsc_triosy_0_1_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} r_rsc_triosy_lz {scverify_top rtl r_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_0_0_lz {scverify_top rtl twiddle_rsc_triosy_0_0_lz} {}} {DUT {} twiddle_rsc_triosy_0_1_lz {scverify_top rtl twiddle_rsc_triosy_0_1_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_0_lz {scverify_top rtl twiddle_h_rsc_triosy_0_0_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_1_lz {scverify_top rtl twiddle_h_rsc_triosy_0_1_lz} {}} {OutputCompare complete complete-TRANS# {scverify_top user_tb complete_comp _compare_cnt_sig} blue} {OutputCompare complete complete-GOLDEN {scverify_top user_tb complete_comp _golden_sig} {}} {OutputCompare complete complete-DUT {scverify_top user_tb complete_comp _dut_sig} {}} {OutputCompare complete complete-ERR# {scverify_top user_tb complete_comp _error_cnt_sig} red} {OutputCompare vec vec-TRANS# {scverify_top user_tb vec_comp _compare_cnt_sig} blue} {OutputCompare vec vec-GOLDEN {scverify_top user_tb vec_comp _golden_sig} {}} {OutputCompare vec vec-DUT {scverify_top user_tb vec_comp _dut_sig} {}} {OutputCompare vec vec-ERR# {scverify_top user_tb vec_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
