<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
	<spirit:vendor>org.opencores</spirit:vendor>
	<spirit:library>ip</spirit:library>
	<spirit:name>de0_nano_wb_sdram_ctrl</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>wb_dbus</spirit:name>
			<spirit:busType spirit:vendor="org.opencores" spirit:library="wishbone" spirit:name="wishbone" spirit:version="b3"/>
			<spirit:abstractionType spirit:vendor="org.opencores" spirit:library="wishbone" spirit:name="wishbone.absDef" spirit:version="b3"/>
			<spirit:mirroredMaster/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>adr_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_adr_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dat_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_dat_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sel_o</spirit:name>
						<spirit:vector>
							<spirit:left>3</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_sel_i</spirit:name>
						<spirit:vector>
							<spirit:left>3</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>we_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_we_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cyc_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_cyc_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>stb_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_stb_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cti_o</spirit:name>
						<spirit:vector>
							<spirit:left>2</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_cti_i</spirit:name>
						<spirit:vector>
							<spirit:left>2</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>bte_o</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_bte_i</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dat_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_dat_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ack_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_dbus_ack_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>wb_ibus</spirit:name>
			<spirit:busType spirit:vendor="org.opencores" spirit:library="wishbone" spirit:name="wishbone" spirit:version="b3"/>
			<spirit:abstractionType spirit:vendor="org.opencores" spirit:library="wishbone" spirit:name="wishbone.absDef" spirit:version="b3"/>
			<spirit:mirroredMaster/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ack_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_ack_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dat_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_dat_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>adr_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_adr_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>bte_o</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_bte_i</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cti_o</spirit:name>
						<spirit:vector>
							<spirit:left>2</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_cti_i</spirit:name>
						<spirit:vector>
							<spirit:left>2</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cyc_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_cyc_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>we_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_we_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>sel_o</spirit:name>
						<spirit:vector>
							<spirit:left>3</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_sel_i</spirit:name>
						<spirit:vector>
							<spirit:left>3</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>stb_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_stb_i</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dat_o</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_sdram_ibus_dat_i</spirit:name>
						<spirit:vector>
							<spirit:left>31</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>sdram</spirit:name>
			<spirit:busType spirit:vendor="org.opencores" spirit:library="misc" spirit:name="sdram16" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="org.opencores" spirit:library="misc" spirit:name="sdram16.absDef" spirit:version="1.0"/>
			<spirit:master/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>address</spirit:name>
						<spirit:vector>
							<spirit:left>12</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>a_pad_o</spirit:name>
						<spirit:vector>
							<spirit:left>12</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>bank</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ba_pad_o</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cas_n</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>cas_pad_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cs_n</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>cs_n_pad_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dm</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>dqm_pad_o</spirit:name>
						<spirit:vector>
							<spirit:left>1</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dq_i</spirit:name>
						<spirit:vector>
							<spirit:left>15</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>dq_i</spirit:name>
						<spirit:vector>
							<spirit:left>15</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dq_oe</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>dq_oe</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>dq_o</spirit:name>
						<spirit:vector>
							<spirit:left>15</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>dq_o</spirit:name>
						<spirit:vector>
							<spirit:left>15</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ras_n</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ras_pad_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>cke</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>cke_pad_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>we_n</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>we_pad_o</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>wb_sys</spirit:name>
			<spirit:busType spirit:vendor="org.opencores" spirit:library="misc" spirit:name="clk_rst" spirit:version="0"/>
			<spirit:abstractionType spirit:vendor="org.opencores" spirit:library="misc" spirit:name="clk_rst.absDef" spirit:version="0"/>
			<spirit:mirroredMaster/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>clk</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_clk</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>rst</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>wb_rst</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>sdram_sys</spirit:name>
			<spirit:busType spirit:vendor="org.opencores" spirit:library="misc" spirit:name="clk_rst" spirit:version="0"/>
			<spirit:abstractionType spirit:vendor="org.opencores" spirit:library="misc" spirit:name="clk_rst.absDef" spirit:version="0"/>
			<spirit:mirroredMaster/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>clk</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>sdram_clk</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>rst</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>sdram_rst</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>rtl</spirit:name>
				<spirit:envIdentifier>verilog:Kactus2:</spirit:envIdentifier>
				<spirit:language spirit:strict="false">verilog</spirit:language>
				<spirit:modelName>de0_wb_sdram_ctrl</spirit:modelName>
				<spirit:vendorExtensions>
					<kactus2:componentInstantiation>
						<spirit:name>rtl</spirit:name>
					</kactus2:componentInstantiation>
				</spirit:vendorExtensions>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>sdram_rst</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>sdram_clk</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ba_pad_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left expression="1">1</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>a_pad_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left expression="12">12</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>cs_n_pad_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ras_pad_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>cas_pad_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>we_pad_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>dq_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left expression="15">15</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>dqm_pad_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left expression="1">1</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>dq_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="15">15</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>dq_oe</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>cke_pad_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_clk</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_rst</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_adr_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="31">31</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_dat_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="31">31</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_sel_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="3">3</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_we_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_cyc_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_stb_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_cti_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="2">2</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_bte_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="1">1</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_dat_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left expression="31">31</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_ibus_ack_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_adr_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="31">31</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_dat_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="31">31</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_sel_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="3">3</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_we_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_cyc_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_stb_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_cti_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="2">2</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_bte_i</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left expression="1">1</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_dat_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left expression="31">31</spirit:left>
						<spirit:right expression="0">0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>wb_sdram_dbus_ack_o</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:vendorExtensions>
		<kactus2:extensions>
			<kactus2:kts_attributes>
				<kactus2:kts_productHier>IP</kactus2:kts_productHier>
				<kactus2:kts_implementation>HW</kactus2:kts_implementation>
				<kactus2:kts_firmness>Mutable</kactus2:kts_firmness>
			</kactus2:kts_attributes>
			<kactus2:sourceDirectories>
				<kactus2:sourceDirectory>../../../../../or1k/staging/de0_nano_ipxact/rtl/verilog</kactus2:sourceDirectory>
			</kactus2:sourceDirectories>
			<kactus2:author>olof</kactus2:author>
		</kactus2:extensions>
		<kactus2:version></kactus2:version>
	</spirit:vendorExtensions>
</spirit:component>
