VERILOG_SOURCES += ../common/timescaleit.v StreamFifo.v
TOPLEVEL=StreamFifo
MODULE=StreamFifoTester

include ../common/Makefile.sim
