$date
	Wed Dec 20 20:46:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module timer_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 2 # counter [1:0] $end
$var reg 1 $ error $end
$var integer 32 % i [31:0] $end
$scope module t $end
$var wire 1 " clk $end
$var wire 1 ! out $end
$var reg 2 & counter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
b0 #
0"
0!
$end
#5
b1 &
1"
#10
0"
#15
b0 %
1!
b10 &
1"
#20
0"
#25
0!
b0 &
1"
#26
b1 %
b1 #
#30
0"
#35
b1 &
1"
#36
b10 %
b10 #
#40
0"
#45
1!
b10 &
1"
#46
b11 %
b0 #
#50
0"
#55
0!
b0 &
1"
#56
b100 %
b1 #
#60
0"
#65
b1 &
1"
#66
b101 %
b10 #
#70
0"
#75
1!
b10 &
1"
#76
b110 %
b0 #
#80
0"
#85
0!
b0 &
1"
#86
b111 %
b1 #
#90
0"
#95
b1 &
1"
#96
b1000 %
b10 #
#100
0"
#105
1!
b10 &
1"
#106
b1001 %
b0 #
