Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot l3_tb_behav xil_defaultlib.l3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'in1' [Z:/ELEN_122L/Lab3/skeleton/l3_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'in0' [Z:/ELEN_122L/Lab3/skeleton/l3_tb.v:81]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'mux_output' [Z:/ELEN_122L/Lab3/skeleton/l3_tb.v:83]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
