#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_0 */
ADC_0__0__DM__MASK EQU 0x1C0000
ADC_0__0__DM__SHIFT EQU 18
ADC_0__0__DR EQU CYREG_PRT2_DR
ADC_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_0__0__HSIOM_MASK EQU 0x0F000000
ADC_0__0__HSIOM_SHIFT EQU 24
ADC_0__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_0__0__MASK EQU 0x40
ADC_0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_0__0__PC EQU CYREG_PRT2_PC
ADC_0__0__PC2 EQU CYREG_PRT2_PC2
ADC_0__0__PORT EQU 2
ADC_0__0__PS EQU CYREG_PRT2_PS
ADC_0__0__SHIFT EQU 6
ADC_0__DR EQU CYREG_PRT2_DR
ADC_0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_0__MASK EQU 0x40
ADC_0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_0__PC EQU CYREG_PRT2_PC
ADC_0__PC2 EQU CYREG_PRT2_PC2
ADC_0__PORT EQU 2
ADC_0__PS EQU CYREG_PRT2_PS
ADC_0__SHIFT EQU 6

/* ADC_1M */
ADC_1M__0__DM__MASK EQU 0xE00
ADC_1M__0__DM__SHIFT EQU 9
ADC_1M__0__DR EQU CYREG_PRT2_DR
ADC_1M__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_1M__0__HSIOM_MASK EQU 0x0000F000
ADC_1M__0__HSIOM_SHIFT EQU 12
ADC_1M__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_1M__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_1M__0__MASK EQU 0x08
ADC_1M__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_1M__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_1M__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_1M__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_1M__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_1M__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_1M__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_1M__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_1M__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_1M__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_1M__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_1M__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_1M__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_1M__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_1M__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_1M__0__PC EQU CYREG_PRT2_PC
ADC_1M__0__PC2 EQU CYREG_PRT2_PC2
ADC_1M__0__PORT EQU 2
ADC_1M__0__PS EQU CYREG_PRT2_PS
ADC_1M__0__SHIFT EQU 3
ADC_1M__DR EQU CYREG_PRT2_DR
ADC_1M__INTCFG EQU CYREG_PRT2_INTCFG
ADC_1M__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_1M__MASK EQU 0x08
ADC_1M__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_1M__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_1M__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_1M__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_1M__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_1M__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_1M__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_1M__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_1M__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_1M__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_1M__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_1M__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_1M__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_1M__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_1M__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_1M__PC EQU CYREG_PRT2_PC
ADC_1M__PC2 EQU CYREG_PRT2_PC2
ADC_1M__PORT EQU 2
ADC_1M__PS EQU CYREG_PRT2_PS
ADC_1M__SHIFT EQU 3

/* ADC_1P */
ADC_1P__0__DM__MASK EQU 0x1C0
ADC_1P__0__DM__SHIFT EQU 6
ADC_1P__0__DR EQU CYREG_PRT2_DR
ADC_1P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_1P__0__HSIOM_MASK EQU 0x00000F00
ADC_1P__0__HSIOM_SHIFT EQU 8
ADC_1P__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_1P__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_1P__0__MASK EQU 0x04
ADC_1P__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_1P__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_1P__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_1P__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_1P__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_1P__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_1P__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_1P__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_1P__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_1P__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_1P__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_1P__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_1P__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_1P__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_1P__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_1P__0__PC EQU CYREG_PRT2_PC
ADC_1P__0__PC2 EQU CYREG_PRT2_PC2
ADC_1P__0__PORT EQU 2
ADC_1P__0__PS EQU CYREG_PRT2_PS
ADC_1P__0__SHIFT EQU 2
ADC_1P__DR EQU CYREG_PRT2_DR
ADC_1P__INTCFG EQU CYREG_PRT2_INTCFG
ADC_1P__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_1P__MASK EQU 0x04
ADC_1P__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_1P__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_1P__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_1P__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_1P__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_1P__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_1P__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_1P__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_1P__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_1P__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_1P__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_1P__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_1P__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_1P__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_1P__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_1P__PC EQU CYREG_PRT2_PC
ADC_1P__PC2 EQU CYREG_PRT2_PC2
ADC_1P__PORT EQU 2
ADC_1P__PS EQU CYREG_PRT2_PS
ADC_1P__SHIFT EQU 2

/* ADC_2 */
ADC_2__0__DM__MASK EQU 0x1C0000
ADC_2__0__DM__SHIFT EQU 18
ADC_2__0__DR EQU CYREG_PRT1_DR
ADC_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_2__0__HSIOM_MASK EQU 0x0F000000
ADC_2__0__HSIOM_SHIFT EQU 24
ADC_2__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_2__0__MASK EQU 0x40
ADC_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_2__0__PC EQU CYREG_PRT1_PC
ADC_2__0__PC2 EQU CYREG_PRT1_PC2
ADC_2__0__PORT EQU 1
ADC_2__0__PS EQU CYREG_PRT1_PS
ADC_2__0__SHIFT EQU 6
ADC_2__DR EQU CYREG_PRT1_DR
ADC_2__INTCFG EQU CYREG_PRT1_INTCFG
ADC_2__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_2__MASK EQU 0x40
ADC_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_2__PC EQU CYREG_PRT1_PC
ADC_2__PC2 EQU CYREG_PRT1_PC2
ADC_2__PORT EQU 1
ADC_2__PS EQU CYREG_PRT1_PS
ADC_2__SHIFT EQU 6

/* ADC_2_Buffer_cy_psoc4_abuf */
ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
ADC_2_Buffer_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
ADC_2_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__INTR_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
ADC_2_Buffer_cy_psoc4_abuf__OA_NUMBER EQU 0
ADC_2_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
ADC_2_Buffer_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
ADC_2_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* ADC_3 */
ADC_3__0__DM__MASK EQU 0x38000
ADC_3__0__DM__SHIFT EQU 15
ADC_3__0__DR EQU CYREG_PRT1_DR
ADC_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_3__0__HSIOM_MASK EQU 0x00F00000
ADC_3__0__HSIOM_SHIFT EQU 20
ADC_3__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_3__0__MASK EQU 0x20
ADC_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_3__0__PC EQU CYREG_PRT1_PC
ADC_3__0__PC2 EQU CYREG_PRT1_PC2
ADC_3__0__PORT EQU 1
ADC_3__0__PS EQU CYREG_PRT1_PS
ADC_3__0__SHIFT EQU 5
ADC_3__DR EQU CYREG_PRT1_DR
ADC_3__INTCFG EQU CYREG_PRT1_INTCFG
ADC_3__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_3__MASK EQU 0x20
ADC_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_3__PC EQU CYREG_PRT1_PC
ADC_3__PC2 EQU CYREG_PRT1_PC2
ADC_3__PORT EQU 1
ADC_3__PS EQU CYREG_PRT1_PS
ADC_3__SHIFT EQU 5

/* ADC_3_Buffer_cy_psoc4_abuf */
ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
ADC_3_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
ADC_3_Buffer_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
ADC_3_Buffer_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
ADC_3_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
ADC_3_Buffer_cy_psoc4_abuf__INTR_SHIFT EQU 1
ADC_3_Buffer_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA1_COMP_TRIM
ADC_3_Buffer_cy_psoc4_abuf__OA_NUMBER EQU 1
ADC_3_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA1_OFFSET_TRIM
ADC_3_Buffer_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES1_CTRL
ADC_3_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 6
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 1
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 1
ADC_cy_psoc4_sarmux_8__CH_4_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_4_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_EOC_Int */
ADC_EOC_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_EOC_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_EOC_Int__INTC_MASK EQU 0x08
ADC_EOC_Int__INTC_NUMBER EQU 3
ADC_EOC_Int__INTC_PRIOR_MASK EQU 0xC0000000
ADC_EOC_Int__INTC_PRIOR_NUM EQU 3
ADC_EOC_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ADC_EOC_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_EOC_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ADC_intClock */
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_0_cy_m0s8_tcpwm_1 */
PWM_0_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_0_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_0_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_0_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_0_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_0_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_0_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_0_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_0_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_0_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_0_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_0_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_0_Int */
PWM_0_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PWM_0_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PWM_0_Int__INTC_MASK EQU 0x80000
PWM_0_Int__INTC_NUMBER EQU 19
PWM_0_Int__INTC_PRIOR_MASK EQU 0xC0000000
PWM_0_Int__INTC_PRIOR_NUM EQU 3
PWM_0_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
PWM_0_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PWM_0_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_0_Out */
PWM_0_Out__0__DM__MASK EQU 0x1C0
PWM_0_Out__0__DM__SHIFT EQU 6
PWM_0_Out__0__DR EQU CYREG_PRT1_DR
PWM_0_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_0_Out__0__HSIOM_MASK EQU 0x00000F00
PWM_0_Out__0__HSIOM_SHIFT EQU 8
PWM_0_Out__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM_0_Out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_0_Out__0__MASK EQU 0x04
PWM_0_Out__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_0_Out__0__OUT_SEL_SHIFT EQU 4
PWM_0_Out__0__OUT_SEL_VAL EQU -1
PWM_0_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_0_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_0_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_0_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_0_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_0_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_0_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_0_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_0_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_0_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_0_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_0_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_0_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_0_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_0_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_0_Out__0__PC EQU CYREG_PRT1_PC
PWM_0_Out__0__PC2 EQU CYREG_PRT1_PC2
PWM_0_Out__0__PORT EQU 1
PWM_0_Out__0__PS EQU CYREG_PRT1_PS
PWM_0_Out__0__SHIFT EQU 2
PWM_0_Out__DR EQU CYREG_PRT1_DR
PWM_0_Out__INTCFG EQU CYREG_PRT1_INTCFG
PWM_0_Out__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_0_Out__MASK EQU 0x04
PWM_0_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_0_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_0_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_0_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_0_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_0_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_0_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_0_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_0_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_0_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_0_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_0_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_0_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_0_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_0_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_0_Out__PC EQU CYREG_PRT1_PC
PWM_0_Out__PC2 EQU CYREG_PRT1_PC2
PWM_0_Out__PORT EQU 1
PWM_0_Out__PS EQU CYREG_PRT1_PS
PWM_0_Out__SHIFT EQU 2

/* PWM_1_cy_m0s8_tcpwm_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_1_Out */
PWM_1_Out__0__DM__MASK EQU 0xE00
PWM_1_Out__0__DM__SHIFT EQU 9
PWM_1_Out__0__DR EQU CYREG_PRT1_DR
PWM_1_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_1_Out__0__HSIOM_MASK EQU 0x0000F000
PWM_1_Out__0__HSIOM_SHIFT EQU 12
PWM_1_Out__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM_1_Out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_1_Out__0__MASK EQU 0x08
PWM_1_Out__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_1_Out__0__OUT_SEL_SHIFT EQU 6
PWM_1_Out__0__OUT_SEL_VAL EQU 3
PWM_1_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_1_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_1_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_1_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_1_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_1_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_1_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_1_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_1_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_1_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_1_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_1_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_1_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_1_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_1_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_1_Out__0__PC EQU CYREG_PRT1_PC
PWM_1_Out__0__PC2 EQU CYREG_PRT1_PC2
PWM_1_Out__0__PORT EQU 1
PWM_1_Out__0__PS EQU CYREG_PRT1_PS
PWM_1_Out__0__SHIFT EQU 3
PWM_1_Out__DR EQU CYREG_PRT1_DR
PWM_1_Out__INTCFG EQU CYREG_PRT1_INTCFG
PWM_1_Out__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_1_Out__MASK EQU 0x08
PWM_1_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_1_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_1_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_1_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_1_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_1_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_1_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_1_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_1_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_1_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_1_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_1_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_1_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_1_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_1_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_1_Out__PC EQU CYREG_PRT1_PC
PWM_1_Out__PC2 EQU CYREG_PRT1_PC2
PWM_1_Out__PORT EQU 1
PWM_1_Out__PS EQU CYREG_PRT1_PS
PWM_1_Out__SHIFT EQU 3

/* PWM_2_cy_m0s8_tcpwm_1 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_2_Out */
PWM_2_Out__0__DM__MASK EQU 0x07
PWM_2_Out__0__DM__SHIFT EQU 0
PWM_2_Out__0__DR EQU CYREG_PRT1_DR
PWM_2_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_2_Out__0__HSIOM_MASK EQU 0x0000000F
PWM_2_Out__0__HSIOM_SHIFT EQU 0
PWM_2_Out__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM_2_Out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_2_Out__0__MASK EQU 0x01
PWM_2_Out__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_2_Out__0__OUT_SEL_SHIFT EQU 0
PWM_2_Out__0__OUT_SEL_VAL EQU -1
PWM_2_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_2_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_2_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_2_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_2_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_2_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_2_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_2_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_2_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_2_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_2_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_2_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_2_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_2_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_2_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_2_Out__0__PC EQU CYREG_PRT1_PC
PWM_2_Out__0__PC2 EQU CYREG_PRT1_PC2
PWM_2_Out__0__PORT EQU 1
PWM_2_Out__0__PS EQU CYREG_PRT1_PS
PWM_2_Out__0__SHIFT EQU 0
PWM_2_Out__DR EQU CYREG_PRT1_DR
PWM_2_Out__INTCFG EQU CYREG_PRT1_INTCFG
PWM_2_Out__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_2_Out__MASK EQU 0x01
PWM_2_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_2_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_2_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_2_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_2_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_2_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_2_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_2_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_2_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_2_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_2_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_2_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_2_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_2_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_2_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_2_Out__PC EQU CYREG_PRT1_PC
PWM_2_Out__PC2 EQU CYREG_PRT1_PC2
PWM_2_Out__PORT EQU 1
PWM_2_Out__PS EQU CYREG_PRT1_PS
PWM_2_Out__SHIFT EQU 0

/* Timer_cy_m0s8_tcpwm_1 */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Timer_Int */
Timer_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_Int__INTC_MASK EQU 0x10000
Timer_Int__INTC_NUMBER EQU 16
Timer_Int__INTC_PRIOR_MASK EQU 0xC0
Timer_Int__INTC_PRIOR_NUM EQU 3
Timer_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Timer_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Timer_Pin */
Timer_Pin__0__DM__MASK EQU 0xE00000
Timer_Pin__0__DM__SHIFT EQU 21
Timer_Pin__0__DR EQU CYREG_PRT0_DR
Timer_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Timer_Pin__0__HSIOM_MASK EQU 0xF0000000
Timer_Pin__0__HSIOM_SHIFT EQU 28
Timer_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Timer_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Timer_Pin__0__MASK EQU 0x80
Timer_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Timer_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Timer_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Timer_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Timer_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Timer_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Timer_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Timer_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Timer_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Timer_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Timer_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Timer_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Timer_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Timer_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Timer_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Timer_Pin__0__PC EQU CYREG_PRT0_PC
Timer_Pin__0__PC2 EQU CYREG_PRT0_PC2
Timer_Pin__0__PORT EQU 0
Timer_Pin__0__PS EQU CYREG_PRT0_PS
Timer_Pin__0__SHIFT EQU 7
Timer_Pin__DR EQU CYREG_PRT0_DR
Timer_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Timer_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Timer_Pin__MASK EQU 0x80
Timer_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Timer_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Timer_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Timer_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Timer_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Timer_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Timer_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Timer_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Timer_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Timer_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Timer_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Timer_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Timer_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Timer_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Timer_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Timer_Pin__PC EQU CYREG_PRT0_PC
Timer_Pin__PC2 EQU CYREG_PRT0_PC2
Timer_Pin__PORT EQU 0
Timer_Pin__PS EQU CYREG_PRT0_PS
Timer_Pin__SHIFT EQU 7

/* Comp_0_cy_psoc4_lpcomp_1 */
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG EQU CYREG_LPCOMP_CONFIG
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT EQU 8
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_ID EQU CYREG_LPCOMP_ID
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR EQU CYREG_LPCOMP_INTR
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET EQU CYREG_LPCOMP_INTR_SET
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT EQU 1
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT EQU 1
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_NUMBER EQU 2
Comp_0_cy_psoc4_lpcomp_1__TRIM_A EQU CYREG_LPCOMP_TRIM3
Comp_0_cy_psoc4_lpcomp_1__TRIM_B EQU CYREG_LPCOMP_TRIM4

/* Comp_0_Int */
Comp_0_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Comp_0_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Comp_0_Int__INTC_MASK EQU 0x10
Comp_0_Int__INTC_NUMBER EQU 4
Comp_0_Int__INTC_PRIOR_MASK EQU 0xC0
Comp_0_Int__INTC_PRIOR_NUM EQU 3
Comp_0_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
Comp_0_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Comp_0_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Comp_1_cy_psoc4_lpcomp_1 */
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG EQU CYREG_LPCOMP_CONFIG
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT EQU 0
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_ID EQU CYREG_LPCOMP_ID
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR EQU CYREG_LPCOMP_INTR
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET EQU CYREG_LPCOMP_INTR_SET
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT EQU 0
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT EQU 0
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_NUMBER EQU 1
Comp_1_cy_psoc4_lpcomp_1__TRIM_A EQU CYREG_LPCOMP_TRIM1
Comp_1_cy_psoc4_lpcomp_1__TRIM_B EQU CYREG_LPCOMP_TRIM2

/* Comp_1_Int */
Comp_1_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Comp_1_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Comp_1_Int__INTC_MASK EQU 0x20
Comp_1_Int__INTC_NUMBER EQU 5
Comp_1_Int__INTC_PRIOR_MASK EQU 0xC000
Comp_1_Int__INTC_PRIOR_NUM EQU 3
Comp_1_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
Comp_1_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Comp_1_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_1_rx */
UART_1_rx__0__DM__MASK EQU 0x7000
UART_1_rx__0__DM__SHIFT EQU 12
UART_1_rx__0__DR EQU CYREG_PRT0_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_1_rx__0__HSIOM_MASK EQU 0x000F0000
UART_1_rx__0__HSIOM_SHIFT EQU 16
UART_1_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_1_rx__0__MASK EQU 0x10
UART_1_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_1_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_1_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_1_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_1_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_1_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_1_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_1_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_1_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_1_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_1_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_1_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_1_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_1_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_1_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_1_rx__0__PC EQU CYREG_PRT0_PC
UART_1_rx__0__PC2 EQU CYREG_PRT0_PC2
UART_1_rx__0__PORT EQU 0
UART_1_rx__0__PS EQU CYREG_PRT0_PS
UART_1_rx__0__SHIFT EQU 4
UART_1_rx__DR EQU CYREG_PRT0_DR
UART_1_rx__INTCFG EQU CYREG_PRT0_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_1_rx__MASK EQU 0x10
UART_1_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_1_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_1_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_1_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_1_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_1_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_1_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_1_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_1_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_1_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_1_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_1_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_1_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_1_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_1_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_1_rx__PC EQU CYREG_PRT0_PC
UART_1_rx__PC2 EQU CYREG_PRT0_PC2
UART_1_rx__PORT EQU 0
UART_1_rx__PS EQU CYREG_PRT0_PS
UART_1_rx__SHIFT EQU 4

/* UART_1_SCB */
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* UART_1_SCBCLK */
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B01
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* UART_1_tx */
UART_1_tx__0__DM__MASK EQU 0x38000
UART_1_tx__0__DM__SHIFT EQU 15
UART_1_tx__0__DR EQU CYREG_PRT0_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_1_tx__0__HSIOM_MASK EQU 0x00F00000
UART_1_tx__0__HSIOM_SHIFT EQU 20
UART_1_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_1_tx__0__MASK EQU 0x20
UART_1_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_1_tx__0__OUT_SEL_SHIFT EQU 10
UART_1_tx__0__OUT_SEL_VAL EQU -1
UART_1_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_1_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_1_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_1_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_1_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_1_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_1_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_1_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_1_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_1_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_1_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_1_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_1_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_1_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_1_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_1_tx__0__PC EQU CYREG_PRT0_PC
UART_1_tx__0__PC2 EQU CYREG_PRT0_PC2
UART_1_tx__0__PORT EQU 0
UART_1_tx__0__PS EQU CYREG_PRT0_PS
UART_1_tx__0__SHIFT EQU 5
UART_1_tx__DR EQU CYREG_PRT0_DR
UART_1_tx__INTCFG EQU CYREG_PRT0_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_1_tx__MASK EQU 0x20
UART_1_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_1_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_1_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_1_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_1_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_1_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_1_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_1_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_1_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_1_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_1_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_1_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_1_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_1_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_1_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_1_tx__PC EQU CYREG_PRT0_PC
UART_1_tx__PC2 EQU CYREG_PRT0_PC2
UART_1_tx__PORT EQU 0
UART_1_tx__PS EQU CYREG_PRT0_PS
UART_1_tx__SHIFT EQU 5

/* CompM_0 */
CompM_0__0__DM__MASK EQU 0xE00
CompM_0__0__DM__SHIFT EQU 9
CompM_0__0__DR EQU CYREG_PRT0_DR
CompM_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CompM_0__0__HSIOM_MASK EQU 0x0000F000
CompM_0__0__HSIOM_SHIFT EQU 12
CompM_0__0__INTCFG EQU CYREG_PRT0_INTCFG
CompM_0__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CompM_0__0__MASK EQU 0x08
CompM_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompM_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompM_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompM_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompM_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompM_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompM_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompM_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompM_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompM_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompM_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompM_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompM_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompM_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompM_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompM_0__0__PC EQU CYREG_PRT0_PC
CompM_0__0__PC2 EQU CYREG_PRT0_PC2
CompM_0__0__PORT EQU 0
CompM_0__0__PS EQU CYREG_PRT0_PS
CompM_0__0__SHIFT EQU 3
CompM_0__DR EQU CYREG_PRT0_DR
CompM_0__INTCFG EQU CYREG_PRT0_INTCFG
CompM_0__INTSTAT EQU CYREG_PRT0_INTSTAT
CompM_0__MASK EQU 0x08
CompM_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompM_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompM_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompM_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompM_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompM_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompM_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompM_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompM_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompM_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompM_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompM_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompM_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompM_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompM_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompM_0__PC EQU CYREG_PRT0_PC
CompM_0__PC2 EQU CYREG_PRT0_PC2
CompM_0__PORT EQU 0
CompM_0__PS EQU CYREG_PRT0_PS
CompM_0__SHIFT EQU 3

/* CompM_1 */
CompM_1__0__DM__MASK EQU 0x38
CompM_1__0__DM__SHIFT EQU 3
CompM_1__0__DR EQU CYREG_PRT0_DR
CompM_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CompM_1__0__HSIOM_MASK EQU 0x000000F0
CompM_1__0__HSIOM_SHIFT EQU 4
CompM_1__0__INTCFG EQU CYREG_PRT0_INTCFG
CompM_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CompM_1__0__MASK EQU 0x02
CompM_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompM_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompM_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompM_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompM_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompM_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompM_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompM_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompM_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompM_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompM_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompM_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompM_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompM_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompM_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompM_1__0__PC EQU CYREG_PRT0_PC
CompM_1__0__PC2 EQU CYREG_PRT0_PC2
CompM_1__0__PORT EQU 0
CompM_1__0__PS EQU CYREG_PRT0_PS
CompM_1__0__SHIFT EQU 1
CompM_1__DR EQU CYREG_PRT0_DR
CompM_1__INTCFG EQU CYREG_PRT0_INTCFG
CompM_1__INTSTAT EQU CYREG_PRT0_INTSTAT
CompM_1__MASK EQU 0x02
CompM_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompM_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompM_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompM_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompM_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompM_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompM_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompM_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompM_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompM_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompM_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompM_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompM_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompM_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompM_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompM_1__PC EQU CYREG_PRT0_PC
CompM_1__PC2 EQU CYREG_PRT0_PC2
CompM_1__PORT EQU 0
CompM_1__PS EQU CYREG_PRT0_PS
CompM_1__SHIFT EQU 1

/* CompP_0 */
CompP_0__0__DM__MASK EQU 0x1C0
CompP_0__0__DM__SHIFT EQU 6
CompP_0__0__DR EQU CYREG_PRT0_DR
CompP_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CompP_0__0__HSIOM_MASK EQU 0x00000F00
CompP_0__0__HSIOM_SHIFT EQU 8
CompP_0__0__INTCFG EQU CYREG_PRT0_INTCFG
CompP_0__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CompP_0__0__MASK EQU 0x04
CompP_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompP_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompP_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompP_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompP_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompP_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompP_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompP_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompP_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompP_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompP_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompP_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompP_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompP_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompP_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompP_0__0__PC EQU CYREG_PRT0_PC
CompP_0__0__PC2 EQU CYREG_PRT0_PC2
CompP_0__0__PORT EQU 0
CompP_0__0__PS EQU CYREG_PRT0_PS
CompP_0__0__SHIFT EQU 2
CompP_0__DR EQU CYREG_PRT0_DR
CompP_0__INTCFG EQU CYREG_PRT0_INTCFG
CompP_0__INTSTAT EQU CYREG_PRT0_INTSTAT
CompP_0__MASK EQU 0x04
CompP_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompP_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompP_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompP_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompP_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompP_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompP_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompP_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompP_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompP_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompP_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompP_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompP_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompP_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompP_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompP_0__PC EQU CYREG_PRT0_PC
CompP_0__PC2 EQU CYREG_PRT0_PC2
CompP_0__PORT EQU 0
CompP_0__PS EQU CYREG_PRT0_PS
CompP_0__SHIFT EQU 2

/* CompP_1 */
CompP_1__0__DM__MASK EQU 0x07
CompP_1__0__DM__SHIFT EQU 0
CompP_1__0__DR EQU CYREG_PRT0_DR
CompP_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CompP_1__0__HSIOM_MASK EQU 0x0000000F
CompP_1__0__HSIOM_SHIFT EQU 0
CompP_1__0__INTCFG EQU CYREG_PRT0_INTCFG
CompP_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CompP_1__0__MASK EQU 0x01
CompP_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompP_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompP_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompP_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompP_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompP_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompP_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompP_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompP_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompP_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompP_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompP_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompP_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompP_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompP_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompP_1__0__PC EQU CYREG_PRT0_PC
CompP_1__0__PC2 EQU CYREG_PRT0_PC2
CompP_1__0__PORT EQU 0
CompP_1__0__PS EQU CYREG_PRT0_PS
CompP_1__0__SHIFT EQU 0
CompP_1__DR EQU CYREG_PRT0_DR
CompP_1__INTCFG EQU CYREG_PRT0_INTCFG
CompP_1__INTSTAT EQU CYREG_PRT0_INTSTAT
CompP_1__MASK EQU 0x01
CompP_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompP_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompP_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompP_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompP_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompP_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompP_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompP_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompP_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompP_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompP_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompP_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompP_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompP_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompP_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompP_1__PC EQU CYREG_PRT0_PC
CompP_1__PC2 EQU CYREG_PRT0_PC2
CompP_1__PORT EQU 0
CompP_1__PS EQU CYREG_PRT0_PS
CompP_1__SHIFT EQU 0

/* Pin_Red */
Pin_Red__0__DM__MASK EQU 0x38000
Pin_Red__0__DM__SHIFT EQU 15
Pin_Red__0__DR EQU CYREG_PRT2_DR
Pin_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Red__0__HSIOM_MASK EQU 0x00F00000
Pin_Red__0__HSIOM_SHIFT EQU 20
Pin_Red__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_Red__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_Red__0__MASK EQU 0x20
Pin_Red__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Red__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Red__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Red__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Red__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Red__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Red__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Red__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Red__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Red__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Red__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Red__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Red__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Red__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Red__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Red__0__PC EQU CYREG_PRT2_PC
Pin_Red__0__PC2 EQU CYREG_PRT2_PC2
Pin_Red__0__PORT EQU 2
Pin_Red__0__PS EQU CYREG_PRT2_PS
Pin_Red__0__SHIFT EQU 5
Pin_Red__DR EQU CYREG_PRT2_DR
Pin_Red__INTCFG EQU CYREG_PRT2_INTCFG
Pin_Red__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_Red__MASK EQU 0x20
Pin_Red__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Red__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Red__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Red__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Red__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Red__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Red__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Red__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Red__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Red__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Red__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Red__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Red__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Red__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Red__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Red__PC EQU CYREG_PRT2_PC
Pin_Red__PC2 EQU CYREG_PRT2_PC2
Pin_Red__PORT EQU 2
Pin_Red__PS EQU CYREG_PRT2_PS
Pin_Red__SHIFT EQU 5

/* CapSense_Cmod */
CapSense_Cmod__0__DM__MASK EQU 0x1C0
CapSense_Cmod__0__DM__SHIFT EQU 6
CapSense_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

/* CapSense_CSD_FFB */
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* CapSense_IDAC2_cy_psoc4_idac */
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x8000
CapSense_ISR__INTC_NUMBER EQU 15
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CapSense_SampleClk */
CapSense_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_SampleClk__MASK EQU 0x80000000
CapSense_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* CapSense_SenseClk */
CapSense_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_SenseClk__MASK EQU 0x80000000
CapSense_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* CapSense_Sns */
CapSense_Sns__0__DM__MASK EQU 0x07
CapSense_Sns__0__DM__SHIFT EQU 0
CapSense_Sns__0__DR EQU CYREG_PRT2_DR
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__0__HSIOM_SHIFT EQU 0
CapSense_Sns__0__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__0__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__0__MASK EQU 0x01
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__0__PC EQU CYREG_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_PRT2_PS
CapSense_Sns__0__SHIFT EQU 0
CapSense_Sns__1__DM__MASK EQU 0x7000
CapSense_Sns__1__DM__SHIFT EQU 12
CapSense_Sns__1__DR EQU CYREG_PRT2_DR
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__1__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__1__HSIOM_SHIFT EQU 16
CapSense_Sns__1__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__1__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__1__MASK EQU 0x10
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__1__PC EQU CYREG_PRT2_PC
CapSense_Sns__1__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__1__PORT EQU 2
CapSense_Sns__1__PS EQU CYREG_PRT2_PS
CapSense_Sns__1__SHIFT EQU 4
CapSense_Sns__Button0__BTN__DM__MASK EQU 0x07
CapSense_Sns__Button0__BTN__DM__SHIFT EQU 0
CapSense_Sns__Button0__BTN__DR EQU CYREG_PRT2_DR
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__Button0__BTN__MASK EQU 0x01
CapSense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button0__BTN__PC EQU CYREG_PRT2_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__Button0__BTN__PORT EQU 2
CapSense_Sns__Button0__BTN__PS EQU CYREG_PRT2_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 0
CapSense_Sns__Button1__BTN__DM__MASK EQU 0x7000
CapSense_Sns__Button1__BTN__DM__SHIFT EQU 12
CapSense_Sns__Button1__BTN__DR EQU CYREG_PRT2_DR
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__Button1__BTN__MASK EQU 0x10
CapSense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button1__BTN__PC EQU CYREG_PRT2_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__Button1__BTN__PORT EQU 2
CapSense_Sns__Button1__BTN__PS EQU CYREG_PRT2_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 4
CapSense_Sns__DR EQU CYREG_PRT2_DR
CapSense_Sns__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__PC EQU CYREG_PRT2_PC
CapSense_Sns__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__PORT EQU 2
CapSense_Sns__PS EQU CYREG_PRT2_PS

/* Clock_1MHz */
Clock_1MHz__DIVIDER_MASK EQU 0x0000FFFF
Clock_1MHz__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1MHz__ENABLE_MASK EQU 0x80000000
Clock_1MHz__MASK EQU 0x80000000
Clock_1MHz__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* LPComp_Int */
LPComp_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LPComp_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LPComp_Int__INTC_MASK EQU 0x100
LPComp_Int__INTC_NUMBER EQU 8
LPComp_Int__INTC_PRIOR_MASK EQU 0xC0
LPComp_Int__INTC_PRIOR_NUM EQU 3
LPComp_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
LPComp_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LPComp_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Wakeup_Pin */
Wakeup_Pin__0__DM__MASK EQU 0x1C0000
Wakeup_Pin__0__DM__SHIFT EQU 18
Wakeup_Pin__0__DR EQU CYREG_PRT0_DR
Wakeup_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Wakeup_Pin__0__HSIOM_MASK EQU 0x0F000000
Wakeup_Pin__0__HSIOM_SHIFT EQU 24
Wakeup_Pin__0__INTCFG EQU CYREG_PRT0_INTCFG
Wakeup_Pin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Wakeup_Pin__0__MASK EQU 0x40
Wakeup_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Wakeup_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Wakeup_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Wakeup_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Wakeup_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Wakeup_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Wakeup_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Wakeup_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Wakeup_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Wakeup_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Wakeup_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Wakeup_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Wakeup_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Wakeup_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Wakeup_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Wakeup_Pin__0__PC EQU CYREG_PRT0_PC
Wakeup_Pin__0__PC2 EQU CYREG_PRT0_PC2
Wakeup_Pin__0__PORT EQU 0
Wakeup_Pin__0__PS EQU CYREG_PRT0_PS
Wakeup_Pin__0__SHIFT EQU 6
Wakeup_Pin__DR EQU CYREG_PRT0_DR
Wakeup_Pin__INTCFG EQU CYREG_PRT0_INTCFG
Wakeup_Pin__INTSTAT EQU CYREG_PRT0_INTSTAT
Wakeup_Pin__MASK EQU 0x40
Wakeup_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Wakeup_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Wakeup_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Wakeup_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Wakeup_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Wakeup_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Wakeup_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Wakeup_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Wakeup_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Wakeup_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Wakeup_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Wakeup_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Wakeup_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Wakeup_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Wakeup_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Wakeup_Pin__PC EQU CYREG_PRT0_PC
Wakeup_Pin__PC2 EQU CYREG_PRT0_PC2
Wakeup_Pin__PORT EQU 0
Wakeup_Pin__PS EQU CYREG_PRT0_PS
Wakeup_Pin__SHIFT EQU 6
Wakeup_Pin__SNAP EQU CYREG_PRT0_INTSTAT

/* Wakeup_Pin_Int */
Wakeup_Pin_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Wakeup_Pin_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Wakeup_Pin_Int__INTC_MASK EQU 0x01
Wakeup_Pin_Int__INTC_NUMBER EQU 0
Wakeup_Pin_Int__INTC_PRIOR_MASK EQU 0xC0
Wakeup_Pin_Int__INTC_PRIOR_NUM EQU 3
Wakeup_Pin_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Wakeup_Pin_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Wakeup_Pin_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Input_0_Int */
Input_0_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Input_0_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Input_0_Int__INTC_MASK EQU 0x02
Input_0_Int__INTC_NUMBER EQU 1
Input_0_Int__INTC_PRIOR_MASK EQU 0xC000
Input_0_Int__INTC_PRIOR_NUM EQU 3
Input_0_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Input_0_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Input_0_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Input_1_Int */
Input_1_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Input_1_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Input_1_Int__INTC_MASK EQU 0x04
Input_1_Int__INTC_NUMBER EQU 2
Input_1_Int__INTC_PRIOR_MASK EQU 0xC00000
Input_1_Int__INTC_PRIOR_NUM EQU 3
Input_1_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Input_1_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Input_1_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Input_Pin_0 */
Input_Pin_0__0__DM__MASK EQU 0x38
Input_Pin_0__0__DM__SHIFT EQU 3
Input_Pin_0__0__DR EQU CYREG_PRT1_DR
Input_Pin_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Input_Pin_0__0__HSIOM_MASK EQU 0x000000F0
Input_Pin_0__0__HSIOM_SHIFT EQU 4
Input_Pin_0__0__INTCFG EQU CYREG_PRT1_INTCFG
Input_Pin_0__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Input_Pin_0__0__MASK EQU 0x02
Input_Pin_0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Input_Pin_0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Input_Pin_0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Input_Pin_0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Input_Pin_0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Input_Pin_0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Input_Pin_0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Input_Pin_0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Input_Pin_0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Input_Pin_0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Input_Pin_0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Input_Pin_0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Input_Pin_0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Input_Pin_0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Input_Pin_0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Input_Pin_0__0__PC EQU CYREG_PRT1_PC
Input_Pin_0__0__PC2 EQU CYREG_PRT1_PC2
Input_Pin_0__0__PORT EQU 1
Input_Pin_0__0__PS EQU CYREG_PRT1_PS
Input_Pin_0__0__SHIFT EQU 1
Input_Pin_0__DR EQU CYREG_PRT1_DR
Input_Pin_0__INTCFG EQU CYREG_PRT1_INTCFG
Input_Pin_0__INTSTAT EQU CYREG_PRT1_INTSTAT
Input_Pin_0__MASK EQU 0x02
Input_Pin_0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Input_Pin_0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Input_Pin_0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Input_Pin_0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Input_Pin_0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Input_Pin_0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Input_Pin_0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Input_Pin_0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Input_Pin_0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Input_Pin_0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Input_Pin_0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Input_Pin_0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Input_Pin_0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Input_Pin_0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Input_Pin_0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Input_Pin_0__PC EQU CYREG_PRT1_PC
Input_Pin_0__PC2 EQU CYREG_PRT1_PC2
Input_Pin_0__PORT EQU 1
Input_Pin_0__PS EQU CYREG_PRT1_PS
Input_Pin_0__SHIFT EQU 1
Input_Pin_0__SNAP EQU CYREG_PRT1_INTSTAT

/* Input_Pin_1 */
Input_Pin_1__0__DM__MASK EQU 0x38
Input_Pin_1__0__DM__SHIFT EQU 3
Input_Pin_1__0__DR EQU CYREG_PRT2_DR
Input_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Pin_1__0__HSIOM_MASK EQU 0x000000F0
Input_Pin_1__0__HSIOM_SHIFT EQU 4
Input_Pin_1__0__INTCFG EQU CYREG_PRT2_INTCFG
Input_Pin_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Input_Pin_1__0__MASK EQU 0x02
Input_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Input_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Input_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Input_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Input_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Input_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Input_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Input_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Input_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Input_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Input_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Input_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Input_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Input_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Input_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Input_Pin_1__0__PC EQU CYREG_PRT2_PC
Input_Pin_1__0__PC2 EQU CYREG_PRT2_PC2
Input_Pin_1__0__PORT EQU 2
Input_Pin_1__0__PS EQU CYREG_PRT2_PS
Input_Pin_1__0__SHIFT EQU 1
Input_Pin_1__DR EQU CYREG_PRT2_DR
Input_Pin_1__INTCFG EQU CYREG_PRT2_INTCFG
Input_Pin_1__INTSTAT EQU CYREG_PRT2_INTSTAT
Input_Pin_1__MASK EQU 0x02
Input_Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Input_Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Input_Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Input_Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Input_Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Input_Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Input_Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Input_Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Input_Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Input_Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Input_Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Input_Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Input_Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Input_Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Input_Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Input_Pin_1__PC EQU CYREG_PRT2_PC
Input_Pin_1__PC2 EQU CYREG_PRT2_PC2
Input_Pin_1__PORT EQU 2
Input_Pin_1__PS EQU CYREG_PRT2_PS
Input_Pin_1__SHIFT EQU 1
Input_Pin_1__SNAP EQU CYREG_PRT2_INTSTAT

/* Output_Pin_0 */
Output_Pin_0__0__DM__MASK EQU 0xE00000
Output_Pin_0__0__DM__SHIFT EQU 21
Output_Pin_0__0__DR EQU CYREG_PRT1_DR
Output_Pin_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Output_Pin_0__0__HSIOM_MASK EQU 0xF0000000
Output_Pin_0__0__HSIOM_SHIFT EQU 28
Output_Pin_0__0__INTCFG EQU CYREG_PRT1_INTCFG
Output_Pin_0__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Output_Pin_0__0__MASK EQU 0x80
Output_Pin_0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Output_Pin_0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Output_Pin_0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Output_Pin_0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Output_Pin_0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Output_Pin_0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Output_Pin_0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Output_Pin_0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Output_Pin_0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Output_Pin_0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Output_Pin_0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Output_Pin_0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Output_Pin_0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Output_Pin_0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Output_Pin_0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Output_Pin_0__0__PC EQU CYREG_PRT1_PC
Output_Pin_0__0__PC2 EQU CYREG_PRT1_PC2
Output_Pin_0__0__PORT EQU 1
Output_Pin_0__0__PS EQU CYREG_PRT1_PS
Output_Pin_0__0__SHIFT EQU 7
Output_Pin_0__DR EQU CYREG_PRT1_DR
Output_Pin_0__INTCFG EQU CYREG_PRT1_INTCFG
Output_Pin_0__INTSTAT EQU CYREG_PRT1_INTSTAT
Output_Pin_0__MASK EQU 0x80
Output_Pin_0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Output_Pin_0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Output_Pin_0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Output_Pin_0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Output_Pin_0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Output_Pin_0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Output_Pin_0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Output_Pin_0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Output_Pin_0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Output_Pin_0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Output_Pin_0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Output_Pin_0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Output_Pin_0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Output_Pin_0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Output_Pin_0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Output_Pin_0__PC EQU CYREG_PRT1_PC
Output_Pin_0__PC2 EQU CYREG_PRT1_PC2
Output_Pin_0__PORT EQU 1
Output_Pin_0__PS EQU CYREG_PRT1_PS
Output_Pin_0__SHIFT EQU 7

/* Output_Pin_1 */
Output_Pin_1__0__DM__MASK EQU 0x7000
Output_Pin_1__0__DM__SHIFT EQU 12
Output_Pin_1__0__DR EQU CYREG_PRT1_DR
Output_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Output_Pin_1__0__HSIOM_MASK EQU 0x000F0000
Output_Pin_1__0__HSIOM_SHIFT EQU 16
Output_Pin_1__0__INTCFG EQU CYREG_PRT1_INTCFG
Output_Pin_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Output_Pin_1__0__MASK EQU 0x10
Output_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Output_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Output_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Output_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Output_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Output_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Output_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Output_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Output_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Output_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Output_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Output_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Output_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Output_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Output_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Output_Pin_1__0__PC EQU CYREG_PRT1_PC
Output_Pin_1__0__PC2 EQU CYREG_PRT1_PC2
Output_Pin_1__0__PORT EQU 1
Output_Pin_1__0__PS EQU CYREG_PRT1_PS
Output_Pin_1__0__SHIFT EQU 4
Output_Pin_1__DR EQU CYREG_PRT1_DR
Output_Pin_1__INTCFG EQU CYREG_PRT1_INTCFG
Output_Pin_1__INTSTAT EQU CYREG_PRT1_INTSTAT
Output_Pin_1__MASK EQU 0x10
Output_Pin_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Output_Pin_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Output_Pin_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Output_Pin_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Output_Pin_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Output_Pin_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Output_Pin_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Output_Pin_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Output_Pin_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Output_Pin_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Output_Pin_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Output_Pin_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Output_Pin_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Output_Pin_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Output_Pin_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Output_Pin_1__PC EQU CYREG_PRT1_PC
Output_Pin_1__PC2 EQU CYREG_PRT1_PC2
Output_Pin_1__PORT EQU 1
Output_Pin_1__PS EQU CYREG_PRT1_PS
Output_Pin_1__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
