
Simple 16-bit cpu design in verilog using logic gates.
