
library ieee;
use ieee.std_logic_1164.all;

entity comp5 is
port (A, B: in std_logic_vector(4 downto 0);
		Amayor, Aigual, Amenor: out std_logic);
end comp5;

architecture sol of comp5 is
begin
process(A, B)
begin
	if A>B then Amayor<='1'; Aigual<='0'; Amenor<='0';
	elsif A=B then Amayor<='0'; Aigual<='1'; Amenor<='0';
	else Amayor<='0'; Aigual<='0'; Amenor<='1';
	end if;
end process;
end sol;