Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_MAT_Multiply_top -prj MAT_Multiply.prj --lib ieee_proposed=./ieee_proposed -s MAT_Multiply 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/parta/solution2_mm_loop_pipelining/sim/verilog/MAT_Multiply_mul_32s_32s_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_Multiply_mul_32s_32s_32_6_MulnS_0
INFO: [VRFC 10-311] analyzing module MAT_Multiply_mul_32s_32s_32_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/parta/solution2_mm_loop_pipelining/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/parta/solution2_mm_loop_pipelining/sim/verilog/MAT_Multiply.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_MAT_Multiply_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/parta/solution2_mm_loop_pipelining/sim/verilog/MAT_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/parta/solution2_mm_loop_pipelining/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_MP/mp3/parta/solution2_mm_loop_pipelining/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAT_Multiply_mul_32s_32s_32_6_Mu...
Compiling module xil_defaultlib.MAT_Multiply_mul_32s_32s_32_6(ID...
Compiling module xil_defaultlib.MAT_Multiply
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.apatb_MAT_Multiply_top
Built simulation snapshot MAT_Multiply
