
sensory.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800c8a8  0800c8a8  0001c8a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd9c  0800cd9c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd9c  0800cd9c  0001cd9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cda4  0800cda4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cda4  0800cda4  0001cda4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cda8  0800cda8  0001cda8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800cdac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  200001d4  0800cf80  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000069c  0800cf80  0002069c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017765  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003772  00000000  00000000  000379a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001530  00000000  00000000  0003b118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001398  00000000  00000000  0003c648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000047ed  00000000  00000000  0003d9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001afc5  00000000  00000000  000421cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088c23  00000000  00000000  0005d192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006060  00000000  00000000  000e5db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c88c 	.word	0x0800c88c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800c88c 	.word	0x0800c88c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f8b3 	bl	80015a8 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f803 	bl	8001458 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f8a5 	bl	80015a8 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f89b 	bl	80015a8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f82b 	bl	80014dc <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f821 	bl	80014dc <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f8a4 	bl	8000624 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__aeabi_d2uiz>:
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	2200      	movs	r2, #0
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <__aeabi_d2uiz+0x38>)
 800054a:	0004      	movs	r4, r0
 800054c:	000d      	movs	r5, r1
 800054e:	f7ff ffa1 	bl	8000494 <__aeabi_dcmpge>
 8000552:	2800      	cmp	r0, #0
 8000554:	d104      	bne.n	8000560 <__aeabi_d2uiz+0x1c>
 8000556:	0020      	movs	r0, r4
 8000558:	0029      	movs	r1, r5
 800055a:	f001 feeb 	bl	8002334 <__aeabi_d2iz>
 800055e:	bd70      	pop	{r4, r5, r6, pc}
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <__aeabi_d2uiz+0x38>)
 8000562:	2200      	movs	r2, #0
 8000564:	0020      	movs	r0, r4
 8000566:	0029      	movs	r1, r5
 8000568:	f001 fb44 	bl	8001bf4 <__aeabi_dsub>
 800056c:	f001 fee2 	bl	8002334 <__aeabi_d2iz>
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	061b      	lsls	r3, r3, #24
 8000574:	469c      	mov	ip, r3
 8000576:	4460      	add	r0, ip
 8000578:	e7f1      	b.n	800055e <__aeabi_d2uiz+0x1a>
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	41e00000 	.word	0x41e00000

08000580 <__aeabi_d2lz>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	0005      	movs	r5, r0
 8000584:	000c      	movs	r4, r1
 8000586:	2200      	movs	r2, #0
 8000588:	2300      	movs	r3, #0
 800058a:	0028      	movs	r0, r5
 800058c:	0021      	movs	r1, r4
 800058e:	f7ff ff63 	bl	8000458 <__aeabi_dcmplt>
 8000592:	2800      	cmp	r0, #0
 8000594:	d108      	bne.n	80005a8 <__aeabi_d2lz+0x28>
 8000596:	0028      	movs	r0, r5
 8000598:	0021      	movs	r1, r4
 800059a:	f000 f80f 	bl	80005bc <__aeabi_d2ulz>
 800059e:	0002      	movs	r2, r0
 80005a0:	000b      	movs	r3, r1
 80005a2:	0010      	movs	r0, r2
 80005a4:	0019      	movs	r1, r3
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	061b      	lsls	r3, r3, #24
 80005ac:	18e1      	adds	r1, r4, r3
 80005ae:	0028      	movs	r0, r5
 80005b0:	f000 f804 	bl	80005bc <__aeabi_d2ulz>
 80005b4:	2300      	movs	r3, #0
 80005b6:	4242      	negs	r2, r0
 80005b8:	418b      	sbcs	r3, r1
 80005ba:	e7f2      	b.n	80005a2 <__aeabi_d2lz+0x22>

080005bc <__aeabi_d2ulz>:
 80005bc:	b570      	push	{r4, r5, r6, lr}
 80005be:	2200      	movs	r2, #0
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <__aeabi_d2ulz+0x34>)
 80005c2:	000d      	movs	r5, r1
 80005c4:	0004      	movs	r4, r0
 80005c6:	f001 f853 	bl	8001670 <__aeabi_dmul>
 80005ca:	f7ff ffbb 	bl	8000544 <__aeabi_d2uiz>
 80005ce:	0006      	movs	r6, r0
 80005d0:	f001 ff16 	bl	8002400 <__aeabi_ui2d>
 80005d4:	2200      	movs	r2, #0
 80005d6:	4b07      	ldr	r3, [pc, #28]	; (80005f4 <__aeabi_d2ulz+0x38>)
 80005d8:	f001 f84a 	bl	8001670 <__aeabi_dmul>
 80005dc:	0002      	movs	r2, r0
 80005de:	000b      	movs	r3, r1
 80005e0:	0020      	movs	r0, r4
 80005e2:	0029      	movs	r1, r5
 80005e4:	f001 fb06 	bl	8001bf4 <__aeabi_dsub>
 80005e8:	f7ff ffac 	bl	8000544 <__aeabi_d2uiz>
 80005ec:	0031      	movs	r1, r6
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	3df00000 	.word	0x3df00000
 80005f4:	41f00000 	.word	0x41f00000

080005f8 <__aeabi_l2d>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	0006      	movs	r6, r0
 80005fc:	0008      	movs	r0, r1
 80005fe:	f001 fecf 	bl	80023a0 <__aeabi_i2d>
 8000602:	2200      	movs	r2, #0
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__aeabi_l2d+0x28>)
 8000606:	f001 f833 	bl	8001670 <__aeabi_dmul>
 800060a:	000d      	movs	r5, r1
 800060c:	0004      	movs	r4, r0
 800060e:	0030      	movs	r0, r6
 8000610:	f001 fef6 	bl	8002400 <__aeabi_ui2d>
 8000614:	002b      	movs	r3, r5
 8000616:	0022      	movs	r2, r4
 8000618:	f000 f8d0 	bl	80007bc <__aeabi_dadd>
 800061c:	bd70      	pop	{r4, r5, r6, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	41f00000 	.word	0x41f00000

08000624 <__udivmoddi4>:
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	4657      	mov	r7, sl
 8000628:	464e      	mov	r6, r9
 800062a:	4645      	mov	r5, r8
 800062c:	46de      	mov	lr, fp
 800062e:	b5e0      	push	{r5, r6, r7, lr}
 8000630:	0004      	movs	r4, r0
 8000632:	000d      	movs	r5, r1
 8000634:	4692      	mov	sl, r2
 8000636:	4699      	mov	r9, r3
 8000638:	b083      	sub	sp, #12
 800063a:	428b      	cmp	r3, r1
 800063c:	d830      	bhi.n	80006a0 <__udivmoddi4+0x7c>
 800063e:	d02d      	beq.n	800069c <__udivmoddi4+0x78>
 8000640:	4649      	mov	r1, r9
 8000642:	4650      	mov	r0, sl
 8000644:	f001 ffa6 	bl	8002594 <__clzdi2>
 8000648:	0029      	movs	r1, r5
 800064a:	0006      	movs	r6, r0
 800064c:	0020      	movs	r0, r4
 800064e:	f001 ffa1 	bl	8002594 <__clzdi2>
 8000652:	1a33      	subs	r3, r6, r0
 8000654:	4698      	mov	r8, r3
 8000656:	3b20      	subs	r3, #32
 8000658:	d434      	bmi.n	80006c4 <__udivmoddi4+0xa0>
 800065a:	469b      	mov	fp, r3
 800065c:	4653      	mov	r3, sl
 800065e:	465a      	mov	r2, fp
 8000660:	4093      	lsls	r3, r2
 8000662:	4642      	mov	r2, r8
 8000664:	001f      	movs	r7, r3
 8000666:	4653      	mov	r3, sl
 8000668:	4093      	lsls	r3, r2
 800066a:	001e      	movs	r6, r3
 800066c:	42af      	cmp	r7, r5
 800066e:	d83b      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 8000670:	42af      	cmp	r7, r5
 8000672:	d100      	bne.n	8000676 <__udivmoddi4+0x52>
 8000674:	e079      	b.n	800076a <__udivmoddi4+0x146>
 8000676:	465b      	mov	r3, fp
 8000678:	1ba4      	subs	r4, r4, r6
 800067a:	41bd      	sbcs	r5, r7
 800067c:	2b00      	cmp	r3, #0
 800067e:	da00      	bge.n	8000682 <__udivmoddi4+0x5e>
 8000680:	e076      	b.n	8000770 <__udivmoddi4+0x14c>
 8000682:	2200      	movs	r2, #0
 8000684:	2300      	movs	r3, #0
 8000686:	9200      	str	r2, [sp, #0]
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2301      	movs	r3, #1
 800068c:	465a      	mov	r2, fp
 800068e:	4093      	lsls	r3, r2
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	2301      	movs	r3, #1
 8000694:	4642      	mov	r2, r8
 8000696:	4093      	lsls	r3, r2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	e029      	b.n	80006f0 <__udivmoddi4+0xcc>
 800069c:	4282      	cmp	r2, r0
 800069e:	d9cf      	bls.n	8000640 <__udivmoddi4+0x1c>
 80006a0:	2200      	movs	r2, #0
 80006a2:	2300      	movs	r3, #0
 80006a4:	9200      	str	r2, [sp, #0]
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <__udivmoddi4+0x8e>
 80006ae:	601c      	str	r4, [r3, #0]
 80006b0:	605d      	str	r5, [r3, #4]
 80006b2:	9800      	ldr	r0, [sp, #0]
 80006b4:	9901      	ldr	r1, [sp, #4]
 80006b6:	b003      	add	sp, #12
 80006b8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ba:	46bb      	mov	fp, r7
 80006bc:	46b2      	mov	sl, r6
 80006be:	46a9      	mov	r9, r5
 80006c0:	46a0      	mov	r8, r4
 80006c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c4:	4642      	mov	r2, r8
 80006c6:	469b      	mov	fp, r3
 80006c8:	2320      	movs	r3, #32
 80006ca:	1a9b      	subs	r3, r3, r2
 80006cc:	4652      	mov	r2, sl
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	4641      	mov	r1, r8
 80006d2:	0013      	movs	r3, r2
 80006d4:	464a      	mov	r2, r9
 80006d6:	408a      	lsls	r2, r1
 80006d8:	0017      	movs	r7, r2
 80006da:	4642      	mov	r2, r8
 80006dc:	431f      	orrs	r7, r3
 80006de:	4653      	mov	r3, sl
 80006e0:	4093      	lsls	r3, r2
 80006e2:	001e      	movs	r6, r3
 80006e4:	42af      	cmp	r7, r5
 80006e6:	d9c3      	bls.n	8000670 <__udivmoddi4+0x4c>
 80006e8:	2200      	movs	r2, #0
 80006ea:	2300      	movs	r3, #0
 80006ec:	9200      	str	r2, [sp, #0]
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	4643      	mov	r3, r8
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d0d8      	beq.n	80006a8 <__udivmoddi4+0x84>
 80006f6:	07fb      	lsls	r3, r7, #31
 80006f8:	0872      	lsrs	r2, r6, #1
 80006fa:	431a      	orrs	r2, r3
 80006fc:	4646      	mov	r6, r8
 80006fe:	087b      	lsrs	r3, r7, #1
 8000700:	e00e      	b.n	8000720 <__udivmoddi4+0xfc>
 8000702:	42ab      	cmp	r3, r5
 8000704:	d101      	bne.n	800070a <__udivmoddi4+0xe6>
 8000706:	42a2      	cmp	r2, r4
 8000708:	d80c      	bhi.n	8000724 <__udivmoddi4+0x100>
 800070a:	1aa4      	subs	r4, r4, r2
 800070c:	419d      	sbcs	r5, r3
 800070e:	2001      	movs	r0, #1
 8000710:	1924      	adds	r4, r4, r4
 8000712:	416d      	adcs	r5, r5
 8000714:	2100      	movs	r1, #0
 8000716:	3e01      	subs	r6, #1
 8000718:	1824      	adds	r4, r4, r0
 800071a:	414d      	adcs	r5, r1
 800071c:	2e00      	cmp	r6, #0
 800071e:	d006      	beq.n	800072e <__udivmoddi4+0x10a>
 8000720:	42ab      	cmp	r3, r5
 8000722:	d9ee      	bls.n	8000702 <__udivmoddi4+0xde>
 8000724:	3e01      	subs	r6, #1
 8000726:	1924      	adds	r4, r4, r4
 8000728:	416d      	adcs	r5, r5
 800072a:	2e00      	cmp	r6, #0
 800072c:	d1f8      	bne.n	8000720 <__udivmoddi4+0xfc>
 800072e:	9800      	ldr	r0, [sp, #0]
 8000730:	9901      	ldr	r1, [sp, #4]
 8000732:	465b      	mov	r3, fp
 8000734:	1900      	adds	r0, r0, r4
 8000736:	4169      	adcs	r1, r5
 8000738:	2b00      	cmp	r3, #0
 800073a:	db24      	blt.n	8000786 <__udivmoddi4+0x162>
 800073c:	002b      	movs	r3, r5
 800073e:	465a      	mov	r2, fp
 8000740:	4644      	mov	r4, r8
 8000742:	40d3      	lsrs	r3, r2
 8000744:	002a      	movs	r2, r5
 8000746:	40e2      	lsrs	r2, r4
 8000748:	001c      	movs	r4, r3
 800074a:	465b      	mov	r3, fp
 800074c:	0015      	movs	r5, r2
 800074e:	2b00      	cmp	r3, #0
 8000750:	db2a      	blt.n	80007a8 <__udivmoddi4+0x184>
 8000752:	0026      	movs	r6, r4
 8000754:	409e      	lsls	r6, r3
 8000756:	0033      	movs	r3, r6
 8000758:	0026      	movs	r6, r4
 800075a:	4647      	mov	r7, r8
 800075c:	40be      	lsls	r6, r7
 800075e:	0032      	movs	r2, r6
 8000760:	1a80      	subs	r0, r0, r2
 8000762:	4199      	sbcs	r1, r3
 8000764:	9000      	str	r0, [sp, #0]
 8000766:	9101      	str	r1, [sp, #4]
 8000768:	e79e      	b.n	80006a8 <__udivmoddi4+0x84>
 800076a:	42a3      	cmp	r3, r4
 800076c:	d8bc      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 800076e:	e782      	b.n	8000676 <__udivmoddi4+0x52>
 8000770:	4642      	mov	r2, r8
 8000772:	2320      	movs	r3, #32
 8000774:	2100      	movs	r1, #0
 8000776:	1a9b      	subs	r3, r3, r2
 8000778:	2200      	movs	r2, #0
 800077a:	9100      	str	r1, [sp, #0]
 800077c:	9201      	str	r2, [sp, #4]
 800077e:	2201      	movs	r2, #1
 8000780:	40da      	lsrs	r2, r3
 8000782:	9201      	str	r2, [sp, #4]
 8000784:	e785      	b.n	8000692 <__udivmoddi4+0x6e>
 8000786:	4642      	mov	r2, r8
 8000788:	2320      	movs	r3, #32
 800078a:	1a9b      	subs	r3, r3, r2
 800078c:	002a      	movs	r2, r5
 800078e:	4646      	mov	r6, r8
 8000790:	409a      	lsls	r2, r3
 8000792:	0023      	movs	r3, r4
 8000794:	40f3      	lsrs	r3, r6
 8000796:	4644      	mov	r4, r8
 8000798:	4313      	orrs	r3, r2
 800079a:	002a      	movs	r2, r5
 800079c:	40e2      	lsrs	r2, r4
 800079e:	001c      	movs	r4, r3
 80007a0:	465b      	mov	r3, fp
 80007a2:	0015      	movs	r5, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dad4      	bge.n	8000752 <__udivmoddi4+0x12e>
 80007a8:	4642      	mov	r2, r8
 80007aa:	002f      	movs	r7, r5
 80007ac:	2320      	movs	r3, #32
 80007ae:	0026      	movs	r6, r4
 80007b0:	4097      	lsls	r7, r2
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	40de      	lsrs	r6, r3
 80007b6:	003b      	movs	r3, r7
 80007b8:	4333      	orrs	r3, r6
 80007ba:	e7cd      	b.n	8000758 <__udivmoddi4+0x134>

080007bc <__aeabi_dadd>:
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	464f      	mov	r7, r9
 80007c0:	4646      	mov	r6, r8
 80007c2:	46d6      	mov	lr, sl
 80007c4:	0004      	movs	r4, r0
 80007c6:	b5c0      	push	{r6, r7, lr}
 80007c8:	001f      	movs	r7, r3
 80007ca:	030b      	lsls	r3, r1, #12
 80007cc:	0010      	movs	r0, r2
 80007ce:	004e      	lsls	r6, r1, #1
 80007d0:	0a5b      	lsrs	r3, r3, #9
 80007d2:	0fcd      	lsrs	r5, r1, #31
 80007d4:	0f61      	lsrs	r1, r4, #29
 80007d6:	007a      	lsls	r2, r7, #1
 80007d8:	4319      	orrs	r1, r3
 80007da:	00e3      	lsls	r3, r4, #3
 80007dc:	033c      	lsls	r4, r7, #12
 80007de:	0fff      	lsrs	r7, r7, #31
 80007e0:	46bc      	mov	ip, r7
 80007e2:	0a64      	lsrs	r4, r4, #9
 80007e4:	0f47      	lsrs	r7, r0, #29
 80007e6:	4327      	orrs	r7, r4
 80007e8:	0d76      	lsrs	r6, r6, #21
 80007ea:	0d52      	lsrs	r2, r2, #21
 80007ec:	00c0      	lsls	r0, r0, #3
 80007ee:	46b9      	mov	r9, r7
 80007f0:	4680      	mov	r8, r0
 80007f2:	1ab7      	subs	r7, r6, r2
 80007f4:	4565      	cmp	r5, ip
 80007f6:	d100      	bne.n	80007fa <__aeabi_dadd+0x3e>
 80007f8:	e09b      	b.n	8000932 <__aeabi_dadd+0x176>
 80007fa:	2f00      	cmp	r7, #0
 80007fc:	dc00      	bgt.n	8000800 <__aeabi_dadd+0x44>
 80007fe:	e084      	b.n	800090a <__aeabi_dadd+0x14e>
 8000800:	2a00      	cmp	r2, #0
 8000802:	d100      	bne.n	8000806 <__aeabi_dadd+0x4a>
 8000804:	e0be      	b.n	8000984 <__aeabi_dadd+0x1c8>
 8000806:	4ac8      	ldr	r2, [pc, #800]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000808:	4296      	cmp	r6, r2
 800080a:	d100      	bne.n	800080e <__aeabi_dadd+0x52>
 800080c:	e124      	b.n	8000a58 <__aeabi_dadd+0x29c>
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	464c      	mov	r4, r9
 8000812:	0412      	lsls	r2, r2, #16
 8000814:	4314      	orrs	r4, r2
 8000816:	46a1      	mov	r9, r4
 8000818:	2f38      	cmp	r7, #56	; 0x38
 800081a:	dd00      	ble.n	800081e <__aeabi_dadd+0x62>
 800081c:	e167      	b.n	8000aee <__aeabi_dadd+0x332>
 800081e:	2f1f      	cmp	r7, #31
 8000820:	dd00      	ble.n	8000824 <__aeabi_dadd+0x68>
 8000822:	e1d6      	b.n	8000bd2 <__aeabi_dadd+0x416>
 8000824:	2220      	movs	r2, #32
 8000826:	464c      	mov	r4, r9
 8000828:	1bd2      	subs	r2, r2, r7
 800082a:	4094      	lsls	r4, r2
 800082c:	46a2      	mov	sl, r4
 800082e:	4644      	mov	r4, r8
 8000830:	40fc      	lsrs	r4, r7
 8000832:	0020      	movs	r0, r4
 8000834:	4654      	mov	r4, sl
 8000836:	4304      	orrs	r4, r0
 8000838:	4640      	mov	r0, r8
 800083a:	4090      	lsls	r0, r2
 800083c:	1e42      	subs	r2, r0, #1
 800083e:	4190      	sbcs	r0, r2
 8000840:	464a      	mov	r2, r9
 8000842:	40fa      	lsrs	r2, r7
 8000844:	4304      	orrs	r4, r0
 8000846:	1a89      	subs	r1, r1, r2
 8000848:	1b1c      	subs	r4, r3, r4
 800084a:	42a3      	cmp	r3, r4
 800084c:	4192      	sbcs	r2, r2
 800084e:	4252      	negs	r2, r2
 8000850:	1a8b      	subs	r3, r1, r2
 8000852:	469a      	mov	sl, r3
 8000854:	4653      	mov	r3, sl
 8000856:	021b      	lsls	r3, r3, #8
 8000858:	d400      	bmi.n	800085c <__aeabi_dadd+0xa0>
 800085a:	e0d4      	b.n	8000a06 <__aeabi_dadd+0x24a>
 800085c:	4653      	mov	r3, sl
 800085e:	025a      	lsls	r2, r3, #9
 8000860:	0a53      	lsrs	r3, r2, #9
 8000862:	469a      	mov	sl, r3
 8000864:	4653      	mov	r3, sl
 8000866:	2b00      	cmp	r3, #0
 8000868:	d100      	bne.n	800086c <__aeabi_dadd+0xb0>
 800086a:	e104      	b.n	8000a76 <__aeabi_dadd+0x2ba>
 800086c:	4650      	mov	r0, sl
 800086e:	f001 fe73 	bl	8002558 <__clzsi2>
 8000872:	0003      	movs	r3, r0
 8000874:	3b08      	subs	r3, #8
 8000876:	2220      	movs	r2, #32
 8000878:	0020      	movs	r0, r4
 800087a:	1ad2      	subs	r2, r2, r3
 800087c:	4651      	mov	r1, sl
 800087e:	40d0      	lsrs	r0, r2
 8000880:	4099      	lsls	r1, r3
 8000882:	0002      	movs	r2, r0
 8000884:	409c      	lsls	r4, r3
 8000886:	430a      	orrs	r2, r1
 8000888:	42b3      	cmp	r3, r6
 800088a:	da00      	bge.n	800088e <__aeabi_dadd+0xd2>
 800088c:	e102      	b.n	8000a94 <__aeabi_dadd+0x2d8>
 800088e:	1b9b      	subs	r3, r3, r6
 8000890:	1c59      	adds	r1, r3, #1
 8000892:	291f      	cmp	r1, #31
 8000894:	dd00      	ble.n	8000898 <__aeabi_dadd+0xdc>
 8000896:	e0a7      	b.n	80009e8 <__aeabi_dadd+0x22c>
 8000898:	2320      	movs	r3, #32
 800089a:	0010      	movs	r0, r2
 800089c:	0026      	movs	r6, r4
 800089e:	1a5b      	subs	r3, r3, r1
 80008a0:	409c      	lsls	r4, r3
 80008a2:	4098      	lsls	r0, r3
 80008a4:	40ce      	lsrs	r6, r1
 80008a6:	40ca      	lsrs	r2, r1
 80008a8:	1e63      	subs	r3, r4, #1
 80008aa:	419c      	sbcs	r4, r3
 80008ac:	4330      	orrs	r0, r6
 80008ae:	4692      	mov	sl, r2
 80008b0:	2600      	movs	r6, #0
 80008b2:	4304      	orrs	r4, r0
 80008b4:	0763      	lsls	r3, r4, #29
 80008b6:	d009      	beq.n	80008cc <__aeabi_dadd+0x110>
 80008b8:	230f      	movs	r3, #15
 80008ba:	4023      	ands	r3, r4
 80008bc:	2b04      	cmp	r3, #4
 80008be:	d005      	beq.n	80008cc <__aeabi_dadd+0x110>
 80008c0:	1d23      	adds	r3, r4, #4
 80008c2:	42a3      	cmp	r3, r4
 80008c4:	41a4      	sbcs	r4, r4
 80008c6:	4264      	negs	r4, r4
 80008c8:	44a2      	add	sl, r4
 80008ca:	001c      	movs	r4, r3
 80008cc:	4653      	mov	r3, sl
 80008ce:	021b      	lsls	r3, r3, #8
 80008d0:	d400      	bmi.n	80008d4 <__aeabi_dadd+0x118>
 80008d2:	e09b      	b.n	8000a0c <__aeabi_dadd+0x250>
 80008d4:	4b94      	ldr	r3, [pc, #592]	; (8000b28 <__aeabi_dadd+0x36c>)
 80008d6:	3601      	adds	r6, #1
 80008d8:	429e      	cmp	r6, r3
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x122>
 80008dc:	e0b8      	b.n	8000a50 <__aeabi_dadd+0x294>
 80008de:	4653      	mov	r3, sl
 80008e0:	4992      	ldr	r1, [pc, #584]	; (8000b2c <__aeabi_dadd+0x370>)
 80008e2:	08e4      	lsrs	r4, r4, #3
 80008e4:	400b      	ands	r3, r1
 80008e6:	0019      	movs	r1, r3
 80008e8:	075b      	lsls	r3, r3, #29
 80008ea:	4323      	orrs	r3, r4
 80008ec:	0572      	lsls	r2, r6, #21
 80008ee:	024c      	lsls	r4, r1, #9
 80008f0:	0b24      	lsrs	r4, r4, #12
 80008f2:	0d52      	lsrs	r2, r2, #21
 80008f4:	0512      	lsls	r2, r2, #20
 80008f6:	07ed      	lsls	r5, r5, #31
 80008f8:	4322      	orrs	r2, r4
 80008fa:	432a      	orrs	r2, r5
 80008fc:	0018      	movs	r0, r3
 80008fe:	0011      	movs	r1, r2
 8000900:	bce0      	pop	{r5, r6, r7}
 8000902:	46ba      	mov	sl, r7
 8000904:	46b1      	mov	r9, r6
 8000906:	46a8      	mov	r8, r5
 8000908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800090a:	2f00      	cmp	r7, #0
 800090c:	d048      	beq.n	80009a0 <__aeabi_dadd+0x1e4>
 800090e:	1b97      	subs	r7, r2, r6
 8000910:	2e00      	cmp	r6, #0
 8000912:	d000      	beq.n	8000916 <__aeabi_dadd+0x15a>
 8000914:	e10e      	b.n	8000b34 <__aeabi_dadd+0x378>
 8000916:	000c      	movs	r4, r1
 8000918:	431c      	orrs	r4, r3
 800091a:	d100      	bne.n	800091e <__aeabi_dadd+0x162>
 800091c:	e1b7      	b.n	8000c8e <__aeabi_dadd+0x4d2>
 800091e:	1e7c      	subs	r4, r7, #1
 8000920:	2f01      	cmp	r7, #1
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x16a>
 8000924:	e226      	b.n	8000d74 <__aeabi_dadd+0x5b8>
 8000926:	4d80      	ldr	r5, [pc, #512]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000928:	42af      	cmp	r7, r5
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x172>
 800092c:	e1d5      	b.n	8000cda <__aeabi_dadd+0x51e>
 800092e:	0027      	movs	r7, r4
 8000930:	e107      	b.n	8000b42 <__aeabi_dadd+0x386>
 8000932:	2f00      	cmp	r7, #0
 8000934:	dc00      	bgt.n	8000938 <__aeabi_dadd+0x17c>
 8000936:	e0b2      	b.n	8000a9e <__aeabi_dadd+0x2e2>
 8000938:	2a00      	cmp	r2, #0
 800093a:	d047      	beq.n	80009cc <__aeabi_dadd+0x210>
 800093c:	4a7a      	ldr	r2, [pc, #488]	; (8000b28 <__aeabi_dadd+0x36c>)
 800093e:	4296      	cmp	r6, r2
 8000940:	d100      	bne.n	8000944 <__aeabi_dadd+0x188>
 8000942:	e089      	b.n	8000a58 <__aeabi_dadd+0x29c>
 8000944:	2280      	movs	r2, #128	; 0x80
 8000946:	464c      	mov	r4, r9
 8000948:	0412      	lsls	r2, r2, #16
 800094a:	4314      	orrs	r4, r2
 800094c:	46a1      	mov	r9, r4
 800094e:	2f38      	cmp	r7, #56	; 0x38
 8000950:	dc6b      	bgt.n	8000a2a <__aeabi_dadd+0x26e>
 8000952:	2f1f      	cmp	r7, #31
 8000954:	dc00      	bgt.n	8000958 <__aeabi_dadd+0x19c>
 8000956:	e16e      	b.n	8000c36 <__aeabi_dadd+0x47a>
 8000958:	003a      	movs	r2, r7
 800095a:	4648      	mov	r0, r9
 800095c:	3a20      	subs	r2, #32
 800095e:	40d0      	lsrs	r0, r2
 8000960:	4684      	mov	ip, r0
 8000962:	2f20      	cmp	r7, #32
 8000964:	d007      	beq.n	8000976 <__aeabi_dadd+0x1ba>
 8000966:	2240      	movs	r2, #64	; 0x40
 8000968:	4648      	mov	r0, r9
 800096a:	1bd2      	subs	r2, r2, r7
 800096c:	4090      	lsls	r0, r2
 800096e:	0002      	movs	r2, r0
 8000970:	4640      	mov	r0, r8
 8000972:	4310      	orrs	r0, r2
 8000974:	4680      	mov	r8, r0
 8000976:	4640      	mov	r0, r8
 8000978:	1e42      	subs	r2, r0, #1
 800097a:	4190      	sbcs	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	0004      	movs	r4, r0
 8000980:	4314      	orrs	r4, r2
 8000982:	e057      	b.n	8000a34 <__aeabi_dadd+0x278>
 8000984:	464a      	mov	r2, r9
 8000986:	4302      	orrs	r2, r0
 8000988:	d100      	bne.n	800098c <__aeabi_dadd+0x1d0>
 800098a:	e103      	b.n	8000b94 <__aeabi_dadd+0x3d8>
 800098c:	1e7a      	subs	r2, r7, #1
 800098e:	2f01      	cmp	r7, #1
 8000990:	d100      	bne.n	8000994 <__aeabi_dadd+0x1d8>
 8000992:	e193      	b.n	8000cbc <__aeabi_dadd+0x500>
 8000994:	4c64      	ldr	r4, [pc, #400]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000996:	42a7      	cmp	r7, r4
 8000998:	d100      	bne.n	800099c <__aeabi_dadd+0x1e0>
 800099a:	e18a      	b.n	8000cb2 <__aeabi_dadd+0x4f6>
 800099c:	0017      	movs	r7, r2
 800099e:	e73b      	b.n	8000818 <__aeabi_dadd+0x5c>
 80009a0:	4c63      	ldr	r4, [pc, #396]	; (8000b30 <__aeabi_dadd+0x374>)
 80009a2:	1c72      	adds	r2, r6, #1
 80009a4:	4222      	tst	r2, r4
 80009a6:	d000      	beq.n	80009aa <__aeabi_dadd+0x1ee>
 80009a8:	e0e0      	b.n	8000b6c <__aeabi_dadd+0x3b0>
 80009aa:	000a      	movs	r2, r1
 80009ac:	431a      	orrs	r2, r3
 80009ae:	2e00      	cmp	r6, #0
 80009b0:	d000      	beq.n	80009b4 <__aeabi_dadd+0x1f8>
 80009b2:	e174      	b.n	8000c9e <__aeabi_dadd+0x4e2>
 80009b4:	2a00      	cmp	r2, #0
 80009b6:	d100      	bne.n	80009ba <__aeabi_dadd+0x1fe>
 80009b8:	e1d0      	b.n	8000d5c <__aeabi_dadd+0x5a0>
 80009ba:	464a      	mov	r2, r9
 80009bc:	4302      	orrs	r2, r0
 80009be:	d000      	beq.n	80009c2 <__aeabi_dadd+0x206>
 80009c0:	e1e3      	b.n	8000d8a <__aeabi_dadd+0x5ce>
 80009c2:	074a      	lsls	r2, r1, #29
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	4313      	orrs	r3, r2
 80009c8:	08c9      	lsrs	r1, r1, #3
 80009ca:	e029      	b.n	8000a20 <__aeabi_dadd+0x264>
 80009cc:	464a      	mov	r2, r9
 80009ce:	4302      	orrs	r2, r0
 80009d0:	d100      	bne.n	80009d4 <__aeabi_dadd+0x218>
 80009d2:	e17d      	b.n	8000cd0 <__aeabi_dadd+0x514>
 80009d4:	1e7a      	subs	r2, r7, #1
 80009d6:	2f01      	cmp	r7, #1
 80009d8:	d100      	bne.n	80009dc <__aeabi_dadd+0x220>
 80009da:	e0e0      	b.n	8000b9e <__aeabi_dadd+0x3e2>
 80009dc:	4c52      	ldr	r4, [pc, #328]	; (8000b28 <__aeabi_dadd+0x36c>)
 80009de:	42a7      	cmp	r7, r4
 80009e0:	d100      	bne.n	80009e4 <__aeabi_dadd+0x228>
 80009e2:	e166      	b.n	8000cb2 <__aeabi_dadd+0x4f6>
 80009e4:	0017      	movs	r7, r2
 80009e6:	e7b2      	b.n	800094e <__aeabi_dadd+0x192>
 80009e8:	0010      	movs	r0, r2
 80009ea:	3b1f      	subs	r3, #31
 80009ec:	40d8      	lsrs	r0, r3
 80009ee:	2920      	cmp	r1, #32
 80009f0:	d003      	beq.n	80009fa <__aeabi_dadd+0x23e>
 80009f2:	2340      	movs	r3, #64	; 0x40
 80009f4:	1a5b      	subs	r3, r3, r1
 80009f6:	409a      	lsls	r2, r3
 80009f8:	4314      	orrs	r4, r2
 80009fa:	1e63      	subs	r3, r4, #1
 80009fc:	419c      	sbcs	r4, r3
 80009fe:	2300      	movs	r3, #0
 8000a00:	2600      	movs	r6, #0
 8000a02:	469a      	mov	sl, r3
 8000a04:	4304      	orrs	r4, r0
 8000a06:	0763      	lsls	r3, r4, #29
 8000a08:	d000      	beq.n	8000a0c <__aeabi_dadd+0x250>
 8000a0a:	e755      	b.n	80008b8 <__aeabi_dadd+0xfc>
 8000a0c:	4652      	mov	r2, sl
 8000a0e:	08e3      	lsrs	r3, r4, #3
 8000a10:	0752      	lsls	r2, r2, #29
 8000a12:	4313      	orrs	r3, r2
 8000a14:	4652      	mov	r2, sl
 8000a16:	0037      	movs	r7, r6
 8000a18:	08d1      	lsrs	r1, r2, #3
 8000a1a:	4a43      	ldr	r2, [pc, #268]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a1c:	4297      	cmp	r7, r2
 8000a1e:	d01f      	beq.n	8000a60 <__aeabi_dadd+0x2a4>
 8000a20:	0309      	lsls	r1, r1, #12
 8000a22:	057a      	lsls	r2, r7, #21
 8000a24:	0b0c      	lsrs	r4, r1, #12
 8000a26:	0d52      	lsrs	r2, r2, #21
 8000a28:	e764      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a2a:	4642      	mov	r2, r8
 8000a2c:	464c      	mov	r4, r9
 8000a2e:	4314      	orrs	r4, r2
 8000a30:	1e62      	subs	r2, r4, #1
 8000a32:	4194      	sbcs	r4, r2
 8000a34:	18e4      	adds	r4, r4, r3
 8000a36:	429c      	cmp	r4, r3
 8000a38:	4192      	sbcs	r2, r2
 8000a3a:	4252      	negs	r2, r2
 8000a3c:	4692      	mov	sl, r2
 8000a3e:	448a      	add	sl, r1
 8000a40:	4653      	mov	r3, sl
 8000a42:	021b      	lsls	r3, r3, #8
 8000a44:	d5df      	bpl.n	8000a06 <__aeabi_dadd+0x24a>
 8000a46:	4b38      	ldr	r3, [pc, #224]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a48:	3601      	adds	r6, #1
 8000a4a:	429e      	cmp	r6, r3
 8000a4c:	d000      	beq.n	8000a50 <__aeabi_dadd+0x294>
 8000a4e:	e0b3      	b.n	8000bb8 <__aeabi_dadd+0x3fc>
 8000a50:	0032      	movs	r2, r6
 8000a52:	2400      	movs	r4, #0
 8000a54:	2300      	movs	r3, #0
 8000a56:	e74d      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a58:	074a      	lsls	r2, r1, #29
 8000a5a:	08db      	lsrs	r3, r3, #3
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	08c9      	lsrs	r1, r1, #3
 8000a60:	001a      	movs	r2, r3
 8000a62:	430a      	orrs	r2, r1
 8000a64:	d100      	bne.n	8000a68 <__aeabi_dadd+0x2ac>
 8000a66:	e200      	b.n	8000e6a <__aeabi_dadd+0x6ae>
 8000a68:	2480      	movs	r4, #128	; 0x80
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	430c      	orrs	r4, r1
 8000a6e:	0324      	lsls	r4, r4, #12
 8000a70:	4a2d      	ldr	r2, [pc, #180]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a72:	0b24      	lsrs	r4, r4, #12
 8000a74:	e73e      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a76:	0020      	movs	r0, r4
 8000a78:	f001 fd6e 	bl	8002558 <__clzsi2>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	3318      	adds	r3, #24
 8000a80:	2b1f      	cmp	r3, #31
 8000a82:	dc00      	bgt.n	8000a86 <__aeabi_dadd+0x2ca>
 8000a84:	e6f7      	b.n	8000876 <__aeabi_dadd+0xba>
 8000a86:	0022      	movs	r2, r4
 8000a88:	3808      	subs	r0, #8
 8000a8a:	4082      	lsls	r2, r0
 8000a8c:	2400      	movs	r4, #0
 8000a8e:	42b3      	cmp	r3, r6
 8000a90:	db00      	blt.n	8000a94 <__aeabi_dadd+0x2d8>
 8000a92:	e6fc      	b.n	800088e <__aeabi_dadd+0xd2>
 8000a94:	1af6      	subs	r6, r6, r3
 8000a96:	4b25      	ldr	r3, [pc, #148]	; (8000b2c <__aeabi_dadd+0x370>)
 8000a98:	401a      	ands	r2, r3
 8000a9a:	4692      	mov	sl, r2
 8000a9c:	e70a      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000a9e:	2f00      	cmp	r7, #0
 8000aa0:	d02b      	beq.n	8000afa <__aeabi_dadd+0x33e>
 8000aa2:	1b97      	subs	r7, r2, r6
 8000aa4:	2e00      	cmp	r6, #0
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dadd+0x2ee>
 8000aa8:	e0b8      	b.n	8000c1c <__aeabi_dadd+0x460>
 8000aaa:	4c1f      	ldr	r4, [pc, #124]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000aac:	42a2      	cmp	r2, r4
 8000aae:	d100      	bne.n	8000ab2 <__aeabi_dadd+0x2f6>
 8000ab0:	e11c      	b.n	8000cec <__aeabi_dadd+0x530>
 8000ab2:	2480      	movs	r4, #128	; 0x80
 8000ab4:	0424      	lsls	r4, r4, #16
 8000ab6:	4321      	orrs	r1, r4
 8000ab8:	2f38      	cmp	r7, #56	; 0x38
 8000aba:	dd00      	ble.n	8000abe <__aeabi_dadd+0x302>
 8000abc:	e11e      	b.n	8000cfc <__aeabi_dadd+0x540>
 8000abe:	2f1f      	cmp	r7, #31
 8000ac0:	dd00      	ble.n	8000ac4 <__aeabi_dadd+0x308>
 8000ac2:	e19e      	b.n	8000e02 <__aeabi_dadd+0x646>
 8000ac4:	2620      	movs	r6, #32
 8000ac6:	000c      	movs	r4, r1
 8000ac8:	1bf6      	subs	r6, r6, r7
 8000aca:	0018      	movs	r0, r3
 8000acc:	40b3      	lsls	r3, r6
 8000ace:	40b4      	lsls	r4, r6
 8000ad0:	40f8      	lsrs	r0, r7
 8000ad2:	1e5e      	subs	r6, r3, #1
 8000ad4:	41b3      	sbcs	r3, r6
 8000ad6:	40f9      	lsrs	r1, r7
 8000ad8:	4304      	orrs	r4, r0
 8000ada:	431c      	orrs	r4, r3
 8000adc:	4489      	add	r9, r1
 8000ade:	4444      	add	r4, r8
 8000ae0:	4544      	cmp	r4, r8
 8000ae2:	419b      	sbcs	r3, r3
 8000ae4:	425b      	negs	r3, r3
 8000ae6:	444b      	add	r3, r9
 8000ae8:	469a      	mov	sl, r3
 8000aea:	0016      	movs	r6, r2
 8000aec:	e7a8      	b.n	8000a40 <__aeabi_dadd+0x284>
 8000aee:	4642      	mov	r2, r8
 8000af0:	464c      	mov	r4, r9
 8000af2:	4314      	orrs	r4, r2
 8000af4:	1e62      	subs	r2, r4, #1
 8000af6:	4194      	sbcs	r4, r2
 8000af8:	e6a6      	b.n	8000848 <__aeabi_dadd+0x8c>
 8000afa:	4c0d      	ldr	r4, [pc, #52]	; (8000b30 <__aeabi_dadd+0x374>)
 8000afc:	1c72      	adds	r2, r6, #1
 8000afe:	4222      	tst	r2, r4
 8000b00:	d000      	beq.n	8000b04 <__aeabi_dadd+0x348>
 8000b02:	e0a8      	b.n	8000c56 <__aeabi_dadd+0x49a>
 8000b04:	000a      	movs	r2, r1
 8000b06:	431a      	orrs	r2, r3
 8000b08:	2e00      	cmp	r6, #0
 8000b0a:	d000      	beq.n	8000b0e <__aeabi_dadd+0x352>
 8000b0c:	e10a      	b.n	8000d24 <__aeabi_dadd+0x568>
 8000b0e:	2a00      	cmp	r2, #0
 8000b10:	d100      	bne.n	8000b14 <__aeabi_dadd+0x358>
 8000b12:	e15e      	b.n	8000dd2 <__aeabi_dadd+0x616>
 8000b14:	464a      	mov	r2, r9
 8000b16:	4302      	orrs	r2, r0
 8000b18:	d000      	beq.n	8000b1c <__aeabi_dadd+0x360>
 8000b1a:	e161      	b.n	8000de0 <__aeabi_dadd+0x624>
 8000b1c:	074a      	lsls	r2, r1, #29
 8000b1e:	08db      	lsrs	r3, r3, #3
 8000b20:	4313      	orrs	r3, r2
 8000b22:	08c9      	lsrs	r1, r1, #3
 8000b24:	e77c      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	000007ff 	.word	0x000007ff
 8000b2c:	ff7fffff 	.word	0xff7fffff
 8000b30:	000007fe 	.word	0x000007fe
 8000b34:	4ccf      	ldr	r4, [pc, #828]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000b36:	42a2      	cmp	r2, r4
 8000b38:	d100      	bne.n	8000b3c <__aeabi_dadd+0x380>
 8000b3a:	e0ce      	b.n	8000cda <__aeabi_dadd+0x51e>
 8000b3c:	2480      	movs	r4, #128	; 0x80
 8000b3e:	0424      	lsls	r4, r4, #16
 8000b40:	4321      	orrs	r1, r4
 8000b42:	2f38      	cmp	r7, #56	; 0x38
 8000b44:	dc5b      	bgt.n	8000bfe <__aeabi_dadd+0x442>
 8000b46:	2f1f      	cmp	r7, #31
 8000b48:	dd00      	ble.n	8000b4c <__aeabi_dadd+0x390>
 8000b4a:	e0dc      	b.n	8000d06 <__aeabi_dadd+0x54a>
 8000b4c:	2520      	movs	r5, #32
 8000b4e:	000c      	movs	r4, r1
 8000b50:	1bed      	subs	r5, r5, r7
 8000b52:	001e      	movs	r6, r3
 8000b54:	40ab      	lsls	r3, r5
 8000b56:	40ac      	lsls	r4, r5
 8000b58:	40fe      	lsrs	r6, r7
 8000b5a:	1e5d      	subs	r5, r3, #1
 8000b5c:	41ab      	sbcs	r3, r5
 8000b5e:	4334      	orrs	r4, r6
 8000b60:	40f9      	lsrs	r1, r7
 8000b62:	431c      	orrs	r4, r3
 8000b64:	464b      	mov	r3, r9
 8000b66:	1a5b      	subs	r3, r3, r1
 8000b68:	4699      	mov	r9, r3
 8000b6a:	e04c      	b.n	8000c06 <__aeabi_dadd+0x44a>
 8000b6c:	464a      	mov	r2, r9
 8000b6e:	1a1c      	subs	r4, r3, r0
 8000b70:	1a88      	subs	r0, r1, r2
 8000b72:	42a3      	cmp	r3, r4
 8000b74:	4192      	sbcs	r2, r2
 8000b76:	4252      	negs	r2, r2
 8000b78:	4692      	mov	sl, r2
 8000b7a:	0002      	movs	r2, r0
 8000b7c:	4650      	mov	r0, sl
 8000b7e:	1a12      	subs	r2, r2, r0
 8000b80:	4692      	mov	sl, r2
 8000b82:	0212      	lsls	r2, r2, #8
 8000b84:	d478      	bmi.n	8000c78 <__aeabi_dadd+0x4bc>
 8000b86:	4653      	mov	r3, sl
 8000b88:	4323      	orrs	r3, r4
 8000b8a:	d000      	beq.n	8000b8e <__aeabi_dadd+0x3d2>
 8000b8c:	e66a      	b.n	8000864 <__aeabi_dadd+0xa8>
 8000b8e:	2100      	movs	r1, #0
 8000b90:	2500      	movs	r5, #0
 8000b92:	e745      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000b94:	074a      	lsls	r2, r1, #29
 8000b96:	08db      	lsrs	r3, r3, #3
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	08c9      	lsrs	r1, r1, #3
 8000b9c:	e73d      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000b9e:	181c      	adds	r4, r3, r0
 8000ba0:	429c      	cmp	r4, r3
 8000ba2:	419b      	sbcs	r3, r3
 8000ba4:	4449      	add	r1, r9
 8000ba6:	468a      	mov	sl, r1
 8000ba8:	425b      	negs	r3, r3
 8000baa:	449a      	add	sl, r3
 8000bac:	4653      	mov	r3, sl
 8000bae:	2601      	movs	r6, #1
 8000bb0:	021b      	lsls	r3, r3, #8
 8000bb2:	d400      	bmi.n	8000bb6 <__aeabi_dadd+0x3fa>
 8000bb4:	e727      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000bb6:	2602      	movs	r6, #2
 8000bb8:	4652      	mov	r2, sl
 8000bba:	4baf      	ldr	r3, [pc, #700]	; (8000e78 <__aeabi_dadd+0x6bc>)
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	401a      	ands	r2, r3
 8000bc0:	0013      	movs	r3, r2
 8000bc2:	4021      	ands	r1, r4
 8000bc4:	0862      	lsrs	r2, r4, #1
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	07dc      	lsls	r4, r3, #31
 8000bca:	085b      	lsrs	r3, r3, #1
 8000bcc:	469a      	mov	sl, r3
 8000bce:	4314      	orrs	r4, r2
 8000bd0:	e670      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000bd2:	003a      	movs	r2, r7
 8000bd4:	464c      	mov	r4, r9
 8000bd6:	3a20      	subs	r2, #32
 8000bd8:	40d4      	lsrs	r4, r2
 8000bda:	46a4      	mov	ip, r4
 8000bdc:	2f20      	cmp	r7, #32
 8000bde:	d007      	beq.n	8000bf0 <__aeabi_dadd+0x434>
 8000be0:	2240      	movs	r2, #64	; 0x40
 8000be2:	4648      	mov	r0, r9
 8000be4:	1bd2      	subs	r2, r2, r7
 8000be6:	4090      	lsls	r0, r2
 8000be8:	0002      	movs	r2, r0
 8000bea:	4640      	mov	r0, r8
 8000bec:	4310      	orrs	r0, r2
 8000bee:	4680      	mov	r8, r0
 8000bf0:	4640      	mov	r0, r8
 8000bf2:	1e42      	subs	r2, r0, #1
 8000bf4:	4190      	sbcs	r0, r2
 8000bf6:	4662      	mov	r2, ip
 8000bf8:	0004      	movs	r4, r0
 8000bfa:	4314      	orrs	r4, r2
 8000bfc:	e624      	b.n	8000848 <__aeabi_dadd+0x8c>
 8000bfe:	4319      	orrs	r1, r3
 8000c00:	000c      	movs	r4, r1
 8000c02:	1e63      	subs	r3, r4, #1
 8000c04:	419c      	sbcs	r4, r3
 8000c06:	4643      	mov	r3, r8
 8000c08:	1b1c      	subs	r4, r3, r4
 8000c0a:	45a0      	cmp	r8, r4
 8000c0c:	419b      	sbcs	r3, r3
 8000c0e:	4649      	mov	r1, r9
 8000c10:	425b      	negs	r3, r3
 8000c12:	1acb      	subs	r3, r1, r3
 8000c14:	469a      	mov	sl, r3
 8000c16:	4665      	mov	r5, ip
 8000c18:	0016      	movs	r6, r2
 8000c1a:	e61b      	b.n	8000854 <__aeabi_dadd+0x98>
 8000c1c:	000c      	movs	r4, r1
 8000c1e:	431c      	orrs	r4, r3
 8000c20:	d100      	bne.n	8000c24 <__aeabi_dadd+0x468>
 8000c22:	e0c7      	b.n	8000db4 <__aeabi_dadd+0x5f8>
 8000c24:	1e7c      	subs	r4, r7, #1
 8000c26:	2f01      	cmp	r7, #1
 8000c28:	d100      	bne.n	8000c2c <__aeabi_dadd+0x470>
 8000c2a:	e0f9      	b.n	8000e20 <__aeabi_dadd+0x664>
 8000c2c:	4e91      	ldr	r6, [pc, #580]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000c2e:	42b7      	cmp	r7, r6
 8000c30:	d05c      	beq.n	8000cec <__aeabi_dadd+0x530>
 8000c32:	0027      	movs	r7, r4
 8000c34:	e740      	b.n	8000ab8 <__aeabi_dadd+0x2fc>
 8000c36:	2220      	movs	r2, #32
 8000c38:	464c      	mov	r4, r9
 8000c3a:	4640      	mov	r0, r8
 8000c3c:	1bd2      	subs	r2, r2, r7
 8000c3e:	4094      	lsls	r4, r2
 8000c40:	40f8      	lsrs	r0, r7
 8000c42:	4304      	orrs	r4, r0
 8000c44:	4640      	mov	r0, r8
 8000c46:	4090      	lsls	r0, r2
 8000c48:	1e42      	subs	r2, r0, #1
 8000c4a:	4190      	sbcs	r0, r2
 8000c4c:	464a      	mov	r2, r9
 8000c4e:	40fa      	lsrs	r2, r7
 8000c50:	4304      	orrs	r4, r0
 8000c52:	1889      	adds	r1, r1, r2
 8000c54:	e6ee      	b.n	8000a34 <__aeabi_dadd+0x278>
 8000c56:	4c87      	ldr	r4, [pc, #540]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000c58:	42a2      	cmp	r2, r4
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x4a2>
 8000c5c:	e6f9      	b.n	8000a52 <__aeabi_dadd+0x296>
 8000c5e:	1818      	adds	r0, r3, r0
 8000c60:	4298      	cmp	r0, r3
 8000c62:	419b      	sbcs	r3, r3
 8000c64:	4449      	add	r1, r9
 8000c66:	425b      	negs	r3, r3
 8000c68:	18cb      	adds	r3, r1, r3
 8000c6a:	07dc      	lsls	r4, r3, #31
 8000c6c:	0840      	lsrs	r0, r0, #1
 8000c6e:	085b      	lsrs	r3, r3, #1
 8000c70:	469a      	mov	sl, r3
 8000c72:	0016      	movs	r6, r2
 8000c74:	4304      	orrs	r4, r0
 8000c76:	e6c6      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000c78:	4642      	mov	r2, r8
 8000c7a:	1ad4      	subs	r4, r2, r3
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	4180      	sbcs	r0, r0
 8000c80:	464b      	mov	r3, r9
 8000c82:	4240      	negs	r0, r0
 8000c84:	1a59      	subs	r1, r3, r1
 8000c86:	1a0b      	subs	r3, r1, r0
 8000c88:	469a      	mov	sl, r3
 8000c8a:	4665      	mov	r5, ip
 8000c8c:	e5ea      	b.n	8000864 <__aeabi_dadd+0xa8>
 8000c8e:	464b      	mov	r3, r9
 8000c90:	464a      	mov	r2, r9
 8000c92:	08c0      	lsrs	r0, r0, #3
 8000c94:	075b      	lsls	r3, r3, #29
 8000c96:	4665      	mov	r5, ip
 8000c98:	4303      	orrs	r3, r0
 8000c9a:	08d1      	lsrs	r1, r2, #3
 8000c9c:	e6bd      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000c9e:	2a00      	cmp	r2, #0
 8000ca0:	d000      	beq.n	8000ca4 <__aeabi_dadd+0x4e8>
 8000ca2:	e08e      	b.n	8000dc2 <__aeabi_dadd+0x606>
 8000ca4:	464b      	mov	r3, r9
 8000ca6:	4303      	orrs	r3, r0
 8000ca8:	d117      	bne.n	8000cda <__aeabi_dadd+0x51e>
 8000caa:	2180      	movs	r1, #128	; 0x80
 8000cac:	2500      	movs	r5, #0
 8000cae:	0309      	lsls	r1, r1, #12
 8000cb0:	e6da      	b.n	8000a68 <__aeabi_dadd+0x2ac>
 8000cb2:	074a      	lsls	r2, r1, #29
 8000cb4:	08db      	lsrs	r3, r3, #3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	08c9      	lsrs	r1, r1, #3
 8000cba:	e6d1      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cbc:	1a1c      	subs	r4, r3, r0
 8000cbe:	464a      	mov	r2, r9
 8000cc0:	42a3      	cmp	r3, r4
 8000cc2:	419b      	sbcs	r3, r3
 8000cc4:	1a89      	subs	r1, r1, r2
 8000cc6:	425b      	negs	r3, r3
 8000cc8:	1acb      	subs	r3, r1, r3
 8000cca:	469a      	mov	sl, r3
 8000ccc:	2601      	movs	r6, #1
 8000cce:	e5c1      	b.n	8000854 <__aeabi_dadd+0x98>
 8000cd0:	074a      	lsls	r2, r1, #29
 8000cd2:	08db      	lsrs	r3, r3, #3
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	08c9      	lsrs	r1, r1, #3
 8000cd8:	e69f      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000cda:	4643      	mov	r3, r8
 8000cdc:	08d8      	lsrs	r0, r3, #3
 8000cde:	464b      	mov	r3, r9
 8000ce0:	464a      	mov	r2, r9
 8000ce2:	075b      	lsls	r3, r3, #29
 8000ce4:	4665      	mov	r5, ip
 8000ce6:	4303      	orrs	r3, r0
 8000ce8:	08d1      	lsrs	r1, r2, #3
 8000cea:	e6b9      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cec:	4643      	mov	r3, r8
 8000cee:	08d8      	lsrs	r0, r3, #3
 8000cf0:	464b      	mov	r3, r9
 8000cf2:	464a      	mov	r2, r9
 8000cf4:	075b      	lsls	r3, r3, #29
 8000cf6:	4303      	orrs	r3, r0
 8000cf8:	08d1      	lsrs	r1, r2, #3
 8000cfa:	e6b1      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	000c      	movs	r4, r1
 8000d00:	1e63      	subs	r3, r4, #1
 8000d02:	419c      	sbcs	r4, r3
 8000d04:	e6eb      	b.n	8000ade <__aeabi_dadd+0x322>
 8000d06:	003c      	movs	r4, r7
 8000d08:	000d      	movs	r5, r1
 8000d0a:	3c20      	subs	r4, #32
 8000d0c:	40e5      	lsrs	r5, r4
 8000d0e:	2f20      	cmp	r7, #32
 8000d10:	d003      	beq.n	8000d1a <__aeabi_dadd+0x55e>
 8000d12:	2440      	movs	r4, #64	; 0x40
 8000d14:	1be4      	subs	r4, r4, r7
 8000d16:	40a1      	lsls	r1, r4
 8000d18:	430b      	orrs	r3, r1
 8000d1a:	001c      	movs	r4, r3
 8000d1c:	1e63      	subs	r3, r4, #1
 8000d1e:	419c      	sbcs	r4, r3
 8000d20:	432c      	orrs	r4, r5
 8000d22:	e770      	b.n	8000c06 <__aeabi_dadd+0x44a>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	d0e1      	beq.n	8000cec <__aeabi_dadd+0x530>
 8000d28:	464a      	mov	r2, r9
 8000d2a:	4302      	orrs	r2, r0
 8000d2c:	d0c1      	beq.n	8000cb2 <__aeabi_dadd+0x4f6>
 8000d2e:	074a      	lsls	r2, r1, #29
 8000d30:	08db      	lsrs	r3, r3, #3
 8000d32:	4313      	orrs	r3, r2
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	08c9      	lsrs	r1, r1, #3
 8000d38:	0312      	lsls	r2, r2, #12
 8000d3a:	4211      	tst	r1, r2
 8000d3c:	d008      	beq.n	8000d50 <__aeabi_dadd+0x594>
 8000d3e:	4648      	mov	r0, r9
 8000d40:	08c4      	lsrs	r4, r0, #3
 8000d42:	4214      	tst	r4, r2
 8000d44:	d104      	bne.n	8000d50 <__aeabi_dadd+0x594>
 8000d46:	4643      	mov	r3, r8
 8000d48:	0021      	movs	r1, r4
 8000d4a:	08db      	lsrs	r3, r3, #3
 8000d4c:	0742      	lsls	r2, r0, #29
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	0f5a      	lsrs	r2, r3, #29
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	0752      	lsls	r2, r2, #29
 8000d56:	08db      	lsrs	r3, r3, #3
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	e681      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000d5c:	464b      	mov	r3, r9
 8000d5e:	4303      	orrs	r3, r0
 8000d60:	d100      	bne.n	8000d64 <__aeabi_dadd+0x5a8>
 8000d62:	e714      	b.n	8000b8e <__aeabi_dadd+0x3d2>
 8000d64:	464b      	mov	r3, r9
 8000d66:	464a      	mov	r2, r9
 8000d68:	08c0      	lsrs	r0, r0, #3
 8000d6a:	075b      	lsls	r3, r3, #29
 8000d6c:	4665      	mov	r5, ip
 8000d6e:	4303      	orrs	r3, r0
 8000d70:	08d1      	lsrs	r1, r2, #3
 8000d72:	e655      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000d74:	1ac4      	subs	r4, r0, r3
 8000d76:	45a0      	cmp	r8, r4
 8000d78:	4180      	sbcs	r0, r0
 8000d7a:	464b      	mov	r3, r9
 8000d7c:	4240      	negs	r0, r0
 8000d7e:	1a59      	subs	r1, r3, r1
 8000d80:	1a0b      	subs	r3, r1, r0
 8000d82:	469a      	mov	sl, r3
 8000d84:	4665      	mov	r5, ip
 8000d86:	2601      	movs	r6, #1
 8000d88:	e564      	b.n	8000854 <__aeabi_dadd+0x98>
 8000d8a:	1a1c      	subs	r4, r3, r0
 8000d8c:	464a      	mov	r2, r9
 8000d8e:	42a3      	cmp	r3, r4
 8000d90:	4180      	sbcs	r0, r0
 8000d92:	1a8a      	subs	r2, r1, r2
 8000d94:	4240      	negs	r0, r0
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	4692      	mov	sl, r2
 8000d9a:	0212      	lsls	r2, r2, #8
 8000d9c:	d549      	bpl.n	8000e32 <__aeabi_dadd+0x676>
 8000d9e:	4642      	mov	r2, r8
 8000da0:	1ad4      	subs	r4, r2, r3
 8000da2:	45a0      	cmp	r8, r4
 8000da4:	4180      	sbcs	r0, r0
 8000da6:	464b      	mov	r3, r9
 8000da8:	4240      	negs	r0, r0
 8000daa:	1a59      	subs	r1, r3, r1
 8000dac:	1a0b      	subs	r3, r1, r0
 8000dae:	469a      	mov	sl, r3
 8000db0:	4665      	mov	r5, ip
 8000db2:	e57f      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000db4:	464b      	mov	r3, r9
 8000db6:	464a      	mov	r2, r9
 8000db8:	08c0      	lsrs	r0, r0, #3
 8000dba:	075b      	lsls	r3, r3, #29
 8000dbc:	4303      	orrs	r3, r0
 8000dbe:	08d1      	lsrs	r1, r2, #3
 8000dc0:	e62b      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000dc2:	464a      	mov	r2, r9
 8000dc4:	08db      	lsrs	r3, r3, #3
 8000dc6:	4302      	orrs	r2, r0
 8000dc8:	d138      	bne.n	8000e3c <__aeabi_dadd+0x680>
 8000dca:	074a      	lsls	r2, r1, #29
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	08c9      	lsrs	r1, r1, #3
 8000dd0:	e646      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	464a      	mov	r2, r9
 8000dd6:	08c0      	lsrs	r0, r0, #3
 8000dd8:	075b      	lsls	r3, r3, #29
 8000dda:	4303      	orrs	r3, r0
 8000ddc:	08d1      	lsrs	r1, r2, #3
 8000dde:	e61f      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000de0:	181c      	adds	r4, r3, r0
 8000de2:	429c      	cmp	r4, r3
 8000de4:	419b      	sbcs	r3, r3
 8000de6:	4449      	add	r1, r9
 8000de8:	468a      	mov	sl, r1
 8000dea:	425b      	negs	r3, r3
 8000dec:	449a      	add	sl, r3
 8000dee:	4653      	mov	r3, sl
 8000df0:	021b      	lsls	r3, r3, #8
 8000df2:	d400      	bmi.n	8000df6 <__aeabi_dadd+0x63a>
 8000df4:	e607      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000df6:	4652      	mov	r2, sl
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <__aeabi_dadd+0x6bc>)
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	4692      	mov	sl, r2
 8000e00:	e601      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000e02:	003c      	movs	r4, r7
 8000e04:	000e      	movs	r6, r1
 8000e06:	3c20      	subs	r4, #32
 8000e08:	40e6      	lsrs	r6, r4
 8000e0a:	2f20      	cmp	r7, #32
 8000e0c:	d003      	beq.n	8000e16 <__aeabi_dadd+0x65a>
 8000e0e:	2440      	movs	r4, #64	; 0x40
 8000e10:	1be4      	subs	r4, r4, r7
 8000e12:	40a1      	lsls	r1, r4
 8000e14:	430b      	orrs	r3, r1
 8000e16:	001c      	movs	r4, r3
 8000e18:	1e63      	subs	r3, r4, #1
 8000e1a:	419c      	sbcs	r4, r3
 8000e1c:	4334      	orrs	r4, r6
 8000e1e:	e65e      	b.n	8000ade <__aeabi_dadd+0x322>
 8000e20:	4443      	add	r3, r8
 8000e22:	4283      	cmp	r3, r0
 8000e24:	4180      	sbcs	r0, r0
 8000e26:	4449      	add	r1, r9
 8000e28:	468a      	mov	sl, r1
 8000e2a:	4240      	negs	r0, r0
 8000e2c:	001c      	movs	r4, r3
 8000e2e:	4482      	add	sl, r0
 8000e30:	e6bc      	b.n	8000bac <__aeabi_dadd+0x3f0>
 8000e32:	4653      	mov	r3, sl
 8000e34:	4323      	orrs	r3, r4
 8000e36:	d100      	bne.n	8000e3a <__aeabi_dadd+0x67e>
 8000e38:	e6a9      	b.n	8000b8e <__aeabi_dadd+0x3d2>
 8000e3a:	e5e4      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000e3c:	074a      	lsls	r2, r1, #29
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	2280      	movs	r2, #128	; 0x80
 8000e42:	08c9      	lsrs	r1, r1, #3
 8000e44:	0312      	lsls	r2, r2, #12
 8000e46:	4211      	tst	r1, r2
 8000e48:	d009      	beq.n	8000e5e <__aeabi_dadd+0x6a2>
 8000e4a:	4648      	mov	r0, r9
 8000e4c:	08c4      	lsrs	r4, r0, #3
 8000e4e:	4214      	tst	r4, r2
 8000e50:	d105      	bne.n	8000e5e <__aeabi_dadd+0x6a2>
 8000e52:	4643      	mov	r3, r8
 8000e54:	4665      	mov	r5, ip
 8000e56:	0021      	movs	r1, r4
 8000e58:	08db      	lsrs	r3, r3, #3
 8000e5a:	0742      	lsls	r2, r0, #29
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	0f5a      	lsrs	r2, r3, #29
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	08db      	lsrs	r3, r3, #3
 8000e64:	0752      	lsls	r2, r2, #29
 8000e66:	4313      	orrs	r3, r2
 8000e68:	e5fa      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	4a01      	ldr	r2, [pc, #4]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000e6e:	001c      	movs	r4, r3
 8000e70:	e540      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	000007ff 	.word	0x000007ff
 8000e78:	ff7fffff 	.word	0xff7fffff

08000e7c <__aeabi_ddiv>:
 8000e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7e:	4657      	mov	r7, sl
 8000e80:	464e      	mov	r6, r9
 8000e82:	4645      	mov	r5, r8
 8000e84:	46de      	mov	lr, fp
 8000e86:	b5e0      	push	{r5, r6, r7, lr}
 8000e88:	030c      	lsls	r4, r1, #12
 8000e8a:	001f      	movs	r7, r3
 8000e8c:	004b      	lsls	r3, r1, #1
 8000e8e:	4681      	mov	r9, r0
 8000e90:	4692      	mov	sl, r2
 8000e92:	0005      	movs	r5, r0
 8000e94:	b085      	sub	sp, #20
 8000e96:	0b24      	lsrs	r4, r4, #12
 8000e98:	0d5b      	lsrs	r3, r3, #21
 8000e9a:	0fce      	lsrs	r6, r1, #31
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_ddiv+0x26>
 8000ea0:	e152      	b.n	8001148 <__aeabi_ddiv+0x2cc>
 8000ea2:	4ad2      	ldr	r2, [pc, #840]	; (80011ec <__aeabi_ddiv+0x370>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_ddiv+0x2e>
 8000ea8:	e16e      	b.n	8001188 <__aeabi_ddiv+0x30c>
 8000eaa:	0f42      	lsrs	r2, r0, #29
 8000eac:	00e4      	lsls	r4, r4, #3
 8000eae:	4314      	orrs	r4, r2
 8000eb0:	2280      	movs	r2, #128	; 0x80
 8000eb2:	0412      	lsls	r2, r2, #16
 8000eb4:	4322      	orrs	r2, r4
 8000eb6:	4690      	mov	r8, r2
 8000eb8:	4acd      	ldr	r2, [pc, #820]	; (80011f0 <__aeabi_ddiv+0x374>)
 8000eba:	00c5      	lsls	r5, r0, #3
 8000ebc:	4693      	mov	fp, r2
 8000ebe:	449b      	add	fp, r3
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	4699      	mov	r9, r3
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	033c      	lsls	r4, r7, #12
 8000ec8:	007b      	lsls	r3, r7, #1
 8000eca:	4650      	mov	r0, sl
 8000ecc:	0b24      	lsrs	r4, r4, #12
 8000ece:	0d5b      	lsrs	r3, r3, #21
 8000ed0:	0fff      	lsrs	r7, r7, #31
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d100      	bne.n	8000ed8 <__aeabi_ddiv+0x5c>
 8000ed6:	e11a      	b.n	800110e <__aeabi_ddiv+0x292>
 8000ed8:	4ac4      	ldr	r2, [pc, #784]	; (80011ec <__aeabi_ddiv+0x370>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d100      	bne.n	8000ee0 <__aeabi_ddiv+0x64>
 8000ede:	e15e      	b.n	800119e <__aeabi_ddiv+0x322>
 8000ee0:	0f42      	lsrs	r2, r0, #29
 8000ee2:	00e4      	lsls	r4, r4, #3
 8000ee4:	4322      	orrs	r2, r4
 8000ee6:	2480      	movs	r4, #128	; 0x80
 8000ee8:	0424      	lsls	r4, r4, #16
 8000eea:	4314      	orrs	r4, r2
 8000eec:	4ac0      	ldr	r2, [pc, #768]	; (80011f0 <__aeabi_ddiv+0x374>)
 8000eee:	00c1      	lsls	r1, r0, #3
 8000ef0:	4694      	mov	ip, r2
 8000ef2:	465a      	mov	r2, fp
 8000ef4:	4463      	add	r3, ip
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	469b      	mov	fp, r3
 8000efa:	2000      	movs	r0, #0
 8000efc:	0033      	movs	r3, r6
 8000efe:	407b      	eors	r3, r7
 8000f00:	469a      	mov	sl, r3
 8000f02:	464b      	mov	r3, r9
 8000f04:	2b0f      	cmp	r3, #15
 8000f06:	d827      	bhi.n	8000f58 <__aeabi_ddiv+0xdc>
 8000f08:	4aba      	ldr	r2, [pc, #744]	; (80011f4 <__aeabi_ddiv+0x378>)
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	58d3      	ldr	r3, [r2, r3]
 8000f0e:	469f      	mov	pc, r3
 8000f10:	46b2      	mov	sl, r6
 8000f12:	9b00      	ldr	r3, [sp, #0]
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d016      	beq.n	8000f46 <__aeabi_ddiv+0xca>
 8000f18:	2b03      	cmp	r3, #3
 8000f1a:	d100      	bne.n	8000f1e <__aeabi_ddiv+0xa2>
 8000f1c:	e287      	b.n	800142e <__aeabi_ddiv+0x5b2>
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d000      	beq.n	8000f24 <__aeabi_ddiv+0xa8>
 8000f22:	e0d5      	b.n	80010d0 <__aeabi_ddiv+0x254>
 8000f24:	2300      	movs	r3, #0
 8000f26:	2200      	movs	r2, #0
 8000f28:	2500      	movs	r5, #0
 8000f2a:	051b      	lsls	r3, r3, #20
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	4652      	mov	r2, sl
 8000f30:	07d2      	lsls	r2, r2, #31
 8000f32:	4313      	orrs	r3, r2
 8000f34:	0028      	movs	r0, r5
 8000f36:	0019      	movs	r1, r3
 8000f38:	b005      	add	sp, #20
 8000f3a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f3c:	46bb      	mov	fp, r7
 8000f3e:	46b2      	mov	sl, r6
 8000f40:	46a9      	mov	r9, r5
 8000f42:	46a0      	mov	r8, r4
 8000f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f46:	2200      	movs	r2, #0
 8000f48:	2500      	movs	r5, #0
 8000f4a:	4ba8      	ldr	r3, [pc, #672]	; (80011ec <__aeabi_ddiv+0x370>)
 8000f4c:	e7ed      	b.n	8000f2a <__aeabi_ddiv+0xae>
 8000f4e:	46ba      	mov	sl, r7
 8000f50:	46a0      	mov	r8, r4
 8000f52:	000d      	movs	r5, r1
 8000f54:	9000      	str	r0, [sp, #0]
 8000f56:	e7dc      	b.n	8000f12 <__aeabi_ddiv+0x96>
 8000f58:	4544      	cmp	r4, r8
 8000f5a:	d200      	bcs.n	8000f5e <__aeabi_ddiv+0xe2>
 8000f5c:	e1c4      	b.n	80012e8 <__aeabi_ddiv+0x46c>
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_ddiv+0xe6>
 8000f60:	e1bf      	b.n	80012e2 <__aeabi_ddiv+0x466>
 8000f62:	2301      	movs	r3, #1
 8000f64:	425b      	negs	r3, r3
 8000f66:	469c      	mov	ip, r3
 8000f68:	002e      	movs	r6, r5
 8000f6a:	4640      	mov	r0, r8
 8000f6c:	2500      	movs	r5, #0
 8000f6e:	44e3      	add	fp, ip
 8000f70:	0223      	lsls	r3, r4, #8
 8000f72:	0e0c      	lsrs	r4, r1, #24
 8000f74:	431c      	orrs	r4, r3
 8000f76:	0c1b      	lsrs	r3, r3, #16
 8000f78:	4699      	mov	r9, r3
 8000f7a:	0423      	lsls	r3, r4, #16
 8000f7c:	020a      	lsls	r2, r1, #8
 8000f7e:	0c1f      	lsrs	r7, r3, #16
 8000f80:	4649      	mov	r1, r9
 8000f82:	9200      	str	r2, [sp, #0]
 8000f84:	9701      	str	r7, [sp, #4]
 8000f86:	f7ff f961 	bl	800024c <__aeabi_uidivmod>
 8000f8a:	0002      	movs	r2, r0
 8000f8c:	437a      	muls	r2, r7
 8000f8e:	040b      	lsls	r3, r1, #16
 8000f90:	0c31      	lsrs	r1, r6, #16
 8000f92:	4680      	mov	r8, r0
 8000f94:	4319      	orrs	r1, r3
 8000f96:	428a      	cmp	r2, r1
 8000f98:	d907      	bls.n	8000faa <__aeabi_ddiv+0x12e>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	425b      	negs	r3, r3
 8000f9e:	469c      	mov	ip, r3
 8000fa0:	1909      	adds	r1, r1, r4
 8000fa2:	44e0      	add	r8, ip
 8000fa4:	428c      	cmp	r4, r1
 8000fa6:	d800      	bhi.n	8000faa <__aeabi_ddiv+0x12e>
 8000fa8:	e201      	b.n	80013ae <__aeabi_ddiv+0x532>
 8000faa:	1a88      	subs	r0, r1, r2
 8000fac:	4649      	mov	r1, r9
 8000fae:	f7ff f94d 	bl	800024c <__aeabi_uidivmod>
 8000fb2:	9a01      	ldr	r2, [sp, #4]
 8000fb4:	0436      	lsls	r6, r6, #16
 8000fb6:	4342      	muls	r2, r0
 8000fb8:	0409      	lsls	r1, r1, #16
 8000fba:	0c36      	lsrs	r6, r6, #16
 8000fbc:	0003      	movs	r3, r0
 8000fbe:	430e      	orrs	r6, r1
 8000fc0:	42b2      	cmp	r2, r6
 8000fc2:	d904      	bls.n	8000fce <__aeabi_ddiv+0x152>
 8000fc4:	1936      	adds	r6, r6, r4
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	42b4      	cmp	r4, r6
 8000fca:	d800      	bhi.n	8000fce <__aeabi_ddiv+0x152>
 8000fcc:	e1e9      	b.n	80013a2 <__aeabi_ddiv+0x526>
 8000fce:	1ab0      	subs	r0, r6, r2
 8000fd0:	4642      	mov	r2, r8
 8000fd2:	9e00      	ldr	r6, [sp, #0]
 8000fd4:	0412      	lsls	r2, r2, #16
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	0c33      	lsrs	r3, r6, #16
 8000fda:	001f      	movs	r7, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	4690      	mov	r8, r2
 8000fe0:	9302      	str	r3, [sp, #8]
 8000fe2:	0413      	lsls	r3, r2, #16
 8000fe4:	0432      	lsls	r2, r6, #16
 8000fe6:	0c16      	lsrs	r6, r2, #16
 8000fe8:	0032      	movs	r2, r6
 8000fea:	0c1b      	lsrs	r3, r3, #16
 8000fec:	435a      	muls	r2, r3
 8000fee:	9603      	str	r6, [sp, #12]
 8000ff0:	437b      	muls	r3, r7
 8000ff2:	434e      	muls	r6, r1
 8000ff4:	4379      	muls	r1, r7
 8000ff6:	0c17      	lsrs	r7, r2, #16
 8000ff8:	46bc      	mov	ip, r7
 8000ffa:	199b      	adds	r3, r3, r6
 8000ffc:	4463      	add	r3, ip
 8000ffe:	429e      	cmp	r6, r3
 8001000:	d903      	bls.n	800100a <__aeabi_ddiv+0x18e>
 8001002:	2680      	movs	r6, #128	; 0x80
 8001004:	0276      	lsls	r6, r6, #9
 8001006:	46b4      	mov	ip, r6
 8001008:	4461      	add	r1, ip
 800100a:	0c1e      	lsrs	r6, r3, #16
 800100c:	1871      	adds	r1, r6, r1
 800100e:	0416      	lsls	r6, r2, #16
 8001010:	041b      	lsls	r3, r3, #16
 8001012:	0c36      	lsrs	r6, r6, #16
 8001014:	199e      	adds	r6, r3, r6
 8001016:	4288      	cmp	r0, r1
 8001018:	d302      	bcc.n	8001020 <__aeabi_ddiv+0x1a4>
 800101a:	d112      	bne.n	8001042 <__aeabi_ddiv+0x1c6>
 800101c:	42b5      	cmp	r5, r6
 800101e:	d210      	bcs.n	8001042 <__aeabi_ddiv+0x1c6>
 8001020:	4643      	mov	r3, r8
 8001022:	1e5a      	subs	r2, r3, #1
 8001024:	9b00      	ldr	r3, [sp, #0]
 8001026:	469c      	mov	ip, r3
 8001028:	4465      	add	r5, ip
 800102a:	001f      	movs	r7, r3
 800102c:	429d      	cmp	r5, r3
 800102e:	419b      	sbcs	r3, r3
 8001030:	425b      	negs	r3, r3
 8001032:	191b      	adds	r3, r3, r4
 8001034:	18c0      	adds	r0, r0, r3
 8001036:	4284      	cmp	r4, r0
 8001038:	d200      	bcs.n	800103c <__aeabi_ddiv+0x1c0>
 800103a:	e19e      	b.n	800137a <__aeabi_ddiv+0x4fe>
 800103c:	d100      	bne.n	8001040 <__aeabi_ddiv+0x1c4>
 800103e:	e199      	b.n	8001374 <__aeabi_ddiv+0x4f8>
 8001040:	4690      	mov	r8, r2
 8001042:	1bae      	subs	r6, r5, r6
 8001044:	42b5      	cmp	r5, r6
 8001046:	41ad      	sbcs	r5, r5
 8001048:	1a40      	subs	r0, r0, r1
 800104a:	426d      	negs	r5, r5
 800104c:	1b40      	subs	r0, r0, r5
 800104e:	4284      	cmp	r4, r0
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x1d8>
 8001052:	e1d2      	b.n	80013fa <__aeabi_ddiv+0x57e>
 8001054:	4649      	mov	r1, r9
 8001056:	f7ff f8f9 	bl	800024c <__aeabi_uidivmod>
 800105a:	9a01      	ldr	r2, [sp, #4]
 800105c:	040b      	lsls	r3, r1, #16
 800105e:	4342      	muls	r2, r0
 8001060:	0c31      	lsrs	r1, r6, #16
 8001062:	0005      	movs	r5, r0
 8001064:	4319      	orrs	r1, r3
 8001066:	428a      	cmp	r2, r1
 8001068:	d900      	bls.n	800106c <__aeabi_ddiv+0x1f0>
 800106a:	e16c      	b.n	8001346 <__aeabi_ddiv+0x4ca>
 800106c:	1a88      	subs	r0, r1, r2
 800106e:	4649      	mov	r1, r9
 8001070:	f7ff f8ec 	bl	800024c <__aeabi_uidivmod>
 8001074:	9a01      	ldr	r2, [sp, #4]
 8001076:	0436      	lsls	r6, r6, #16
 8001078:	4342      	muls	r2, r0
 800107a:	0409      	lsls	r1, r1, #16
 800107c:	0c36      	lsrs	r6, r6, #16
 800107e:	0003      	movs	r3, r0
 8001080:	430e      	orrs	r6, r1
 8001082:	42b2      	cmp	r2, r6
 8001084:	d900      	bls.n	8001088 <__aeabi_ddiv+0x20c>
 8001086:	e153      	b.n	8001330 <__aeabi_ddiv+0x4b4>
 8001088:	9803      	ldr	r0, [sp, #12]
 800108a:	1ab6      	subs	r6, r6, r2
 800108c:	0002      	movs	r2, r0
 800108e:	042d      	lsls	r5, r5, #16
 8001090:	431d      	orrs	r5, r3
 8001092:	9f02      	ldr	r7, [sp, #8]
 8001094:	042b      	lsls	r3, r5, #16
 8001096:	0c1b      	lsrs	r3, r3, #16
 8001098:	435a      	muls	r2, r3
 800109a:	437b      	muls	r3, r7
 800109c:	469c      	mov	ip, r3
 800109e:	0c29      	lsrs	r1, r5, #16
 80010a0:	4348      	muls	r0, r1
 80010a2:	0c13      	lsrs	r3, r2, #16
 80010a4:	4484      	add	ip, r0
 80010a6:	4463      	add	r3, ip
 80010a8:	4379      	muls	r1, r7
 80010aa:	4298      	cmp	r0, r3
 80010ac:	d903      	bls.n	80010b6 <__aeabi_ddiv+0x23a>
 80010ae:	2080      	movs	r0, #128	; 0x80
 80010b0:	0240      	lsls	r0, r0, #9
 80010b2:	4684      	mov	ip, r0
 80010b4:	4461      	add	r1, ip
 80010b6:	0c18      	lsrs	r0, r3, #16
 80010b8:	0412      	lsls	r2, r2, #16
 80010ba:	041b      	lsls	r3, r3, #16
 80010bc:	0c12      	lsrs	r2, r2, #16
 80010be:	1840      	adds	r0, r0, r1
 80010c0:	189b      	adds	r3, r3, r2
 80010c2:	4286      	cmp	r6, r0
 80010c4:	d200      	bcs.n	80010c8 <__aeabi_ddiv+0x24c>
 80010c6:	e100      	b.n	80012ca <__aeabi_ddiv+0x44e>
 80010c8:	d100      	bne.n	80010cc <__aeabi_ddiv+0x250>
 80010ca:	e0fb      	b.n	80012c4 <__aeabi_ddiv+0x448>
 80010cc:	2301      	movs	r3, #1
 80010ce:	431d      	orrs	r5, r3
 80010d0:	4b49      	ldr	r3, [pc, #292]	; (80011f8 <__aeabi_ddiv+0x37c>)
 80010d2:	445b      	add	r3, fp
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	dc00      	bgt.n	80010da <__aeabi_ddiv+0x25e>
 80010d8:	e0aa      	b.n	8001230 <__aeabi_ddiv+0x3b4>
 80010da:	076a      	lsls	r2, r5, #29
 80010dc:	d000      	beq.n	80010e0 <__aeabi_ddiv+0x264>
 80010de:	e13d      	b.n	800135c <__aeabi_ddiv+0x4e0>
 80010e0:	08e9      	lsrs	r1, r5, #3
 80010e2:	4642      	mov	r2, r8
 80010e4:	01d2      	lsls	r2, r2, #7
 80010e6:	d506      	bpl.n	80010f6 <__aeabi_ddiv+0x27a>
 80010e8:	4642      	mov	r2, r8
 80010ea:	4b44      	ldr	r3, [pc, #272]	; (80011fc <__aeabi_ddiv+0x380>)
 80010ec:	401a      	ands	r2, r3
 80010ee:	2380      	movs	r3, #128	; 0x80
 80010f0:	4690      	mov	r8, r2
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	445b      	add	r3, fp
 80010f6:	4a42      	ldr	r2, [pc, #264]	; (8001200 <__aeabi_ddiv+0x384>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	dd00      	ble.n	80010fe <__aeabi_ddiv+0x282>
 80010fc:	e723      	b.n	8000f46 <__aeabi_ddiv+0xca>
 80010fe:	4642      	mov	r2, r8
 8001100:	055b      	lsls	r3, r3, #21
 8001102:	0755      	lsls	r5, r2, #29
 8001104:	0252      	lsls	r2, r2, #9
 8001106:	430d      	orrs	r5, r1
 8001108:	0b12      	lsrs	r2, r2, #12
 800110a:	0d5b      	lsrs	r3, r3, #21
 800110c:	e70d      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800110e:	4651      	mov	r1, sl
 8001110:	4321      	orrs	r1, r4
 8001112:	d100      	bne.n	8001116 <__aeabi_ddiv+0x29a>
 8001114:	e07c      	b.n	8001210 <__aeabi_ddiv+0x394>
 8001116:	2c00      	cmp	r4, #0
 8001118:	d100      	bne.n	800111c <__aeabi_ddiv+0x2a0>
 800111a:	e0fb      	b.n	8001314 <__aeabi_ddiv+0x498>
 800111c:	0020      	movs	r0, r4
 800111e:	f001 fa1b 	bl	8002558 <__clzsi2>
 8001122:	0002      	movs	r2, r0
 8001124:	3a0b      	subs	r2, #11
 8001126:	231d      	movs	r3, #29
 8001128:	1a9b      	subs	r3, r3, r2
 800112a:	4652      	mov	r2, sl
 800112c:	0001      	movs	r1, r0
 800112e:	40da      	lsrs	r2, r3
 8001130:	4653      	mov	r3, sl
 8001132:	3908      	subs	r1, #8
 8001134:	408b      	lsls	r3, r1
 8001136:	408c      	lsls	r4, r1
 8001138:	0019      	movs	r1, r3
 800113a:	4314      	orrs	r4, r2
 800113c:	4b31      	ldr	r3, [pc, #196]	; (8001204 <__aeabi_ddiv+0x388>)
 800113e:	4458      	add	r0, fp
 8001140:	469b      	mov	fp, r3
 8001142:	4483      	add	fp, r0
 8001144:	2000      	movs	r0, #0
 8001146:	e6d9      	b.n	8000efc <__aeabi_ddiv+0x80>
 8001148:	0003      	movs	r3, r0
 800114a:	4323      	orrs	r3, r4
 800114c:	4698      	mov	r8, r3
 800114e:	d044      	beq.n	80011da <__aeabi_ddiv+0x35e>
 8001150:	2c00      	cmp	r4, #0
 8001152:	d100      	bne.n	8001156 <__aeabi_ddiv+0x2da>
 8001154:	e0cf      	b.n	80012f6 <__aeabi_ddiv+0x47a>
 8001156:	0020      	movs	r0, r4
 8001158:	f001 f9fe 	bl	8002558 <__clzsi2>
 800115c:	0001      	movs	r1, r0
 800115e:	0002      	movs	r2, r0
 8001160:	390b      	subs	r1, #11
 8001162:	231d      	movs	r3, #29
 8001164:	1a5b      	subs	r3, r3, r1
 8001166:	4649      	mov	r1, r9
 8001168:	0010      	movs	r0, r2
 800116a:	40d9      	lsrs	r1, r3
 800116c:	3808      	subs	r0, #8
 800116e:	4084      	lsls	r4, r0
 8001170:	000b      	movs	r3, r1
 8001172:	464d      	mov	r5, r9
 8001174:	4323      	orrs	r3, r4
 8001176:	4698      	mov	r8, r3
 8001178:	4085      	lsls	r5, r0
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <__aeabi_ddiv+0x38c>)
 800117c:	1a9b      	subs	r3, r3, r2
 800117e:	469b      	mov	fp, r3
 8001180:	2300      	movs	r3, #0
 8001182:	4699      	mov	r9, r3
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	e69e      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 8001188:	0002      	movs	r2, r0
 800118a:	4322      	orrs	r2, r4
 800118c:	4690      	mov	r8, r2
 800118e:	d11d      	bne.n	80011cc <__aeabi_ddiv+0x350>
 8001190:	2208      	movs	r2, #8
 8001192:	469b      	mov	fp, r3
 8001194:	2302      	movs	r3, #2
 8001196:	2500      	movs	r5, #0
 8001198:	4691      	mov	r9, r2
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	e693      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 800119e:	4651      	mov	r1, sl
 80011a0:	4321      	orrs	r1, r4
 80011a2:	d109      	bne.n	80011b8 <__aeabi_ddiv+0x33c>
 80011a4:	2302      	movs	r3, #2
 80011a6:	464a      	mov	r2, r9
 80011a8:	431a      	orrs	r2, r3
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <__aeabi_ddiv+0x390>)
 80011ac:	4691      	mov	r9, r2
 80011ae:	469c      	mov	ip, r3
 80011b0:	2400      	movs	r4, #0
 80011b2:	2002      	movs	r0, #2
 80011b4:	44e3      	add	fp, ip
 80011b6:	e6a1      	b.n	8000efc <__aeabi_ddiv+0x80>
 80011b8:	2303      	movs	r3, #3
 80011ba:	464a      	mov	r2, r9
 80011bc:	431a      	orrs	r2, r3
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <__aeabi_ddiv+0x390>)
 80011c0:	4691      	mov	r9, r2
 80011c2:	469c      	mov	ip, r3
 80011c4:	4651      	mov	r1, sl
 80011c6:	2003      	movs	r0, #3
 80011c8:	44e3      	add	fp, ip
 80011ca:	e697      	b.n	8000efc <__aeabi_ddiv+0x80>
 80011cc:	220c      	movs	r2, #12
 80011ce:	469b      	mov	fp, r3
 80011d0:	2303      	movs	r3, #3
 80011d2:	46a0      	mov	r8, r4
 80011d4:	4691      	mov	r9, r2
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	e675      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 80011da:	2304      	movs	r3, #4
 80011dc:	4699      	mov	r9, r3
 80011de:	2300      	movs	r3, #0
 80011e0:	469b      	mov	fp, r3
 80011e2:	3301      	adds	r3, #1
 80011e4:	2500      	movs	r5, #0
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	e66d      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	000007ff 	.word	0x000007ff
 80011f0:	fffffc01 	.word	0xfffffc01
 80011f4:	0800c8c8 	.word	0x0800c8c8
 80011f8:	000003ff 	.word	0x000003ff
 80011fc:	feffffff 	.word	0xfeffffff
 8001200:	000007fe 	.word	0x000007fe
 8001204:	000003f3 	.word	0x000003f3
 8001208:	fffffc0d 	.word	0xfffffc0d
 800120c:	fffff801 	.word	0xfffff801
 8001210:	464a      	mov	r2, r9
 8001212:	2301      	movs	r3, #1
 8001214:	431a      	orrs	r2, r3
 8001216:	4691      	mov	r9, r2
 8001218:	2400      	movs	r4, #0
 800121a:	2001      	movs	r0, #1
 800121c:	e66e      	b.n	8000efc <__aeabi_ddiv+0x80>
 800121e:	2300      	movs	r3, #0
 8001220:	2280      	movs	r2, #128	; 0x80
 8001222:	469a      	mov	sl, r3
 8001224:	2500      	movs	r5, #0
 8001226:	4b88      	ldr	r3, [pc, #544]	; (8001448 <__aeabi_ddiv+0x5cc>)
 8001228:	0312      	lsls	r2, r2, #12
 800122a:	e67e      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800122c:	2501      	movs	r5, #1
 800122e:	426d      	negs	r5, r5
 8001230:	2201      	movs	r2, #1
 8001232:	1ad2      	subs	r2, r2, r3
 8001234:	2a38      	cmp	r2, #56	; 0x38
 8001236:	dd00      	ble.n	800123a <__aeabi_ddiv+0x3be>
 8001238:	e674      	b.n	8000f24 <__aeabi_ddiv+0xa8>
 800123a:	2a1f      	cmp	r2, #31
 800123c:	dc00      	bgt.n	8001240 <__aeabi_ddiv+0x3c4>
 800123e:	e0bd      	b.n	80013bc <__aeabi_ddiv+0x540>
 8001240:	211f      	movs	r1, #31
 8001242:	4249      	negs	r1, r1
 8001244:	1acb      	subs	r3, r1, r3
 8001246:	4641      	mov	r1, r8
 8001248:	40d9      	lsrs	r1, r3
 800124a:	000b      	movs	r3, r1
 800124c:	2a20      	cmp	r2, #32
 800124e:	d004      	beq.n	800125a <__aeabi_ddiv+0x3de>
 8001250:	4641      	mov	r1, r8
 8001252:	4a7e      	ldr	r2, [pc, #504]	; (800144c <__aeabi_ddiv+0x5d0>)
 8001254:	445a      	add	r2, fp
 8001256:	4091      	lsls	r1, r2
 8001258:	430d      	orrs	r5, r1
 800125a:	0029      	movs	r1, r5
 800125c:	1e4a      	subs	r2, r1, #1
 800125e:	4191      	sbcs	r1, r2
 8001260:	4319      	orrs	r1, r3
 8001262:	2307      	movs	r3, #7
 8001264:	001d      	movs	r5, r3
 8001266:	2200      	movs	r2, #0
 8001268:	400d      	ands	r5, r1
 800126a:	420b      	tst	r3, r1
 800126c:	d100      	bne.n	8001270 <__aeabi_ddiv+0x3f4>
 800126e:	e0d0      	b.n	8001412 <__aeabi_ddiv+0x596>
 8001270:	220f      	movs	r2, #15
 8001272:	2300      	movs	r3, #0
 8001274:	400a      	ands	r2, r1
 8001276:	2a04      	cmp	r2, #4
 8001278:	d100      	bne.n	800127c <__aeabi_ddiv+0x400>
 800127a:	e0c7      	b.n	800140c <__aeabi_ddiv+0x590>
 800127c:	1d0a      	adds	r2, r1, #4
 800127e:	428a      	cmp	r2, r1
 8001280:	4189      	sbcs	r1, r1
 8001282:	4249      	negs	r1, r1
 8001284:	185b      	adds	r3, r3, r1
 8001286:	0011      	movs	r1, r2
 8001288:	021a      	lsls	r2, r3, #8
 800128a:	d400      	bmi.n	800128e <__aeabi_ddiv+0x412>
 800128c:	e0be      	b.n	800140c <__aeabi_ddiv+0x590>
 800128e:	2301      	movs	r3, #1
 8001290:	2200      	movs	r2, #0
 8001292:	2500      	movs	r5, #0
 8001294:	e649      	b.n	8000f2a <__aeabi_ddiv+0xae>
 8001296:	2280      	movs	r2, #128	; 0x80
 8001298:	4643      	mov	r3, r8
 800129a:	0312      	lsls	r2, r2, #12
 800129c:	4213      	tst	r3, r2
 800129e:	d008      	beq.n	80012b2 <__aeabi_ddiv+0x436>
 80012a0:	4214      	tst	r4, r2
 80012a2:	d106      	bne.n	80012b2 <__aeabi_ddiv+0x436>
 80012a4:	4322      	orrs	r2, r4
 80012a6:	0312      	lsls	r2, r2, #12
 80012a8:	46ba      	mov	sl, r7
 80012aa:	000d      	movs	r5, r1
 80012ac:	4b66      	ldr	r3, [pc, #408]	; (8001448 <__aeabi_ddiv+0x5cc>)
 80012ae:	0b12      	lsrs	r2, r2, #12
 80012b0:	e63b      	b.n	8000f2a <__aeabi_ddiv+0xae>
 80012b2:	2280      	movs	r2, #128	; 0x80
 80012b4:	4643      	mov	r3, r8
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	431a      	orrs	r2, r3
 80012ba:	0312      	lsls	r2, r2, #12
 80012bc:	46b2      	mov	sl, r6
 80012be:	4b62      	ldr	r3, [pc, #392]	; (8001448 <__aeabi_ddiv+0x5cc>)
 80012c0:	0b12      	lsrs	r2, r2, #12
 80012c2:	e632      	b.n	8000f2a <__aeabi_ddiv+0xae>
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d100      	bne.n	80012ca <__aeabi_ddiv+0x44e>
 80012c8:	e702      	b.n	80010d0 <__aeabi_ddiv+0x254>
 80012ca:	19a6      	adds	r6, r4, r6
 80012cc:	1e6a      	subs	r2, r5, #1
 80012ce:	42a6      	cmp	r6, r4
 80012d0:	d200      	bcs.n	80012d4 <__aeabi_ddiv+0x458>
 80012d2:	e089      	b.n	80013e8 <__aeabi_ddiv+0x56c>
 80012d4:	4286      	cmp	r6, r0
 80012d6:	d200      	bcs.n	80012da <__aeabi_ddiv+0x45e>
 80012d8:	e09f      	b.n	800141a <__aeabi_ddiv+0x59e>
 80012da:	d100      	bne.n	80012de <__aeabi_ddiv+0x462>
 80012dc:	e0af      	b.n	800143e <__aeabi_ddiv+0x5c2>
 80012de:	0015      	movs	r5, r2
 80012e0:	e6f4      	b.n	80010cc <__aeabi_ddiv+0x250>
 80012e2:	42a9      	cmp	r1, r5
 80012e4:	d900      	bls.n	80012e8 <__aeabi_ddiv+0x46c>
 80012e6:	e63c      	b.n	8000f62 <__aeabi_ddiv+0xe6>
 80012e8:	4643      	mov	r3, r8
 80012ea:	07de      	lsls	r6, r3, #31
 80012ec:	0858      	lsrs	r0, r3, #1
 80012ee:	086b      	lsrs	r3, r5, #1
 80012f0:	431e      	orrs	r6, r3
 80012f2:	07ed      	lsls	r5, r5, #31
 80012f4:	e63c      	b.n	8000f70 <__aeabi_ddiv+0xf4>
 80012f6:	f001 f92f 	bl	8002558 <__clzsi2>
 80012fa:	0001      	movs	r1, r0
 80012fc:	0002      	movs	r2, r0
 80012fe:	3115      	adds	r1, #21
 8001300:	3220      	adds	r2, #32
 8001302:	291c      	cmp	r1, #28
 8001304:	dc00      	bgt.n	8001308 <__aeabi_ddiv+0x48c>
 8001306:	e72c      	b.n	8001162 <__aeabi_ddiv+0x2e6>
 8001308:	464b      	mov	r3, r9
 800130a:	3808      	subs	r0, #8
 800130c:	4083      	lsls	r3, r0
 800130e:	2500      	movs	r5, #0
 8001310:	4698      	mov	r8, r3
 8001312:	e732      	b.n	800117a <__aeabi_ddiv+0x2fe>
 8001314:	f001 f920 	bl	8002558 <__clzsi2>
 8001318:	0003      	movs	r3, r0
 800131a:	001a      	movs	r2, r3
 800131c:	3215      	adds	r2, #21
 800131e:	3020      	adds	r0, #32
 8001320:	2a1c      	cmp	r2, #28
 8001322:	dc00      	bgt.n	8001326 <__aeabi_ddiv+0x4aa>
 8001324:	e6ff      	b.n	8001126 <__aeabi_ddiv+0x2aa>
 8001326:	4654      	mov	r4, sl
 8001328:	3b08      	subs	r3, #8
 800132a:	2100      	movs	r1, #0
 800132c:	409c      	lsls	r4, r3
 800132e:	e705      	b.n	800113c <__aeabi_ddiv+0x2c0>
 8001330:	1936      	adds	r6, r6, r4
 8001332:	3b01      	subs	r3, #1
 8001334:	42b4      	cmp	r4, r6
 8001336:	d900      	bls.n	800133a <__aeabi_ddiv+0x4be>
 8001338:	e6a6      	b.n	8001088 <__aeabi_ddiv+0x20c>
 800133a:	42b2      	cmp	r2, r6
 800133c:	d800      	bhi.n	8001340 <__aeabi_ddiv+0x4c4>
 800133e:	e6a3      	b.n	8001088 <__aeabi_ddiv+0x20c>
 8001340:	1e83      	subs	r3, r0, #2
 8001342:	1936      	adds	r6, r6, r4
 8001344:	e6a0      	b.n	8001088 <__aeabi_ddiv+0x20c>
 8001346:	1909      	adds	r1, r1, r4
 8001348:	3d01      	subs	r5, #1
 800134a:	428c      	cmp	r4, r1
 800134c:	d900      	bls.n	8001350 <__aeabi_ddiv+0x4d4>
 800134e:	e68d      	b.n	800106c <__aeabi_ddiv+0x1f0>
 8001350:	428a      	cmp	r2, r1
 8001352:	d800      	bhi.n	8001356 <__aeabi_ddiv+0x4da>
 8001354:	e68a      	b.n	800106c <__aeabi_ddiv+0x1f0>
 8001356:	1e85      	subs	r5, r0, #2
 8001358:	1909      	adds	r1, r1, r4
 800135a:	e687      	b.n	800106c <__aeabi_ddiv+0x1f0>
 800135c:	220f      	movs	r2, #15
 800135e:	402a      	ands	r2, r5
 8001360:	2a04      	cmp	r2, #4
 8001362:	d100      	bne.n	8001366 <__aeabi_ddiv+0x4ea>
 8001364:	e6bc      	b.n	80010e0 <__aeabi_ddiv+0x264>
 8001366:	1d29      	adds	r1, r5, #4
 8001368:	42a9      	cmp	r1, r5
 800136a:	41ad      	sbcs	r5, r5
 800136c:	426d      	negs	r5, r5
 800136e:	08c9      	lsrs	r1, r1, #3
 8001370:	44a8      	add	r8, r5
 8001372:	e6b6      	b.n	80010e2 <__aeabi_ddiv+0x266>
 8001374:	42af      	cmp	r7, r5
 8001376:	d900      	bls.n	800137a <__aeabi_ddiv+0x4fe>
 8001378:	e662      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 800137a:	4281      	cmp	r1, r0
 800137c:	d804      	bhi.n	8001388 <__aeabi_ddiv+0x50c>
 800137e:	d000      	beq.n	8001382 <__aeabi_ddiv+0x506>
 8001380:	e65e      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 8001382:	42ae      	cmp	r6, r5
 8001384:	d800      	bhi.n	8001388 <__aeabi_ddiv+0x50c>
 8001386:	e65b      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 8001388:	2302      	movs	r3, #2
 800138a:	425b      	negs	r3, r3
 800138c:	469c      	mov	ip, r3
 800138e:	9b00      	ldr	r3, [sp, #0]
 8001390:	44e0      	add	r8, ip
 8001392:	469c      	mov	ip, r3
 8001394:	4465      	add	r5, ip
 8001396:	429d      	cmp	r5, r3
 8001398:	419b      	sbcs	r3, r3
 800139a:	425b      	negs	r3, r3
 800139c:	191b      	adds	r3, r3, r4
 800139e:	18c0      	adds	r0, r0, r3
 80013a0:	e64f      	b.n	8001042 <__aeabi_ddiv+0x1c6>
 80013a2:	42b2      	cmp	r2, r6
 80013a4:	d800      	bhi.n	80013a8 <__aeabi_ddiv+0x52c>
 80013a6:	e612      	b.n	8000fce <__aeabi_ddiv+0x152>
 80013a8:	1e83      	subs	r3, r0, #2
 80013aa:	1936      	adds	r6, r6, r4
 80013ac:	e60f      	b.n	8000fce <__aeabi_ddiv+0x152>
 80013ae:	428a      	cmp	r2, r1
 80013b0:	d800      	bhi.n	80013b4 <__aeabi_ddiv+0x538>
 80013b2:	e5fa      	b.n	8000faa <__aeabi_ddiv+0x12e>
 80013b4:	1e83      	subs	r3, r0, #2
 80013b6:	4698      	mov	r8, r3
 80013b8:	1909      	adds	r1, r1, r4
 80013ba:	e5f6      	b.n	8000faa <__aeabi_ddiv+0x12e>
 80013bc:	4b24      	ldr	r3, [pc, #144]	; (8001450 <__aeabi_ddiv+0x5d4>)
 80013be:	0028      	movs	r0, r5
 80013c0:	445b      	add	r3, fp
 80013c2:	4641      	mov	r1, r8
 80013c4:	409d      	lsls	r5, r3
 80013c6:	4099      	lsls	r1, r3
 80013c8:	40d0      	lsrs	r0, r2
 80013ca:	1e6b      	subs	r3, r5, #1
 80013cc:	419d      	sbcs	r5, r3
 80013ce:	4643      	mov	r3, r8
 80013d0:	4301      	orrs	r1, r0
 80013d2:	4329      	orrs	r1, r5
 80013d4:	40d3      	lsrs	r3, r2
 80013d6:	074a      	lsls	r2, r1, #29
 80013d8:	d100      	bne.n	80013dc <__aeabi_ddiv+0x560>
 80013da:	e755      	b.n	8001288 <__aeabi_ddiv+0x40c>
 80013dc:	220f      	movs	r2, #15
 80013de:	400a      	ands	r2, r1
 80013e0:	2a04      	cmp	r2, #4
 80013e2:	d000      	beq.n	80013e6 <__aeabi_ddiv+0x56a>
 80013e4:	e74a      	b.n	800127c <__aeabi_ddiv+0x400>
 80013e6:	e74f      	b.n	8001288 <__aeabi_ddiv+0x40c>
 80013e8:	0015      	movs	r5, r2
 80013ea:	4286      	cmp	r6, r0
 80013ec:	d000      	beq.n	80013f0 <__aeabi_ddiv+0x574>
 80013ee:	e66d      	b.n	80010cc <__aeabi_ddiv+0x250>
 80013f0:	9a00      	ldr	r2, [sp, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d000      	beq.n	80013f8 <__aeabi_ddiv+0x57c>
 80013f6:	e669      	b.n	80010cc <__aeabi_ddiv+0x250>
 80013f8:	e66a      	b.n	80010d0 <__aeabi_ddiv+0x254>
 80013fa:	4b16      	ldr	r3, [pc, #88]	; (8001454 <__aeabi_ddiv+0x5d8>)
 80013fc:	445b      	add	r3, fp
 80013fe:	2b00      	cmp	r3, #0
 8001400:	dc00      	bgt.n	8001404 <__aeabi_ddiv+0x588>
 8001402:	e713      	b.n	800122c <__aeabi_ddiv+0x3b0>
 8001404:	2501      	movs	r5, #1
 8001406:	2100      	movs	r1, #0
 8001408:	44a8      	add	r8, r5
 800140a:	e66a      	b.n	80010e2 <__aeabi_ddiv+0x266>
 800140c:	075d      	lsls	r5, r3, #29
 800140e:	025b      	lsls	r3, r3, #9
 8001410:	0b1a      	lsrs	r2, r3, #12
 8001412:	08c9      	lsrs	r1, r1, #3
 8001414:	2300      	movs	r3, #0
 8001416:	430d      	orrs	r5, r1
 8001418:	e587      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800141a:	9900      	ldr	r1, [sp, #0]
 800141c:	3d02      	subs	r5, #2
 800141e:	004a      	lsls	r2, r1, #1
 8001420:	428a      	cmp	r2, r1
 8001422:	41bf      	sbcs	r7, r7
 8001424:	427f      	negs	r7, r7
 8001426:	193f      	adds	r7, r7, r4
 8001428:	19f6      	adds	r6, r6, r7
 800142a:	9200      	str	r2, [sp, #0]
 800142c:	e7dd      	b.n	80013ea <__aeabi_ddiv+0x56e>
 800142e:	2280      	movs	r2, #128	; 0x80
 8001430:	4643      	mov	r3, r8
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	431a      	orrs	r2, r3
 8001436:	0312      	lsls	r2, r2, #12
 8001438:	4b03      	ldr	r3, [pc, #12]	; (8001448 <__aeabi_ddiv+0x5cc>)
 800143a:	0b12      	lsrs	r2, r2, #12
 800143c:	e575      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800143e:	9900      	ldr	r1, [sp, #0]
 8001440:	4299      	cmp	r1, r3
 8001442:	d3ea      	bcc.n	800141a <__aeabi_ddiv+0x59e>
 8001444:	0015      	movs	r5, r2
 8001446:	e7d3      	b.n	80013f0 <__aeabi_ddiv+0x574>
 8001448:	000007ff 	.word	0x000007ff
 800144c:	0000043e 	.word	0x0000043e
 8001450:	0000041e 	.word	0x0000041e
 8001454:	000003ff 	.word	0x000003ff

08001458 <__eqdf2>:
 8001458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800145a:	464e      	mov	r6, r9
 800145c:	4645      	mov	r5, r8
 800145e:	46de      	mov	lr, fp
 8001460:	4657      	mov	r7, sl
 8001462:	4690      	mov	r8, r2
 8001464:	b5e0      	push	{r5, r6, r7, lr}
 8001466:	0017      	movs	r7, r2
 8001468:	031a      	lsls	r2, r3, #12
 800146a:	0b12      	lsrs	r2, r2, #12
 800146c:	0005      	movs	r5, r0
 800146e:	4684      	mov	ip, r0
 8001470:	4819      	ldr	r0, [pc, #100]	; (80014d8 <__eqdf2+0x80>)
 8001472:	030e      	lsls	r6, r1, #12
 8001474:	004c      	lsls	r4, r1, #1
 8001476:	4691      	mov	r9, r2
 8001478:	005a      	lsls	r2, r3, #1
 800147a:	0fdb      	lsrs	r3, r3, #31
 800147c:	469b      	mov	fp, r3
 800147e:	0b36      	lsrs	r6, r6, #12
 8001480:	0d64      	lsrs	r4, r4, #21
 8001482:	0fc9      	lsrs	r1, r1, #31
 8001484:	0d52      	lsrs	r2, r2, #21
 8001486:	4284      	cmp	r4, r0
 8001488:	d019      	beq.n	80014be <__eqdf2+0x66>
 800148a:	4282      	cmp	r2, r0
 800148c:	d010      	beq.n	80014b0 <__eqdf2+0x58>
 800148e:	2001      	movs	r0, #1
 8001490:	4294      	cmp	r4, r2
 8001492:	d10e      	bne.n	80014b2 <__eqdf2+0x5a>
 8001494:	454e      	cmp	r6, r9
 8001496:	d10c      	bne.n	80014b2 <__eqdf2+0x5a>
 8001498:	2001      	movs	r0, #1
 800149a:	45c4      	cmp	ip, r8
 800149c:	d109      	bne.n	80014b2 <__eqdf2+0x5a>
 800149e:	4559      	cmp	r1, fp
 80014a0:	d017      	beq.n	80014d2 <__eqdf2+0x7a>
 80014a2:	2c00      	cmp	r4, #0
 80014a4:	d105      	bne.n	80014b2 <__eqdf2+0x5a>
 80014a6:	0030      	movs	r0, r6
 80014a8:	4328      	orrs	r0, r5
 80014aa:	1e43      	subs	r3, r0, #1
 80014ac:	4198      	sbcs	r0, r3
 80014ae:	e000      	b.n	80014b2 <__eqdf2+0x5a>
 80014b0:	2001      	movs	r0, #1
 80014b2:	bcf0      	pop	{r4, r5, r6, r7}
 80014b4:	46bb      	mov	fp, r7
 80014b6:	46b2      	mov	sl, r6
 80014b8:	46a9      	mov	r9, r5
 80014ba:	46a0      	mov	r8, r4
 80014bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014be:	0033      	movs	r3, r6
 80014c0:	2001      	movs	r0, #1
 80014c2:	432b      	orrs	r3, r5
 80014c4:	d1f5      	bne.n	80014b2 <__eqdf2+0x5a>
 80014c6:	42a2      	cmp	r2, r4
 80014c8:	d1f3      	bne.n	80014b2 <__eqdf2+0x5a>
 80014ca:	464b      	mov	r3, r9
 80014cc:	433b      	orrs	r3, r7
 80014ce:	d1f0      	bne.n	80014b2 <__eqdf2+0x5a>
 80014d0:	e7e2      	b.n	8001498 <__eqdf2+0x40>
 80014d2:	2000      	movs	r0, #0
 80014d4:	e7ed      	b.n	80014b2 <__eqdf2+0x5a>
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	000007ff 	.word	0x000007ff

080014dc <__gedf2>:
 80014dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014de:	4647      	mov	r7, r8
 80014e0:	46ce      	mov	lr, r9
 80014e2:	0004      	movs	r4, r0
 80014e4:	0018      	movs	r0, r3
 80014e6:	0016      	movs	r6, r2
 80014e8:	031b      	lsls	r3, r3, #12
 80014ea:	0b1b      	lsrs	r3, r3, #12
 80014ec:	4d2d      	ldr	r5, [pc, #180]	; (80015a4 <__gedf2+0xc8>)
 80014ee:	004a      	lsls	r2, r1, #1
 80014f0:	4699      	mov	r9, r3
 80014f2:	b580      	push	{r7, lr}
 80014f4:	0043      	lsls	r3, r0, #1
 80014f6:	030f      	lsls	r7, r1, #12
 80014f8:	46a4      	mov	ip, r4
 80014fa:	46b0      	mov	r8, r6
 80014fc:	0b3f      	lsrs	r7, r7, #12
 80014fe:	0d52      	lsrs	r2, r2, #21
 8001500:	0fc9      	lsrs	r1, r1, #31
 8001502:	0d5b      	lsrs	r3, r3, #21
 8001504:	0fc0      	lsrs	r0, r0, #31
 8001506:	42aa      	cmp	r2, r5
 8001508:	d021      	beq.n	800154e <__gedf2+0x72>
 800150a:	42ab      	cmp	r3, r5
 800150c:	d013      	beq.n	8001536 <__gedf2+0x5a>
 800150e:	2a00      	cmp	r2, #0
 8001510:	d122      	bne.n	8001558 <__gedf2+0x7c>
 8001512:	433c      	orrs	r4, r7
 8001514:	2b00      	cmp	r3, #0
 8001516:	d102      	bne.n	800151e <__gedf2+0x42>
 8001518:	464d      	mov	r5, r9
 800151a:	432e      	orrs	r6, r5
 800151c:	d022      	beq.n	8001564 <__gedf2+0x88>
 800151e:	2c00      	cmp	r4, #0
 8001520:	d010      	beq.n	8001544 <__gedf2+0x68>
 8001522:	4281      	cmp	r1, r0
 8001524:	d022      	beq.n	800156c <__gedf2+0x90>
 8001526:	2002      	movs	r0, #2
 8001528:	3901      	subs	r1, #1
 800152a:	4008      	ands	r0, r1
 800152c:	3801      	subs	r0, #1
 800152e:	bcc0      	pop	{r6, r7}
 8001530:	46b9      	mov	r9, r7
 8001532:	46b0      	mov	r8, r6
 8001534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001536:	464d      	mov	r5, r9
 8001538:	432e      	orrs	r6, r5
 800153a:	d129      	bne.n	8001590 <__gedf2+0xb4>
 800153c:	2a00      	cmp	r2, #0
 800153e:	d1f0      	bne.n	8001522 <__gedf2+0x46>
 8001540:	433c      	orrs	r4, r7
 8001542:	d1ee      	bne.n	8001522 <__gedf2+0x46>
 8001544:	2800      	cmp	r0, #0
 8001546:	d1f2      	bne.n	800152e <__gedf2+0x52>
 8001548:	2001      	movs	r0, #1
 800154a:	4240      	negs	r0, r0
 800154c:	e7ef      	b.n	800152e <__gedf2+0x52>
 800154e:	003d      	movs	r5, r7
 8001550:	4325      	orrs	r5, r4
 8001552:	d11d      	bne.n	8001590 <__gedf2+0xb4>
 8001554:	4293      	cmp	r3, r2
 8001556:	d0ee      	beq.n	8001536 <__gedf2+0x5a>
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1e2      	bne.n	8001522 <__gedf2+0x46>
 800155c:	464c      	mov	r4, r9
 800155e:	4326      	orrs	r6, r4
 8001560:	d1df      	bne.n	8001522 <__gedf2+0x46>
 8001562:	e7e0      	b.n	8001526 <__gedf2+0x4a>
 8001564:	2000      	movs	r0, #0
 8001566:	2c00      	cmp	r4, #0
 8001568:	d0e1      	beq.n	800152e <__gedf2+0x52>
 800156a:	e7dc      	b.n	8001526 <__gedf2+0x4a>
 800156c:	429a      	cmp	r2, r3
 800156e:	dc0a      	bgt.n	8001586 <__gedf2+0xaa>
 8001570:	dbe8      	blt.n	8001544 <__gedf2+0x68>
 8001572:	454f      	cmp	r7, r9
 8001574:	d8d7      	bhi.n	8001526 <__gedf2+0x4a>
 8001576:	d00e      	beq.n	8001596 <__gedf2+0xba>
 8001578:	2000      	movs	r0, #0
 800157a:	454f      	cmp	r7, r9
 800157c:	d2d7      	bcs.n	800152e <__gedf2+0x52>
 800157e:	2900      	cmp	r1, #0
 8001580:	d0e2      	beq.n	8001548 <__gedf2+0x6c>
 8001582:	0008      	movs	r0, r1
 8001584:	e7d3      	b.n	800152e <__gedf2+0x52>
 8001586:	4243      	negs	r3, r0
 8001588:	4158      	adcs	r0, r3
 800158a:	0040      	lsls	r0, r0, #1
 800158c:	3801      	subs	r0, #1
 800158e:	e7ce      	b.n	800152e <__gedf2+0x52>
 8001590:	2002      	movs	r0, #2
 8001592:	4240      	negs	r0, r0
 8001594:	e7cb      	b.n	800152e <__gedf2+0x52>
 8001596:	45c4      	cmp	ip, r8
 8001598:	d8c5      	bhi.n	8001526 <__gedf2+0x4a>
 800159a:	2000      	movs	r0, #0
 800159c:	45c4      	cmp	ip, r8
 800159e:	d2c6      	bcs.n	800152e <__gedf2+0x52>
 80015a0:	e7ed      	b.n	800157e <__gedf2+0xa2>
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	000007ff 	.word	0x000007ff

080015a8 <__ledf2>:
 80015a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015aa:	4647      	mov	r7, r8
 80015ac:	46ce      	mov	lr, r9
 80015ae:	0004      	movs	r4, r0
 80015b0:	0018      	movs	r0, r3
 80015b2:	0016      	movs	r6, r2
 80015b4:	031b      	lsls	r3, r3, #12
 80015b6:	0b1b      	lsrs	r3, r3, #12
 80015b8:	4d2c      	ldr	r5, [pc, #176]	; (800166c <__ledf2+0xc4>)
 80015ba:	004a      	lsls	r2, r1, #1
 80015bc:	4699      	mov	r9, r3
 80015be:	b580      	push	{r7, lr}
 80015c0:	0043      	lsls	r3, r0, #1
 80015c2:	030f      	lsls	r7, r1, #12
 80015c4:	46a4      	mov	ip, r4
 80015c6:	46b0      	mov	r8, r6
 80015c8:	0b3f      	lsrs	r7, r7, #12
 80015ca:	0d52      	lsrs	r2, r2, #21
 80015cc:	0fc9      	lsrs	r1, r1, #31
 80015ce:	0d5b      	lsrs	r3, r3, #21
 80015d0:	0fc0      	lsrs	r0, r0, #31
 80015d2:	42aa      	cmp	r2, r5
 80015d4:	d00d      	beq.n	80015f2 <__ledf2+0x4a>
 80015d6:	42ab      	cmp	r3, r5
 80015d8:	d010      	beq.n	80015fc <__ledf2+0x54>
 80015da:	2a00      	cmp	r2, #0
 80015dc:	d127      	bne.n	800162e <__ledf2+0x86>
 80015de:	433c      	orrs	r4, r7
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d111      	bne.n	8001608 <__ledf2+0x60>
 80015e4:	464d      	mov	r5, r9
 80015e6:	432e      	orrs	r6, r5
 80015e8:	d10e      	bne.n	8001608 <__ledf2+0x60>
 80015ea:	2000      	movs	r0, #0
 80015ec:	2c00      	cmp	r4, #0
 80015ee:	d015      	beq.n	800161c <__ledf2+0x74>
 80015f0:	e00e      	b.n	8001610 <__ledf2+0x68>
 80015f2:	003d      	movs	r5, r7
 80015f4:	4325      	orrs	r5, r4
 80015f6:	d110      	bne.n	800161a <__ledf2+0x72>
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d118      	bne.n	800162e <__ledf2+0x86>
 80015fc:	464d      	mov	r5, r9
 80015fe:	432e      	orrs	r6, r5
 8001600:	d10b      	bne.n	800161a <__ledf2+0x72>
 8001602:	2a00      	cmp	r2, #0
 8001604:	d102      	bne.n	800160c <__ledf2+0x64>
 8001606:	433c      	orrs	r4, r7
 8001608:	2c00      	cmp	r4, #0
 800160a:	d00b      	beq.n	8001624 <__ledf2+0x7c>
 800160c:	4281      	cmp	r1, r0
 800160e:	d014      	beq.n	800163a <__ledf2+0x92>
 8001610:	2002      	movs	r0, #2
 8001612:	3901      	subs	r1, #1
 8001614:	4008      	ands	r0, r1
 8001616:	3801      	subs	r0, #1
 8001618:	e000      	b.n	800161c <__ledf2+0x74>
 800161a:	2002      	movs	r0, #2
 800161c:	bcc0      	pop	{r6, r7}
 800161e:	46b9      	mov	r9, r7
 8001620:	46b0      	mov	r8, r6
 8001622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001624:	2800      	cmp	r0, #0
 8001626:	d1f9      	bne.n	800161c <__ledf2+0x74>
 8001628:	2001      	movs	r0, #1
 800162a:	4240      	negs	r0, r0
 800162c:	e7f6      	b.n	800161c <__ledf2+0x74>
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1ec      	bne.n	800160c <__ledf2+0x64>
 8001632:	464c      	mov	r4, r9
 8001634:	4326      	orrs	r6, r4
 8001636:	d1e9      	bne.n	800160c <__ledf2+0x64>
 8001638:	e7ea      	b.n	8001610 <__ledf2+0x68>
 800163a:	429a      	cmp	r2, r3
 800163c:	dd04      	ble.n	8001648 <__ledf2+0xa0>
 800163e:	4243      	negs	r3, r0
 8001640:	4158      	adcs	r0, r3
 8001642:	0040      	lsls	r0, r0, #1
 8001644:	3801      	subs	r0, #1
 8001646:	e7e9      	b.n	800161c <__ledf2+0x74>
 8001648:	429a      	cmp	r2, r3
 800164a:	dbeb      	blt.n	8001624 <__ledf2+0x7c>
 800164c:	454f      	cmp	r7, r9
 800164e:	d8df      	bhi.n	8001610 <__ledf2+0x68>
 8001650:	d006      	beq.n	8001660 <__ledf2+0xb8>
 8001652:	2000      	movs	r0, #0
 8001654:	454f      	cmp	r7, r9
 8001656:	d2e1      	bcs.n	800161c <__ledf2+0x74>
 8001658:	2900      	cmp	r1, #0
 800165a:	d0e5      	beq.n	8001628 <__ledf2+0x80>
 800165c:	0008      	movs	r0, r1
 800165e:	e7dd      	b.n	800161c <__ledf2+0x74>
 8001660:	45c4      	cmp	ip, r8
 8001662:	d8d5      	bhi.n	8001610 <__ledf2+0x68>
 8001664:	2000      	movs	r0, #0
 8001666:	45c4      	cmp	ip, r8
 8001668:	d2d8      	bcs.n	800161c <__ledf2+0x74>
 800166a:	e7f5      	b.n	8001658 <__ledf2+0xb0>
 800166c:	000007ff 	.word	0x000007ff

08001670 <__aeabi_dmul>:
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	4645      	mov	r5, r8
 8001674:	46de      	mov	lr, fp
 8001676:	4657      	mov	r7, sl
 8001678:	464e      	mov	r6, r9
 800167a:	b5e0      	push	{r5, r6, r7, lr}
 800167c:	001f      	movs	r7, r3
 800167e:	030b      	lsls	r3, r1, #12
 8001680:	0b1b      	lsrs	r3, r3, #12
 8001682:	469b      	mov	fp, r3
 8001684:	004d      	lsls	r5, r1, #1
 8001686:	0fcb      	lsrs	r3, r1, #31
 8001688:	0004      	movs	r4, r0
 800168a:	4691      	mov	r9, r2
 800168c:	4698      	mov	r8, r3
 800168e:	b087      	sub	sp, #28
 8001690:	0d6d      	lsrs	r5, r5, #21
 8001692:	d100      	bne.n	8001696 <__aeabi_dmul+0x26>
 8001694:	e1cd      	b.n	8001a32 <__aeabi_dmul+0x3c2>
 8001696:	4bce      	ldr	r3, [pc, #824]	; (80019d0 <__aeabi_dmul+0x360>)
 8001698:	429d      	cmp	r5, r3
 800169a:	d100      	bne.n	800169e <__aeabi_dmul+0x2e>
 800169c:	e1e9      	b.n	8001a72 <__aeabi_dmul+0x402>
 800169e:	465a      	mov	r2, fp
 80016a0:	0f43      	lsrs	r3, r0, #29
 80016a2:	00d2      	lsls	r2, r2, #3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	2280      	movs	r2, #128	; 0x80
 80016a8:	0412      	lsls	r2, r2, #16
 80016aa:	431a      	orrs	r2, r3
 80016ac:	00c3      	lsls	r3, r0, #3
 80016ae:	469a      	mov	sl, r3
 80016b0:	4bc8      	ldr	r3, [pc, #800]	; (80019d4 <__aeabi_dmul+0x364>)
 80016b2:	4693      	mov	fp, r2
 80016b4:	469c      	mov	ip, r3
 80016b6:	2300      	movs	r3, #0
 80016b8:	2600      	movs	r6, #0
 80016ba:	4465      	add	r5, ip
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	033c      	lsls	r4, r7, #12
 80016c0:	007b      	lsls	r3, r7, #1
 80016c2:	4648      	mov	r0, r9
 80016c4:	0b24      	lsrs	r4, r4, #12
 80016c6:	0d5b      	lsrs	r3, r3, #21
 80016c8:	0fff      	lsrs	r7, r7, #31
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d100      	bne.n	80016d0 <__aeabi_dmul+0x60>
 80016ce:	e189      	b.n	80019e4 <__aeabi_dmul+0x374>
 80016d0:	4abf      	ldr	r2, [pc, #764]	; (80019d0 <__aeabi_dmul+0x360>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d019      	beq.n	800170a <__aeabi_dmul+0x9a>
 80016d6:	0f42      	lsrs	r2, r0, #29
 80016d8:	00e4      	lsls	r4, r4, #3
 80016da:	4322      	orrs	r2, r4
 80016dc:	2480      	movs	r4, #128	; 0x80
 80016de:	0424      	lsls	r4, r4, #16
 80016e0:	4314      	orrs	r4, r2
 80016e2:	4abc      	ldr	r2, [pc, #752]	; (80019d4 <__aeabi_dmul+0x364>)
 80016e4:	2100      	movs	r1, #0
 80016e6:	4694      	mov	ip, r2
 80016e8:	4642      	mov	r2, r8
 80016ea:	4463      	add	r3, ip
 80016ec:	195b      	adds	r3, r3, r5
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	9b01      	ldr	r3, [sp, #4]
 80016f2:	407a      	eors	r2, r7
 80016f4:	3301      	adds	r3, #1
 80016f6:	00c0      	lsls	r0, r0, #3
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	9302      	str	r3, [sp, #8]
 80016fc:	2e0a      	cmp	r6, #10
 80016fe:	dd1c      	ble.n	800173a <__aeabi_dmul+0xca>
 8001700:	003a      	movs	r2, r7
 8001702:	2e0b      	cmp	r6, #11
 8001704:	d05e      	beq.n	80017c4 <__aeabi_dmul+0x154>
 8001706:	4647      	mov	r7, r8
 8001708:	e056      	b.n	80017b8 <__aeabi_dmul+0x148>
 800170a:	4649      	mov	r1, r9
 800170c:	4bb0      	ldr	r3, [pc, #704]	; (80019d0 <__aeabi_dmul+0x360>)
 800170e:	4321      	orrs	r1, r4
 8001710:	18eb      	adds	r3, r5, r3
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	2900      	cmp	r1, #0
 8001716:	d12a      	bne.n	800176e <__aeabi_dmul+0xfe>
 8001718:	2080      	movs	r0, #128	; 0x80
 800171a:	2202      	movs	r2, #2
 800171c:	0100      	lsls	r0, r0, #4
 800171e:	002b      	movs	r3, r5
 8001720:	4684      	mov	ip, r0
 8001722:	4316      	orrs	r6, r2
 8001724:	4642      	mov	r2, r8
 8001726:	4463      	add	r3, ip
 8001728:	407a      	eors	r2, r7
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	9302      	str	r3, [sp, #8]
 800172e:	2e0a      	cmp	r6, #10
 8001730:	dd00      	ble.n	8001734 <__aeabi_dmul+0xc4>
 8001732:	e231      	b.n	8001b98 <__aeabi_dmul+0x528>
 8001734:	2000      	movs	r0, #0
 8001736:	2400      	movs	r4, #0
 8001738:	2102      	movs	r1, #2
 800173a:	2e02      	cmp	r6, #2
 800173c:	dc26      	bgt.n	800178c <__aeabi_dmul+0x11c>
 800173e:	3e01      	subs	r6, #1
 8001740:	2e01      	cmp	r6, #1
 8001742:	d852      	bhi.n	80017ea <__aeabi_dmul+0x17a>
 8001744:	2902      	cmp	r1, #2
 8001746:	d04c      	beq.n	80017e2 <__aeabi_dmul+0x172>
 8001748:	2901      	cmp	r1, #1
 800174a:	d000      	beq.n	800174e <__aeabi_dmul+0xde>
 800174c:	e118      	b.n	8001980 <__aeabi_dmul+0x310>
 800174e:	2300      	movs	r3, #0
 8001750:	2400      	movs	r4, #0
 8001752:	2500      	movs	r5, #0
 8001754:	051b      	lsls	r3, r3, #20
 8001756:	4323      	orrs	r3, r4
 8001758:	07d2      	lsls	r2, r2, #31
 800175a:	4313      	orrs	r3, r2
 800175c:	0028      	movs	r0, r5
 800175e:	0019      	movs	r1, r3
 8001760:	b007      	add	sp, #28
 8001762:	bcf0      	pop	{r4, r5, r6, r7}
 8001764:	46bb      	mov	fp, r7
 8001766:	46b2      	mov	sl, r6
 8001768:	46a9      	mov	r9, r5
 800176a:	46a0      	mov	r8, r4
 800176c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176e:	2180      	movs	r1, #128	; 0x80
 8001770:	2203      	movs	r2, #3
 8001772:	0109      	lsls	r1, r1, #4
 8001774:	002b      	movs	r3, r5
 8001776:	468c      	mov	ip, r1
 8001778:	4316      	orrs	r6, r2
 800177a:	4642      	mov	r2, r8
 800177c:	4463      	add	r3, ip
 800177e:	407a      	eors	r2, r7
 8001780:	b2d2      	uxtb	r2, r2
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2e0a      	cmp	r6, #10
 8001786:	dd00      	ble.n	800178a <__aeabi_dmul+0x11a>
 8001788:	e228      	b.n	8001bdc <__aeabi_dmul+0x56c>
 800178a:	2103      	movs	r1, #3
 800178c:	2501      	movs	r5, #1
 800178e:	40b5      	lsls	r5, r6
 8001790:	46ac      	mov	ip, r5
 8001792:	26a6      	movs	r6, #166	; 0xa6
 8001794:	4663      	mov	r3, ip
 8001796:	00f6      	lsls	r6, r6, #3
 8001798:	4035      	ands	r5, r6
 800179a:	4233      	tst	r3, r6
 800179c:	d10b      	bne.n	80017b6 <__aeabi_dmul+0x146>
 800179e:	2690      	movs	r6, #144	; 0x90
 80017a0:	00b6      	lsls	r6, r6, #2
 80017a2:	4233      	tst	r3, r6
 80017a4:	d118      	bne.n	80017d8 <__aeabi_dmul+0x168>
 80017a6:	3eb9      	subs	r6, #185	; 0xb9
 80017a8:	3eff      	subs	r6, #255	; 0xff
 80017aa:	421e      	tst	r6, r3
 80017ac:	d01d      	beq.n	80017ea <__aeabi_dmul+0x17a>
 80017ae:	46a3      	mov	fp, r4
 80017b0:	4682      	mov	sl, r0
 80017b2:	9100      	str	r1, [sp, #0]
 80017b4:	e000      	b.n	80017b8 <__aeabi_dmul+0x148>
 80017b6:	0017      	movs	r7, r2
 80017b8:	9900      	ldr	r1, [sp, #0]
 80017ba:	003a      	movs	r2, r7
 80017bc:	2902      	cmp	r1, #2
 80017be:	d010      	beq.n	80017e2 <__aeabi_dmul+0x172>
 80017c0:	465c      	mov	r4, fp
 80017c2:	4650      	mov	r0, sl
 80017c4:	2903      	cmp	r1, #3
 80017c6:	d1bf      	bne.n	8001748 <__aeabi_dmul+0xd8>
 80017c8:	2380      	movs	r3, #128	; 0x80
 80017ca:	031b      	lsls	r3, r3, #12
 80017cc:	431c      	orrs	r4, r3
 80017ce:	0324      	lsls	r4, r4, #12
 80017d0:	0005      	movs	r5, r0
 80017d2:	4b7f      	ldr	r3, [pc, #508]	; (80019d0 <__aeabi_dmul+0x360>)
 80017d4:	0b24      	lsrs	r4, r4, #12
 80017d6:	e7bd      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017d8:	2480      	movs	r4, #128	; 0x80
 80017da:	2200      	movs	r2, #0
 80017dc:	4b7c      	ldr	r3, [pc, #496]	; (80019d0 <__aeabi_dmul+0x360>)
 80017de:	0324      	lsls	r4, r4, #12
 80017e0:	e7b8      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017e2:	2400      	movs	r4, #0
 80017e4:	2500      	movs	r5, #0
 80017e6:	4b7a      	ldr	r3, [pc, #488]	; (80019d0 <__aeabi_dmul+0x360>)
 80017e8:	e7b4      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017ea:	4653      	mov	r3, sl
 80017ec:	041e      	lsls	r6, r3, #16
 80017ee:	0c36      	lsrs	r6, r6, #16
 80017f0:	0c1f      	lsrs	r7, r3, #16
 80017f2:	0033      	movs	r3, r6
 80017f4:	0c01      	lsrs	r1, r0, #16
 80017f6:	0400      	lsls	r0, r0, #16
 80017f8:	0c00      	lsrs	r0, r0, #16
 80017fa:	4343      	muls	r3, r0
 80017fc:	4698      	mov	r8, r3
 80017fe:	0003      	movs	r3, r0
 8001800:	437b      	muls	r3, r7
 8001802:	4699      	mov	r9, r3
 8001804:	0033      	movs	r3, r6
 8001806:	434b      	muls	r3, r1
 8001808:	469c      	mov	ip, r3
 800180a:	4643      	mov	r3, r8
 800180c:	000d      	movs	r5, r1
 800180e:	0c1b      	lsrs	r3, r3, #16
 8001810:	469a      	mov	sl, r3
 8001812:	437d      	muls	r5, r7
 8001814:	44cc      	add	ip, r9
 8001816:	44d4      	add	ip, sl
 8001818:	9500      	str	r5, [sp, #0]
 800181a:	45e1      	cmp	r9, ip
 800181c:	d904      	bls.n	8001828 <__aeabi_dmul+0x1b8>
 800181e:	2380      	movs	r3, #128	; 0x80
 8001820:	025b      	lsls	r3, r3, #9
 8001822:	4699      	mov	r9, r3
 8001824:	444d      	add	r5, r9
 8001826:	9500      	str	r5, [sp, #0]
 8001828:	4663      	mov	r3, ip
 800182a:	0c1b      	lsrs	r3, r3, #16
 800182c:	001d      	movs	r5, r3
 800182e:	4663      	mov	r3, ip
 8001830:	041b      	lsls	r3, r3, #16
 8001832:	469c      	mov	ip, r3
 8001834:	4643      	mov	r3, r8
 8001836:	041b      	lsls	r3, r3, #16
 8001838:	0c1b      	lsrs	r3, r3, #16
 800183a:	4698      	mov	r8, r3
 800183c:	4663      	mov	r3, ip
 800183e:	4443      	add	r3, r8
 8001840:	9303      	str	r3, [sp, #12]
 8001842:	0c23      	lsrs	r3, r4, #16
 8001844:	4698      	mov	r8, r3
 8001846:	0033      	movs	r3, r6
 8001848:	0424      	lsls	r4, r4, #16
 800184a:	0c24      	lsrs	r4, r4, #16
 800184c:	4363      	muls	r3, r4
 800184e:	469c      	mov	ip, r3
 8001850:	0023      	movs	r3, r4
 8001852:	437b      	muls	r3, r7
 8001854:	4699      	mov	r9, r3
 8001856:	4643      	mov	r3, r8
 8001858:	435e      	muls	r6, r3
 800185a:	435f      	muls	r7, r3
 800185c:	444e      	add	r6, r9
 800185e:	4663      	mov	r3, ip
 8001860:	46b2      	mov	sl, r6
 8001862:	0c1e      	lsrs	r6, r3, #16
 8001864:	4456      	add	r6, sl
 8001866:	45b1      	cmp	r9, r6
 8001868:	d903      	bls.n	8001872 <__aeabi_dmul+0x202>
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	025b      	lsls	r3, r3, #9
 800186e:	4699      	mov	r9, r3
 8001870:	444f      	add	r7, r9
 8001872:	0c33      	lsrs	r3, r6, #16
 8001874:	4699      	mov	r9, r3
 8001876:	003b      	movs	r3, r7
 8001878:	444b      	add	r3, r9
 800187a:	9305      	str	r3, [sp, #20]
 800187c:	4663      	mov	r3, ip
 800187e:	46ac      	mov	ip, r5
 8001880:	041f      	lsls	r7, r3, #16
 8001882:	0c3f      	lsrs	r7, r7, #16
 8001884:	0436      	lsls	r6, r6, #16
 8001886:	19f6      	adds	r6, r6, r7
 8001888:	44b4      	add	ip, r6
 800188a:	4663      	mov	r3, ip
 800188c:	9304      	str	r3, [sp, #16]
 800188e:	465b      	mov	r3, fp
 8001890:	0c1b      	lsrs	r3, r3, #16
 8001892:	469c      	mov	ip, r3
 8001894:	465b      	mov	r3, fp
 8001896:	041f      	lsls	r7, r3, #16
 8001898:	0c3f      	lsrs	r7, r7, #16
 800189a:	003b      	movs	r3, r7
 800189c:	4343      	muls	r3, r0
 800189e:	4699      	mov	r9, r3
 80018a0:	4663      	mov	r3, ip
 80018a2:	4343      	muls	r3, r0
 80018a4:	469a      	mov	sl, r3
 80018a6:	464b      	mov	r3, r9
 80018a8:	4660      	mov	r0, ip
 80018aa:	0c1b      	lsrs	r3, r3, #16
 80018ac:	469b      	mov	fp, r3
 80018ae:	4348      	muls	r0, r1
 80018b0:	4379      	muls	r1, r7
 80018b2:	4451      	add	r1, sl
 80018b4:	4459      	add	r1, fp
 80018b6:	458a      	cmp	sl, r1
 80018b8:	d903      	bls.n	80018c2 <__aeabi_dmul+0x252>
 80018ba:	2380      	movs	r3, #128	; 0x80
 80018bc:	025b      	lsls	r3, r3, #9
 80018be:	469a      	mov	sl, r3
 80018c0:	4450      	add	r0, sl
 80018c2:	0c0b      	lsrs	r3, r1, #16
 80018c4:	469a      	mov	sl, r3
 80018c6:	464b      	mov	r3, r9
 80018c8:	041b      	lsls	r3, r3, #16
 80018ca:	0c1b      	lsrs	r3, r3, #16
 80018cc:	4699      	mov	r9, r3
 80018ce:	003b      	movs	r3, r7
 80018d0:	4363      	muls	r3, r4
 80018d2:	0409      	lsls	r1, r1, #16
 80018d4:	4645      	mov	r5, r8
 80018d6:	4449      	add	r1, r9
 80018d8:	4699      	mov	r9, r3
 80018da:	4663      	mov	r3, ip
 80018dc:	435c      	muls	r4, r3
 80018de:	436b      	muls	r3, r5
 80018e0:	469c      	mov	ip, r3
 80018e2:	464b      	mov	r3, r9
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	4698      	mov	r8, r3
 80018e8:	436f      	muls	r7, r5
 80018ea:	193f      	adds	r7, r7, r4
 80018ec:	4447      	add	r7, r8
 80018ee:	4450      	add	r0, sl
 80018f0:	42bc      	cmp	r4, r7
 80018f2:	d903      	bls.n	80018fc <__aeabi_dmul+0x28c>
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	025b      	lsls	r3, r3, #9
 80018f8:	4698      	mov	r8, r3
 80018fa:	44c4      	add	ip, r8
 80018fc:	9b04      	ldr	r3, [sp, #16]
 80018fe:	9d00      	ldr	r5, [sp, #0]
 8001900:	4698      	mov	r8, r3
 8001902:	4445      	add	r5, r8
 8001904:	42b5      	cmp	r5, r6
 8001906:	41b6      	sbcs	r6, r6
 8001908:	4273      	negs	r3, r6
 800190a:	4698      	mov	r8, r3
 800190c:	464b      	mov	r3, r9
 800190e:	041e      	lsls	r6, r3, #16
 8001910:	9b05      	ldr	r3, [sp, #20]
 8001912:	043c      	lsls	r4, r7, #16
 8001914:	4699      	mov	r9, r3
 8001916:	0c36      	lsrs	r6, r6, #16
 8001918:	19a4      	adds	r4, r4, r6
 800191a:	444c      	add	r4, r9
 800191c:	46a1      	mov	r9, r4
 800191e:	4683      	mov	fp, r0
 8001920:	186e      	adds	r6, r5, r1
 8001922:	44c1      	add	r9, r8
 8001924:	428e      	cmp	r6, r1
 8001926:	4189      	sbcs	r1, r1
 8001928:	44cb      	add	fp, r9
 800192a:	465d      	mov	r5, fp
 800192c:	4249      	negs	r1, r1
 800192e:	186d      	adds	r5, r5, r1
 8001930:	429c      	cmp	r4, r3
 8001932:	41a4      	sbcs	r4, r4
 8001934:	45c1      	cmp	r9, r8
 8001936:	419b      	sbcs	r3, r3
 8001938:	4583      	cmp	fp, r0
 800193a:	4180      	sbcs	r0, r0
 800193c:	428d      	cmp	r5, r1
 800193e:	4189      	sbcs	r1, r1
 8001940:	425b      	negs	r3, r3
 8001942:	4264      	negs	r4, r4
 8001944:	431c      	orrs	r4, r3
 8001946:	4240      	negs	r0, r0
 8001948:	9b03      	ldr	r3, [sp, #12]
 800194a:	4249      	negs	r1, r1
 800194c:	4301      	orrs	r1, r0
 800194e:	0270      	lsls	r0, r6, #9
 8001950:	0c3f      	lsrs	r7, r7, #16
 8001952:	4318      	orrs	r0, r3
 8001954:	19e4      	adds	r4, r4, r7
 8001956:	1e47      	subs	r7, r0, #1
 8001958:	41b8      	sbcs	r0, r7
 800195a:	1864      	adds	r4, r4, r1
 800195c:	4464      	add	r4, ip
 800195e:	0df6      	lsrs	r6, r6, #23
 8001960:	0261      	lsls	r1, r4, #9
 8001962:	4330      	orrs	r0, r6
 8001964:	0dec      	lsrs	r4, r5, #23
 8001966:	026e      	lsls	r6, r5, #9
 8001968:	430c      	orrs	r4, r1
 800196a:	4330      	orrs	r0, r6
 800196c:	01c9      	lsls	r1, r1, #7
 800196e:	d400      	bmi.n	8001972 <__aeabi_dmul+0x302>
 8001970:	e0f1      	b.n	8001b56 <__aeabi_dmul+0x4e6>
 8001972:	2101      	movs	r1, #1
 8001974:	0843      	lsrs	r3, r0, #1
 8001976:	4001      	ands	r1, r0
 8001978:	430b      	orrs	r3, r1
 800197a:	07e0      	lsls	r0, r4, #31
 800197c:	4318      	orrs	r0, r3
 800197e:	0864      	lsrs	r4, r4, #1
 8001980:	4915      	ldr	r1, [pc, #84]	; (80019d8 <__aeabi_dmul+0x368>)
 8001982:	9b02      	ldr	r3, [sp, #8]
 8001984:	468c      	mov	ip, r1
 8001986:	4463      	add	r3, ip
 8001988:	2b00      	cmp	r3, #0
 800198a:	dc00      	bgt.n	800198e <__aeabi_dmul+0x31e>
 800198c:	e097      	b.n	8001abe <__aeabi_dmul+0x44e>
 800198e:	0741      	lsls	r1, r0, #29
 8001990:	d009      	beq.n	80019a6 <__aeabi_dmul+0x336>
 8001992:	210f      	movs	r1, #15
 8001994:	4001      	ands	r1, r0
 8001996:	2904      	cmp	r1, #4
 8001998:	d005      	beq.n	80019a6 <__aeabi_dmul+0x336>
 800199a:	1d01      	adds	r1, r0, #4
 800199c:	4281      	cmp	r1, r0
 800199e:	4180      	sbcs	r0, r0
 80019a0:	4240      	negs	r0, r0
 80019a2:	1824      	adds	r4, r4, r0
 80019a4:	0008      	movs	r0, r1
 80019a6:	01e1      	lsls	r1, r4, #7
 80019a8:	d506      	bpl.n	80019b8 <__aeabi_dmul+0x348>
 80019aa:	2180      	movs	r1, #128	; 0x80
 80019ac:	00c9      	lsls	r1, r1, #3
 80019ae:	468c      	mov	ip, r1
 80019b0:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <__aeabi_dmul+0x36c>)
 80019b2:	401c      	ands	r4, r3
 80019b4:	9b02      	ldr	r3, [sp, #8]
 80019b6:	4463      	add	r3, ip
 80019b8:	4909      	ldr	r1, [pc, #36]	; (80019e0 <__aeabi_dmul+0x370>)
 80019ba:	428b      	cmp	r3, r1
 80019bc:	dd00      	ble.n	80019c0 <__aeabi_dmul+0x350>
 80019be:	e710      	b.n	80017e2 <__aeabi_dmul+0x172>
 80019c0:	0761      	lsls	r1, r4, #29
 80019c2:	08c5      	lsrs	r5, r0, #3
 80019c4:	0264      	lsls	r4, r4, #9
 80019c6:	055b      	lsls	r3, r3, #21
 80019c8:	430d      	orrs	r5, r1
 80019ca:	0b24      	lsrs	r4, r4, #12
 80019cc:	0d5b      	lsrs	r3, r3, #21
 80019ce:	e6c1      	b.n	8001754 <__aeabi_dmul+0xe4>
 80019d0:	000007ff 	.word	0x000007ff
 80019d4:	fffffc01 	.word	0xfffffc01
 80019d8:	000003ff 	.word	0x000003ff
 80019dc:	feffffff 	.word	0xfeffffff
 80019e0:	000007fe 	.word	0x000007fe
 80019e4:	464b      	mov	r3, r9
 80019e6:	4323      	orrs	r3, r4
 80019e8:	d059      	beq.n	8001a9e <__aeabi_dmul+0x42e>
 80019ea:	2c00      	cmp	r4, #0
 80019ec:	d100      	bne.n	80019f0 <__aeabi_dmul+0x380>
 80019ee:	e0a3      	b.n	8001b38 <__aeabi_dmul+0x4c8>
 80019f0:	0020      	movs	r0, r4
 80019f2:	f000 fdb1 	bl	8002558 <__clzsi2>
 80019f6:	0001      	movs	r1, r0
 80019f8:	0003      	movs	r3, r0
 80019fa:	390b      	subs	r1, #11
 80019fc:	221d      	movs	r2, #29
 80019fe:	1a52      	subs	r2, r2, r1
 8001a00:	4649      	mov	r1, r9
 8001a02:	0018      	movs	r0, r3
 8001a04:	40d1      	lsrs	r1, r2
 8001a06:	464a      	mov	r2, r9
 8001a08:	3808      	subs	r0, #8
 8001a0a:	4082      	lsls	r2, r0
 8001a0c:	4084      	lsls	r4, r0
 8001a0e:	0010      	movs	r0, r2
 8001a10:	430c      	orrs	r4, r1
 8001a12:	4a74      	ldr	r2, [pc, #464]	; (8001be4 <__aeabi_dmul+0x574>)
 8001a14:	1aeb      	subs	r3, r5, r3
 8001a16:	4694      	mov	ip, r2
 8001a18:	4642      	mov	r2, r8
 8001a1a:	4463      	add	r3, ip
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	9b01      	ldr	r3, [sp, #4]
 8001a20:	407a      	eors	r2, r7
 8001a22:	3301      	adds	r3, #1
 8001a24:	2100      	movs	r1, #0
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	2e0a      	cmp	r6, #10
 8001a2c:	dd00      	ble.n	8001a30 <__aeabi_dmul+0x3c0>
 8001a2e:	e667      	b.n	8001700 <__aeabi_dmul+0x90>
 8001a30:	e683      	b.n	800173a <__aeabi_dmul+0xca>
 8001a32:	465b      	mov	r3, fp
 8001a34:	4303      	orrs	r3, r0
 8001a36:	469a      	mov	sl, r3
 8001a38:	d02a      	beq.n	8001a90 <__aeabi_dmul+0x420>
 8001a3a:	465b      	mov	r3, fp
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d06d      	beq.n	8001b1c <__aeabi_dmul+0x4ac>
 8001a40:	4658      	mov	r0, fp
 8001a42:	f000 fd89 	bl	8002558 <__clzsi2>
 8001a46:	0001      	movs	r1, r0
 8001a48:	0003      	movs	r3, r0
 8001a4a:	390b      	subs	r1, #11
 8001a4c:	221d      	movs	r2, #29
 8001a4e:	1a52      	subs	r2, r2, r1
 8001a50:	0021      	movs	r1, r4
 8001a52:	0018      	movs	r0, r3
 8001a54:	465d      	mov	r5, fp
 8001a56:	40d1      	lsrs	r1, r2
 8001a58:	3808      	subs	r0, #8
 8001a5a:	4085      	lsls	r5, r0
 8001a5c:	000a      	movs	r2, r1
 8001a5e:	4084      	lsls	r4, r0
 8001a60:	432a      	orrs	r2, r5
 8001a62:	4693      	mov	fp, r2
 8001a64:	46a2      	mov	sl, r4
 8001a66:	4d5f      	ldr	r5, [pc, #380]	; (8001be4 <__aeabi_dmul+0x574>)
 8001a68:	2600      	movs	r6, #0
 8001a6a:	1aed      	subs	r5, r5, r3
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	e625      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a72:	465b      	mov	r3, fp
 8001a74:	4303      	orrs	r3, r0
 8001a76:	469a      	mov	sl, r3
 8001a78:	d105      	bne.n	8001a86 <__aeabi_dmul+0x416>
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	469b      	mov	fp, r3
 8001a7e:	3302      	adds	r3, #2
 8001a80:	2608      	movs	r6, #8
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	e61b      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a86:	2303      	movs	r3, #3
 8001a88:	4682      	mov	sl, r0
 8001a8a:	260c      	movs	r6, #12
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	e616      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a90:	2300      	movs	r3, #0
 8001a92:	469b      	mov	fp, r3
 8001a94:	3301      	adds	r3, #1
 8001a96:	2604      	movs	r6, #4
 8001a98:	2500      	movs	r5, #0
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	e60f      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a9e:	4642      	mov	r2, r8
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	9501      	str	r5, [sp, #4]
 8001aa4:	431e      	orrs	r6, r3
 8001aa6:	9b01      	ldr	r3, [sp, #4]
 8001aa8:	407a      	eors	r2, r7
 8001aaa:	3301      	adds	r3, #1
 8001aac:	2400      	movs	r4, #0
 8001aae:	2000      	movs	r0, #0
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	2e0a      	cmp	r6, #10
 8001ab8:	dd00      	ble.n	8001abc <__aeabi_dmul+0x44c>
 8001aba:	e621      	b.n	8001700 <__aeabi_dmul+0x90>
 8001abc:	e63d      	b.n	800173a <__aeabi_dmul+0xca>
 8001abe:	2101      	movs	r1, #1
 8001ac0:	1ac9      	subs	r1, r1, r3
 8001ac2:	2938      	cmp	r1, #56	; 0x38
 8001ac4:	dd00      	ble.n	8001ac8 <__aeabi_dmul+0x458>
 8001ac6:	e642      	b.n	800174e <__aeabi_dmul+0xde>
 8001ac8:	291f      	cmp	r1, #31
 8001aca:	dd47      	ble.n	8001b5c <__aeabi_dmul+0x4ec>
 8001acc:	261f      	movs	r6, #31
 8001ace:	0025      	movs	r5, r4
 8001ad0:	4276      	negs	r6, r6
 8001ad2:	1af3      	subs	r3, r6, r3
 8001ad4:	40dd      	lsrs	r5, r3
 8001ad6:	002b      	movs	r3, r5
 8001ad8:	2920      	cmp	r1, #32
 8001ada:	d005      	beq.n	8001ae8 <__aeabi_dmul+0x478>
 8001adc:	4942      	ldr	r1, [pc, #264]	; (8001be8 <__aeabi_dmul+0x578>)
 8001ade:	9d02      	ldr	r5, [sp, #8]
 8001ae0:	468c      	mov	ip, r1
 8001ae2:	4465      	add	r5, ip
 8001ae4:	40ac      	lsls	r4, r5
 8001ae6:	4320      	orrs	r0, r4
 8001ae8:	1e41      	subs	r1, r0, #1
 8001aea:	4188      	sbcs	r0, r1
 8001aec:	4318      	orrs	r0, r3
 8001aee:	2307      	movs	r3, #7
 8001af0:	001d      	movs	r5, r3
 8001af2:	2400      	movs	r4, #0
 8001af4:	4005      	ands	r5, r0
 8001af6:	4203      	tst	r3, r0
 8001af8:	d04a      	beq.n	8001b90 <__aeabi_dmul+0x520>
 8001afa:	230f      	movs	r3, #15
 8001afc:	2400      	movs	r4, #0
 8001afe:	4003      	ands	r3, r0
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d042      	beq.n	8001b8a <__aeabi_dmul+0x51a>
 8001b04:	1d03      	adds	r3, r0, #4
 8001b06:	4283      	cmp	r3, r0
 8001b08:	4180      	sbcs	r0, r0
 8001b0a:	4240      	negs	r0, r0
 8001b0c:	1824      	adds	r4, r4, r0
 8001b0e:	0018      	movs	r0, r3
 8001b10:	0223      	lsls	r3, r4, #8
 8001b12:	d53a      	bpl.n	8001b8a <__aeabi_dmul+0x51a>
 8001b14:	2301      	movs	r3, #1
 8001b16:	2400      	movs	r4, #0
 8001b18:	2500      	movs	r5, #0
 8001b1a:	e61b      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001b1c:	f000 fd1c 	bl	8002558 <__clzsi2>
 8001b20:	0001      	movs	r1, r0
 8001b22:	0003      	movs	r3, r0
 8001b24:	3115      	adds	r1, #21
 8001b26:	3320      	adds	r3, #32
 8001b28:	291c      	cmp	r1, #28
 8001b2a:	dd8f      	ble.n	8001a4c <__aeabi_dmul+0x3dc>
 8001b2c:	3808      	subs	r0, #8
 8001b2e:	2200      	movs	r2, #0
 8001b30:	4084      	lsls	r4, r0
 8001b32:	4692      	mov	sl, r2
 8001b34:	46a3      	mov	fp, r4
 8001b36:	e796      	b.n	8001a66 <__aeabi_dmul+0x3f6>
 8001b38:	f000 fd0e 	bl	8002558 <__clzsi2>
 8001b3c:	0001      	movs	r1, r0
 8001b3e:	0003      	movs	r3, r0
 8001b40:	3115      	adds	r1, #21
 8001b42:	3320      	adds	r3, #32
 8001b44:	291c      	cmp	r1, #28
 8001b46:	dc00      	bgt.n	8001b4a <__aeabi_dmul+0x4da>
 8001b48:	e758      	b.n	80019fc <__aeabi_dmul+0x38c>
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	464c      	mov	r4, r9
 8001b4e:	3a08      	subs	r2, #8
 8001b50:	2000      	movs	r0, #0
 8001b52:	4094      	lsls	r4, r2
 8001b54:	e75d      	b.n	8001a12 <__aeabi_dmul+0x3a2>
 8001b56:	9b01      	ldr	r3, [sp, #4]
 8001b58:	9302      	str	r3, [sp, #8]
 8001b5a:	e711      	b.n	8001980 <__aeabi_dmul+0x310>
 8001b5c:	4b23      	ldr	r3, [pc, #140]	; (8001bec <__aeabi_dmul+0x57c>)
 8001b5e:	0026      	movs	r6, r4
 8001b60:	469c      	mov	ip, r3
 8001b62:	0003      	movs	r3, r0
 8001b64:	9d02      	ldr	r5, [sp, #8]
 8001b66:	40cb      	lsrs	r3, r1
 8001b68:	4465      	add	r5, ip
 8001b6a:	40ae      	lsls	r6, r5
 8001b6c:	431e      	orrs	r6, r3
 8001b6e:	0003      	movs	r3, r0
 8001b70:	40ab      	lsls	r3, r5
 8001b72:	1e58      	subs	r0, r3, #1
 8001b74:	4183      	sbcs	r3, r0
 8001b76:	0030      	movs	r0, r6
 8001b78:	4318      	orrs	r0, r3
 8001b7a:	40cc      	lsrs	r4, r1
 8001b7c:	0743      	lsls	r3, r0, #29
 8001b7e:	d0c7      	beq.n	8001b10 <__aeabi_dmul+0x4a0>
 8001b80:	230f      	movs	r3, #15
 8001b82:	4003      	ands	r3, r0
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d1bd      	bne.n	8001b04 <__aeabi_dmul+0x494>
 8001b88:	e7c2      	b.n	8001b10 <__aeabi_dmul+0x4a0>
 8001b8a:	0765      	lsls	r5, r4, #29
 8001b8c:	0264      	lsls	r4, r4, #9
 8001b8e:	0b24      	lsrs	r4, r4, #12
 8001b90:	08c0      	lsrs	r0, r0, #3
 8001b92:	2300      	movs	r3, #0
 8001b94:	4305      	orrs	r5, r0
 8001b96:	e5dd      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001b98:	2500      	movs	r5, #0
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	2e0f      	cmp	r6, #15
 8001b9e:	d10c      	bne.n	8001bba <__aeabi_dmul+0x54a>
 8001ba0:	2480      	movs	r4, #128	; 0x80
 8001ba2:	465b      	mov	r3, fp
 8001ba4:	0324      	lsls	r4, r4, #12
 8001ba6:	4223      	tst	r3, r4
 8001ba8:	d00e      	beq.n	8001bc8 <__aeabi_dmul+0x558>
 8001baa:	4221      	tst	r1, r4
 8001bac:	d10c      	bne.n	8001bc8 <__aeabi_dmul+0x558>
 8001bae:	430c      	orrs	r4, r1
 8001bb0:	0324      	lsls	r4, r4, #12
 8001bb2:	003a      	movs	r2, r7
 8001bb4:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <__aeabi_dmul+0x580>)
 8001bb6:	0b24      	lsrs	r4, r4, #12
 8001bb8:	e5cc      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001bba:	2e0b      	cmp	r6, #11
 8001bbc:	d000      	beq.n	8001bc0 <__aeabi_dmul+0x550>
 8001bbe:	e5a2      	b.n	8001706 <__aeabi_dmul+0x96>
 8001bc0:	468b      	mov	fp, r1
 8001bc2:	46aa      	mov	sl, r5
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	e5f7      	b.n	80017b8 <__aeabi_dmul+0x148>
 8001bc8:	2480      	movs	r4, #128	; 0x80
 8001bca:	465b      	mov	r3, fp
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	431c      	orrs	r4, r3
 8001bd0:	0324      	lsls	r4, r4, #12
 8001bd2:	4642      	mov	r2, r8
 8001bd4:	4655      	mov	r5, sl
 8001bd6:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <__aeabi_dmul+0x580>)
 8001bd8:	0b24      	lsrs	r4, r4, #12
 8001bda:	e5bb      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001bdc:	464d      	mov	r5, r9
 8001bde:	0021      	movs	r1, r4
 8001be0:	2303      	movs	r3, #3
 8001be2:	e7db      	b.n	8001b9c <__aeabi_dmul+0x52c>
 8001be4:	fffffc0d 	.word	0xfffffc0d
 8001be8:	0000043e 	.word	0x0000043e
 8001bec:	0000041e 	.word	0x0000041e
 8001bf0:	000007ff 	.word	0x000007ff

08001bf4 <__aeabi_dsub>:
 8001bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf6:	4657      	mov	r7, sl
 8001bf8:	464e      	mov	r6, r9
 8001bfa:	4645      	mov	r5, r8
 8001bfc:	46de      	mov	lr, fp
 8001bfe:	b5e0      	push	{r5, r6, r7, lr}
 8001c00:	000d      	movs	r5, r1
 8001c02:	0004      	movs	r4, r0
 8001c04:	0019      	movs	r1, r3
 8001c06:	0010      	movs	r0, r2
 8001c08:	032b      	lsls	r3, r5, #12
 8001c0a:	0a5b      	lsrs	r3, r3, #9
 8001c0c:	0f62      	lsrs	r2, r4, #29
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	00e3      	lsls	r3, r4, #3
 8001c12:	030c      	lsls	r4, r1, #12
 8001c14:	0a64      	lsrs	r4, r4, #9
 8001c16:	0f47      	lsrs	r7, r0, #29
 8001c18:	4327      	orrs	r7, r4
 8001c1a:	4cd0      	ldr	r4, [pc, #832]	; (8001f5c <__aeabi_dsub+0x368>)
 8001c1c:	006e      	lsls	r6, r5, #1
 8001c1e:	4691      	mov	r9, r2
 8001c20:	b083      	sub	sp, #12
 8001c22:	004a      	lsls	r2, r1, #1
 8001c24:	00c0      	lsls	r0, r0, #3
 8001c26:	4698      	mov	r8, r3
 8001c28:	46a2      	mov	sl, r4
 8001c2a:	0d76      	lsrs	r6, r6, #21
 8001c2c:	0fed      	lsrs	r5, r5, #31
 8001c2e:	0d52      	lsrs	r2, r2, #21
 8001c30:	0fc9      	lsrs	r1, r1, #31
 8001c32:	9001      	str	r0, [sp, #4]
 8001c34:	42a2      	cmp	r2, r4
 8001c36:	d100      	bne.n	8001c3a <__aeabi_dsub+0x46>
 8001c38:	e0b9      	b.n	8001dae <__aeabi_dsub+0x1ba>
 8001c3a:	2401      	movs	r4, #1
 8001c3c:	4061      	eors	r1, r4
 8001c3e:	468b      	mov	fp, r1
 8001c40:	428d      	cmp	r5, r1
 8001c42:	d100      	bne.n	8001c46 <__aeabi_dsub+0x52>
 8001c44:	e08d      	b.n	8001d62 <__aeabi_dsub+0x16e>
 8001c46:	1ab4      	subs	r4, r6, r2
 8001c48:	46a4      	mov	ip, r4
 8001c4a:	2c00      	cmp	r4, #0
 8001c4c:	dc00      	bgt.n	8001c50 <__aeabi_dsub+0x5c>
 8001c4e:	e0b7      	b.n	8001dc0 <__aeabi_dsub+0x1cc>
 8001c50:	2a00      	cmp	r2, #0
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x62>
 8001c54:	e0cb      	b.n	8001dee <__aeabi_dsub+0x1fa>
 8001c56:	4ac1      	ldr	r2, [pc, #772]	; (8001f5c <__aeabi_dsub+0x368>)
 8001c58:	4296      	cmp	r6, r2
 8001c5a:	d100      	bne.n	8001c5e <__aeabi_dsub+0x6a>
 8001c5c:	e186      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001c5e:	2280      	movs	r2, #128	; 0x80
 8001c60:	0412      	lsls	r2, r2, #16
 8001c62:	4317      	orrs	r7, r2
 8001c64:	4662      	mov	r2, ip
 8001c66:	2a38      	cmp	r2, #56	; 0x38
 8001c68:	dd00      	ble.n	8001c6c <__aeabi_dsub+0x78>
 8001c6a:	e1a4      	b.n	8001fb6 <__aeabi_dsub+0x3c2>
 8001c6c:	2a1f      	cmp	r2, #31
 8001c6e:	dd00      	ble.n	8001c72 <__aeabi_dsub+0x7e>
 8001c70:	e21d      	b.n	80020ae <__aeabi_dsub+0x4ba>
 8001c72:	4661      	mov	r1, ip
 8001c74:	2220      	movs	r2, #32
 8001c76:	003c      	movs	r4, r7
 8001c78:	1a52      	subs	r2, r2, r1
 8001c7a:	0001      	movs	r1, r0
 8001c7c:	4090      	lsls	r0, r2
 8001c7e:	4094      	lsls	r4, r2
 8001c80:	1e42      	subs	r2, r0, #1
 8001c82:	4190      	sbcs	r0, r2
 8001c84:	4662      	mov	r2, ip
 8001c86:	46a0      	mov	r8, r4
 8001c88:	4664      	mov	r4, ip
 8001c8a:	40d7      	lsrs	r7, r2
 8001c8c:	464a      	mov	r2, r9
 8001c8e:	40e1      	lsrs	r1, r4
 8001c90:	4644      	mov	r4, r8
 8001c92:	1bd2      	subs	r2, r2, r7
 8001c94:	4691      	mov	r9, r2
 8001c96:	430c      	orrs	r4, r1
 8001c98:	4304      	orrs	r4, r0
 8001c9a:	1b1c      	subs	r4, r3, r4
 8001c9c:	42a3      	cmp	r3, r4
 8001c9e:	4192      	sbcs	r2, r2
 8001ca0:	464b      	mov	r3, r9
 8001ca2:	4252      	negs	r2, r2
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	469a      	mov	sl, r3
 8001ca8:	4653      	mov	r3, sl
 8001caa:	021b      	lsls	r3, r3, #8
 8001cac:	d400      	bmi.n	8001cb0 <__aeabi_dsub+0xbc>
 8001cae:	e12b      	b.n	8001f08 <__aeabi_dsub+0x314>
 8001cb0:	4653      	mov	r3, sl
 8001cb2:	025a      	lsls	r2, r3, #9
 8001cb4:	0a53      	lsrs	r3, r2, #9
 8001cb6:	469a      	mov	sl, r3
 8001cb8:	4653      	mov	r3, sl
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0xcc>
 8001cbe:	e166      	b.n	8001f8e <__aeabi_dsub+0x39a>
 8001cc0:	4650      	mov	r0, sl
 8001cc2:	f000 fc49 	bl	8002558 <__clzsi2>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	3b08      	subs	r3, #8
 8001cca:	2220      	movs	r2, #32
 8001ccc:	0020      	movs	r0, r4
 8001cce:	1ad2      	subs	r2, r2, r3
 8001cd0:	4651      	mov	r1, sl
 8001cd2:	40d0      	lsrs	r0, r2
 8001cd4:	4099      	lsls	r1, r3
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	409c      	lsls	r4, r3
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	429e      	cmp	r6, r3
 8001cde:	dd00      	ble.n	8001ce2 <__aeabi_dsub+0xee>
 8001ce0:	e164      	b.n	8001fac <__aeabi_dsub+0x3b8>
 8001ce2:	1b9b      	subs	r3, r3, r6
 8001ce4:	1c59      	adds	r1, r3, #1
 8001ce6:	291f      	cmp	r1, #31
 8001ce8:	dd00      	ble.n	8001cec <__aeabi_dsub+0xf8>
 8001cea:	e0fe      	b.n	8001eea <__aeabi_dsub+0x2f6>
 8001cec:	2320      	movs	r3, #32
 8001cee:	0010      	movs	r0, r2
 8001cf0:	0026      	movs	r6, r4
 8001cf2:	1a5b      	subs	r3, r3, r1
 8001cf4:	409c      	lsls	r4, r3
 8001cf6:	4098      	lsls	r0, r3
 8001cf8:	40ce      	lsrs	r6, r1
 8001cfa:	40ca      	lsrs	r2, r1
 8001cfc:	1e63      	subs	r3, r4, #1
 8001cfe:	419c      	sbcs	r4, r3
 8001d00:	4330      	orrs	r0, r6
 8001d02:	4692      	mov	sl, r2
 8001d04:	2600      	movs	r6, #0
 8001d06:	4304      	orrs	r4, r0
 8001d08:	0763      	lsls	r3, r4, #29
 8001d0a:	d009      	beq.n	8001d20 <__aeabi_dsub+0x12c>
 8001d0c:	230f      	movs	r3, #15
 8001d0e:	4023      	ands	r3, r4
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d005      	beq.n	8001d20 <__aeabi_dsub+0x12c>
 8001d14:	1d23      	adds	r3, r4, #4
 8001d16:	42a3      	cmp	r3, r4
 8001d18:	41a4      	sbcs	r4, r4
 8001d1a:	4264      	negs	r4, r4
 8001d1c:	44a2      	add	sl, r4
 8001d1e:	001c      	movs	r4, r3
 8001d20:	4653      	mov	r3, sl
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	d400      	bmi.n	8001d28 <__aeabi_dsub+0x134>
 8001d26:	e0f2      	b.n	8001f0e <__aeabi_dsub+0x31a>
 8001d28:	4b8c      	ldr	r3, [pc, #560]	; (8001f5c <__aeabi_dsub+0x368>)
 8001d2a:	3601      	adds	r6, #1
 8001d2c:	429e      	cmp	r6, r3
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dsub+0x13e>
 8001d30:	e10f      	b.n	8001f52 <__aeabi_dsub+0x35e>
 8001d32:	4653      	mov	r3, sl
 8001d34:	498a      	ldr	r1, [pc, #552]	; (8001f60 <__aeabi_dsub+0x36c>)
 8001d36:	08e4      	lsrs	r4, r4, #3
 8001d38:	400b      	ands	r3, r1
 8001d3a:	0019      	movs	r1, r3
 8001d3c:	075b      	lsls	r3, r3, #29
 8001d3e:	4323      	orrs	r3, r4
 8001d40:	0572      	lsls	r2, r6, #21
 8001d42:	024c      	lsls	r4, r1, #9
 8001d44:	0b24      	lsrs	r4, r4, #12
 8001d46:	0d52      	lsrs	r2, r2, #21
 8001d48:	0512      	lsls	r2, r2, #20
 8001d4a:	4322      	orrs	r2, r4
 8001d4c:	07ed      	lsls	r5, r5, #31
 8001d4e:	432a      	orrs	r2, r5
 8001d50:	0018      	movs	r0, r3
 8001d52:	0011      	movs	r1, r2
 8001d54:	b003      	add	sp, #12
 8001d56:	bcf0      	pop	{r4, r5, r6, r7}
 8001d58:	46bb      	mov	fp, r7
 8001d5a:	46b2      	mov	sl, r6
 8001d5c:	46a9      	mov	r9, r5
 8001d5e:	46a0      	mov	r8, r4
 8001d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d62:	1ab4      	subs	r4, r6, r2
 8001d64:	46a4      	mov	ip, r4
 8001d66:	2c00      	cmp	r4, #0
 8001d68:	dd59      	ble.n	8001e1e <__aeabi_dsub+0x22a>
 8001d6a:	2a00      	cmp	r2, #0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dsub+0x17c>
 8001d6e:	e0b0      	b.n	8001ed2 <__aeabi_dsub+0x2de>
 8001d70:	4556      	cmp	r6, sl
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x182>
 8001d74:	e0fa      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001d76:	2280      	movs	r2, #128	; 0x80
 8001d78:	0412      	lsls	r2, r2, #16
 8001d7a:	4317      	orrs	r7, r2
 8001d7c:	4662      	mov	r2, ip
 8001d7e:	2a38      	cmp	r2, #56	; 0x38
 8001d80:	dd00      	ble.n	8001d84 <__aeabi_dsub+0x190>
 8001d82:	e0d4      	b.n	8001f2e <__aeabi_dsub+0x33a>
 8001d84:	2a1f      	cmp	r2, #31
 8001d86:	dc00      	bgt.n	8001d8a <__aeabi_dsub+0x196>
 8001d88:	e1c0      	b.n	800210c <__aeabi_dsub+0x518>
 8001d8a:	0039      	movs	r1, r7
 8001d8c:	3a20      	subs	r2, #32
 8001d8e:	40d1      	lsrs	r1, r2
 8001d90:	4662      	mov	r2, ip
 8001d92:	2a20      	cmp	r2, #32
 8001d94:	d006      	beq.n	8001da4 <__aeabi_dsub+0x1b0>
 8001d96:	4664      	mov	r4, ip
 8001d98:	2240      	movs	r2, #64	; 0x40
 8001d9a:	1b12      	subs	r2, r2, r4
 8001d9c:	003c      	movs	r4, r7
 8001d9e:	4094      	lsls	r4, r2
 8001da0:	4304      	orrs	r4, r0
 8001da2:	9401      	str	r4, [sp, #4]
 8001da4:	9c01      	ldr	r4, [sp, #4]
 8001da6:	1e62      	subs	r2, r4, #1
 8001da8:	4194      	sbcs	r4, r2
 8001daa:	430c      	orrs	r4, r1
 8001dac:	e0c3      	b.n	8001f36 <__aeabi_dsub+0x342>
 8001dae:	003c      	movs	r4, r7
 8001db0:	4304      	orrs	r4, r0
 8001db2:	d02b      	beq.n	8001e0c <__aeabi_dsub+0x218>
 8001db4:	468b      	mov	fp, r1
 8001db6:	428d      	cmp	r5, r1
 8001db8:	d02e      	beq.n	8001e18 <__aeabi_dsub+0x224>
 8001dba:	4c6a      	ldr	r4, [pc, #424]	; (8001f64 <__aeabi_dsub+0x370>)
 8001dbc:	46a4      	mov	ip, r4
 8001dbe:	44b4      	add	ip, r6
 8001dc0:	4664      	mov	r4, ip
 8001dc2:	2c00      	cmp	r4, #0
 8001dc4:	d05f      	beq.n	8001e86 <__aeabi_dsub+0x292>
 8001dc6:	1b94      	subs	r4, r2, r6
 8001dc8:	46a4      	mov	ip, r4
 8001dca:	2e00      	cmp	r6, #0
 8001dcc:	d000      	beq.n	8001dd0 <__aeabi_dsub+0x1dc>
 8001dce:	e120      	b.n	8002012 <__aeabi_dsub+0x41e>
 8001dd0:	464c      	mov	r4, r9
 8001dd2:	431c      	orrs	r4, r3
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x1e4>
 8001dd6:	e1c7      	b.n	8002168 <__aeabi_dsub+0x574>
 8001dd8:	4661      	mov	r1, ip
 8001dda:	1e4c      	subs	r4, r1, #1
 8001ddc:	2901      	cmp	r1, #1
 8001dde:	d100      	bne.n	8001de2 <__aeabi_dsub+0x1ee>
 8001de0:	e223      	b.n	800222a <__aeabi_dsub+0x636>
 8001de2:	4d5e      	ldr	r5, [pc, #376]	; (8001f5c <__aeabi_dsub+0x368>)
 8001de4:	45ac      	cmp	ip, r5
 8001de6:	d100      	bne.n	8001dea <__aeabi_dsub+0x1f6>
 8001de8:	e1d8      	b.n	800219c <__aeabi_dsub+0x5a8>
 8001dea:	46a4      	mov	ip, r4
 8001dec:	e11a      	b.n	8002024 <__aeabi_dsub+0x430>
 8001dee:	003a      	movs	r2, r7
 8001df0:	4302      	orrs	r2, r0
 8001df2:	d100      	bne.n	8001df6 <__aeabi_dsub+0x202>
 8001df4:	e0e4      	b.n	8001fc0 <__aeabi_dsub+0x3cc>
 8001df6:	0022      	movs	r2, r4
 8001df8:	3a01      	subs	r2, #1
 8001dfa:	2c01      	cmp	r4, #1
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dsub+0x20c>
 8001dfe:	e1c3      	b.n	8002188 <__aeabi_dsub+0x594>
 8001e00:	4956      	ldr	r1, [pc, #344]	; (8001f5c <__aeabi_dsub+0x368>)
 8001e02:	428c      	cmp	r4, r1
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dsub+0x214>
 8001e06:	e0b1      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001e08:	4694      	mov	ip, r2
 8001e0a:	e72b      	b.n	8001c64 <__aeabi_dsub+0x70>
 8001e0c:	2401      	movs	r4, #1
 8001e0e:	4061      	eors	r1, r4
 8001e10:	468b      	mov	fp, r1
 8001e12:	428d      	cmp	r5, r1
 8001e14:	d000      	beq.n	8001e18 <__aeabi_dsub+0x224>
 8001e16:	e716      	b.n	8001c46 <__aeabi_dsub+0x52>
 8001e18:	4952      	ldr	r1, [pc, #328]	; (8001f64 <__aeabi_dsub+0x370>)
 8001e1a:	468c      	mov	ip, r1
 8001e1c:	44b4      	add	ip, r6
 8001e1e:	4664      	mov	r4, ip
 8001e20:	2c00      	cmp	r4, #0
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x232>
 8001e24:	e0d3      	b.n	8001fce <__aeabi_dsub+0x3da>
 8001e26:	1b91      	subs	r1, r2, r6
 8001e28:	468c      	mov	ip, r1
 8001e2a:	2e00      	cmp	r6, #0
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x23c>
 8001e2e:	e15e      	b.n	80020ee <__aeabi_dsub+0x4fa>
 8001e30:	494a      	ldr	r1, [pc, #296]	; (8001f5c <__aeabi_dsub+0x368>)
 8001e32:	428a      	cmp	r2, r1
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dsub+0x244>
 8001e36:	e1be      	b.n	80021b6 <__aeabi_dsub+0x5c2>
 8001e38:	2180      	movs	r1, #128	; 0x80
 8001e3a:	464c      	mov	r4, r9
 8001e3c:	0409      	lsls	r1, r1, #16
 8001e3e:	430c      	orrs	r4, r1
 8001e40:	46a1      	mov	r9, r4
 8001e42:	4661      	mov	r1, ip
 8001e44:	2938      	cmp	r1, #56	; 0x38
 8001e46:	dd00      	ble.n	8001e4a <__aeabi_dsub+0x256>
 8001e48:	e1ba      	b.n	80021c0 <__aeabi_dsub+0x5cc>
 8001e4a:	291f      	cmp	r1, #31
 8001e4c:	dd00      	ble.n	8001e50 <__aeabi_dsub+0x25c>
 8001e4e:	e227      	b.n	80022a0 <__aeabi_dsub+0x6ac>
 8001e50:	2420      	movs	r4, #32
 8001e52:	1a64      	subs	r4, r4, r1
 8001e54:	4649      	mov	r1, r9
 8001e56:	40a1      	lsls	r1, r4
 8001e58:	001e      	movs	r6, r3
 8001e5a:	4688      	mov	r8, r1
 8001e5c:	4661      	mov	r1, ip
 8001e5e:	40a3      	lsls	r3, r4
 8001e60:	40ce      	lsrs	r6, r1
 8001e62:	4641      	mov	r1, r8
 8001e64:	1e5c      	subs	r4, r3, #1
 8001e66:	41a3      	sbcs	r3, r4
 8001e68:	4331      	orrs	r1, r6
 8001e6a:	4319      	orrs	r1, r3
 8001e6c:	000c      	movs	r4, r1
 8001e6e:	4663      	mov	r3, ip
 8001e70:	4649      	mov	r1, r9
 8001e72:	40d9      	lsrs	r1, r3
 8001e74:	187f      	adds	r7, r7, r1
 8001e76:	1824      	adds	r4, r4, r0
 8001e78:	4284      	cmp	r4, r0
 8001e7a:	419b      	sbcs	r3, r3
 8001e7c:	425b      	negs	r3, r3
 8001e7e:	469a      	mov	sl, r3
 8001e80:	0016      	movs	r6, r2
 8001e82:	44ba      	add	sl, r7
 8001e84:	e05d      	b.n	8001f42 <__aeabi_dsub+0x34e>
 8001e86:	4c38      	ldr	r4, [pc, #224]	; (8001f68 <__aeabi_dsub+0x374>)
 8001e88:	1c72      	adds	r2, r6, #1
 8001e8a:	4222      	tst	r2, r4
 8001e8c:	d000      	beq.n	8001e90 <__aeabi_dsub+0x29c>
 8001e8e:	e0df      	b.n	8002050 <__aeabi_dsub+0x45c>
 8001e90:	464a      	mov	r2, r9
 8001e92:	431a      	orrs	r2, r3
 8001e94:	2e00      	cmp	r6, #0
 8001e96:	d000      	beq.n	8001e9a <__aeabi_dsub+0x2a6>
 8001e98:	e15c      	b.n	8002154 <__aeabi_dsub+0x560>
 8001e9a:	2a00      	cmp	r2, #0
 8001e9c:	d100      	bne.n	8001ea0 <__aeabi_dsub+0x2ac>
 8001e9e:	e1cf      	b.n	8002240 <__aeabi_dsub+0x64c>
 8001ea0:	003a      	movs	r2, r7
 8001ea2:	4302      	orrs	r2, r0
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x2b4>
 8001ea6:	e17f      	b.n	80021a8 <__aeabi_dsub+0x5b4>
 8001ea8:	1a1c      	subs	r4, r3, r0
 8001eaa:	464a      	mov	r2, r9
 8001eac:	42a3      	cmp	r3, r4
 8001eae:	4189      	sbcs	r1, r1
 8001eb0:	1bd2      	subs	r2, r2, r7
 8001eb2:	4249      	negs	r1, r1
 8001eb4:	1a52      	subs	r2, r2, r1
 8001eb6:	4692      	mov	sl, r2
 8001eb8:	0212      	lsls	r2, r2, #8
 8001eba:	d400      	bmi.n	8001ebe <__aeabi_dsub+0x2ca>
 8001ebc:	e20a      	b.n	80022d4 <__aeabi_dsub+0x6e0>
 8001ebe:	1ac4      	subs	r4, r0, r3
 8001ec0:	42a0      	cmp	r0, r4
 8001ec2:	4180      	sbcs	r0, r0
 8001ec4:	464b      	mov	r3, r9
 8001ec6:	4240      	negs	r0, r0
 8001ec8:	1aff      	subs	r7, r7, r3
 8001eca:	1a3b      	subs	r3, r7, r0
 8001ecc:	469a      	mov	sl, r3
 8001ece:	465d      	mov	r5, fp
 8001ed0:	e71a      	b.n	8001d08 <__aeabi_dsub+0x114>
 8001ed2:	003a      	movs	r2, r7
 8001ed4:	4302      	orrs	r2, r0
 8001ed6:	d073      	beq.n	8001fc0 <__aeabi_dsub+0x3cc>
 8001ed8:	0022      	movs	r2, r4
 8001eda:	3a01      	subs	r2, #1
 8001edc:	2c01      	cmp	r4, #1
 8001ede:	d100      	bne.n	8001ee2 <__aeabi_dsub+0x2ee>
 8001ee0:	e0cb      	b.n	800207a <__aeabi_dsub+0x486>
 8001ee2:	4554      	cmp	r4, sl
 8001ee4:	d042      	beq.n	8001f6c <__aeabi_dsub+0x378>
 8001ee6:	4694      	mov	ip, r2
 8001ee8:	e748      	b.n	8001d7c <__aeabi_dsub+0x188>
 8001eea:	0010      	movs	r0, r2
 8001eec:	3b1f      	subs	r3, #31
 8001eee:	40d8      	lsrs	r0, r3
 8001ef0:	2920      	cmp	r1, #32
 8001ef2:	d003      	beq.n	8001efc <__aeabi_dsub+0x308>
 8001ef4:	2340      	movs	r3, #64	; 0x40
 8001ef6:	1a5b      	subs	r3, r3, r1
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	4314      	orrs	r4, r2
 8001efc:	1e63      	subs	r3, r4, #1
 8001efe:	419c      	sbcs	r4, r3
 8001f00:	2300      	movs	r3, #0
 8001f02:	2600      	movs	r6, #0
 8001f04:	469a      	mov	sl, r3
 8001f06:	4304      	orrs	r4, r0
 8001f08:	0763      	lsls	r3, r4, #29
 8001f0a:	d000      	beq.n	8001f0e <__aeabi_dsub+0x31a>
 8001f0c:	e6fe      	b.n	8001d0c <__aeabi_dsub+0x118>
 8001f0e:	4652      	mov	r2, sl
 8001f10:	08e3      	lsrs	r3, r4, #3
 8001f12:	0752      	lsls	r2, r2, #29
 8001f14:	4313      	orrs	r3, r2
 8001f16:	4652      	mov	r2, sl
 8001f18:	46b4      	mov	ip, r6
 8001f1a:	08d2      	lsrs	r2, r2, #3
 8001f1c:	490f      	ldr	r1, [pc, #60]	; (8001f5c <__aeabi_dsub+0x368>)
 8001f1e:	458c      	cmp	ip, r1
 8001f20:	d02a      	beq.n	8001f78 <__aeabi_dsub+0x384>
 8001f22:	0312      	lsls	r2, r2, #12
 8001f24:	0b14      	lsrs	r4, r2, #12
 8001f26:	4662      	mov	r2, ip
 8001f28:	0552      	lsls	r2, r2, #21
 8001f2a:	0d52      	lsrs	r2, r2, #21
 8001f2c:	e70c      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f2e:	003c      	movs	r4, r7
 8001f30:	4304      	orrs	r4, r0
 8001f32:	1e62      	subs	r2, r4, #1
 8001f34:	4194      	sbcs	r4, r2
 8001f36:	18e4      	adds	r4, r4, r3
 8001f38:	429c      	cmp	r4, r3
 8001f3a:	4192      	sbcs	r2, r2
 8001f3c:	4252      	negs	r2, r2
 8001f3e:	444a      	add	r2, r9
 8001f40:	4692      	mov	sl, r2
 8001f42:	4653      	mov	r3, sl
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	d5df      	bpl.n	8001f08 <__aeabi_dsub+0x314>
 8001f48:	4b04      	ldr	r3, [pc, #16]	; (8001f5c <__aeabi_dsub+0x368>)
 8001f4a:	3601      	adds	r6, #1
 8001f4c:	429e      	cmp	r6, r3
 8001f4e:	d000      	beq.n	8001f52 <__aeabi_dsub+0x35e>
 8001f50:	e0a0      	b.n	8002094 <__aeabi_dsub+0x4a0>
 8001f52:	0032      	movs	r2, r6
 8001f54:	2400      	movs	r4, #0
 8001f56:	2300      	movs	r3, #0
 8001f58:	e6f6      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f5a:	46c0      	nop			; (mov r8, r8)
 8001f5c:	000007ff 	.word	0x000007ff
 8001f60:	ff7fffff 	.word	0xff7fffff
 8001f64:	fffff801 	.word	0xfffff801
 8001f68:	000007fe 	.word	0x000007fe
 8001f6c:	08db      	lsrs	r3, r3, #3
 8001f6e:	464a      	mov	r2, r9
 8001f70:	0752      	lsls	r2, r2, #29
 8001f72:	4313      	orrs	r3, r2
 8001f74:	464a      	mov	r2, r9
 8001f76:	08d2      	lsrs	r2, r2, #3
 8001f78:	0019      	movs	r1, r3
 8001f7a:	4311      	orrs	r1, r2
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x38c>
 8001f7e:	e1b5      	b.n	80022ec <__aeabi_dsub+0x6f8>
 8001f80:	2480      	movs	r4, #128	; 0x80
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4314      	orrs	r4, r2
 8001f86:	0324      	lsls	r4, r4, #12
 8001f88:	4ad5      	ldr	r2, [pc, #852]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8001f8a:	0b24      	lsrs	r4, r4, #12
 8001f8c:	e6dc      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f8e:	0020      	movs	r0, r4
 8001f90:	f000 fae2 	bl	8002558 <__clzsi2>
 8001f94:	0003      	movs	r3, r0
 8001f96:	3318      	adds	r3, #24
 8001f98:	2b1f      	cmp	r3, #31
 8001f9a:	dc00      	bgt.n	8001f9e <__aeabi_dsub+0x3aa>
 8001f9c:	e695      	b.n	8001cca <__aeabi_dsub+0xd6>
 8001f9e:	0022      	movs	r2, r4
 8001fa0:	3808      	subs	r0, #8
 8001fa2:	4082      	lsls	r2, r0
 8001fa4:	2400      	movs	r4, #0
 8001fa6:	429e      	cmp	r6, r3
 8001fa8:	dc00      	bgt.n	8001fac <__aeabi_dsub+0x3b8>
 8001faa:	e69a      	b.n	8001ce2 <__aeabi_dsub+0xee>
 8001fac:	1af6      	subs	r6, r6, r3
 8001fae:	4bcd      	ldr	r3, [pc, #820]	; (80022e4 <__aeabi_dsub+0x6f0>)
 8001fb0:	401a      	ands	r2, r3
 8001fb2:	4692      	mov	sl, r2
 8001fb4:	e6a8      	b.n	8001d08 <__aeabi_dsub+0x114>
 8001fb6:	003c      	movs	r4, r7
 8001fb8:	4304      	orrs	r4, r0
 8001fba:	1e62      	subs	r2, r4, #1
 8001fbc:	4194      	sbcs	r4, r2
 8001fbe:	e66c      	b.n	8001c9a <__aeabi_dsub+0xa6>
 8001fc0:	464a      	mov	r2, r9
 8001fc2:	08db      	lsrs	r3, r3, #3
 8001fc4:	0752      	lsls	r2, r2, #29
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	464a      	mov	r2, r9
 8001fca:	08d2      	lsrs	r2, r2, #3
 8001fcc:	e7a6      	b.n	8001f1c <__aeabi_dsub+0x328>
 8001fce:	4cc6      	ldr	r4, [pc, #792]	; (80022e8 <__aeabi_dsub+0x6f4>)
 8001fd0:	1c72      	adds	r2, r6, #1
 8001fd2:	4222      	tst	r2, r4
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x3e4>
 8001fd6:	e0ac      	b.n	8002132 <__aeabi_dsub+0x53e>
 8001fd8:	464a      	mov	r2, r9
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	2e00      	cmp	r6, #0
 8001fde:	d000      	beq.n	8001fe2 <__aeabi_dsub+0x3ee>
 8001fe0:	e105      	b.n	80021ee <__aeabi_dsub+0x5fa>
 8001fe2:	2a00      	cmp	r2, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x3f4>
 8001fe6:	e156      	b.n	8002296 <__aeabi_dsub+0x6a2>
 8001fe8:	003a      	movs	r2, r7
 8001fea:	4302      	orrs	r2, r0
 8001fec:	d100      	bne.n	8001ff0 <__aeabi_dsub+0x3fc>
 8001fee:	e0db      	b.n	80021a8 <__aeabi_dsub+0x5b4>
 8001ff0:	181c      	adds	r4, r3, r0
 8001ff2:	429c      	cmp	r4, r3
 8001ff4:	419b      	sbcs	r3, r3
 8001ff6:	444f      	add	r7, r9
 8001ff8:	46ba      	mov	sl, r7
 8001ffa:	425b      	negs	r3, r3
 8001ffc:	449a      	add	sl, r3
 8001ffe:	4653      	mov	r3, sl
 8002000:	021b      	lsls	r3, r3, #8
 8002002:	d400      	bmi.n	8002006 <__aeabi_dsub+0x412>
 8002004:	e780      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002006:	4652      	mov	r2, sl
 8002008:	4bb6      	ldr	r3, [pc, #728]	; (80022e4 <__aeabi_dsub+0x6f0>)
 800200a:	2601      	movs	r6, #1
 800200c:	401a      	ands	r2, r3
 800200e:	4692      	mov	sl, r2
 8002010:	e77a      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002012:	4cb3      	ldr	r4, [pc, #716]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002014:	42a2      	cmp	r2, r4
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x426>
 8002018:	e0c0      	b.n	800219c <__aeabi_dsub+0x5a8>
 800201a:	2480      	movs	r4, #128	; 0x80
 800201c:	464d      	mov	r5, r9
 800201e:	0424      	lsls	r4, r4, #16
 8002020:	4325      	orrs	r5, r4
 8002022:	46a9      	mov	r9, r5
 8002024:	4664      	mov	r4, ip
 8002026:	2c38      	cmp	r4, #56	; 0x38
 8002028:	dc53      	bgt.n	80020d2 <__aeabi_dsub+0x4de>
 800202a:	4661      	mov	r1, ip
 800202c:	2c1f      	cmp	r4, #31
 800202e:	dd00      	ble.n	8002032 <__aeabi_dsub+0x43e>
 8002030:	e0cd      	b.n	80021ce <__aeabi_dsub+0x5da>
 8002032:	2520      	movs	r5, #32
 8002034:	001e      	movs	r6, r3
 8002036:	1b2d      	subs	r5, r5, r4
 8002038:	464c      	mov	r4, r9
 800203a:	40ab      	lsls	r3, r5
 800203c:	40ac      	lsls	r4, r5
 800203e:	40ce      	lsrs	r6, r1
 8002040:	1e5d      	subs	r5, r3, #1
 8002042:	41ab      	sbcs	r3, r5
 8002044:	4334      	orrs	r4, r6
 8002046:	4323      	orrs	r3, r4
 8002048:	464c      	mov	r4, r9
 800204a:	40cc      	lsrs	r4, r1
 800204c:	1b3f      	subs	r7, r7, r4
 800204e:	e045      	b.n	80020dc <__aeabi_dsub+0x4e8>
 8002050:	464a      	mov	r2, r9
 8002052:	1a1c      	subs	r4, r3, r0
 8002054:	1bd1      	subs	r1, r2, r7
 8002056:	42a3      	cmp	r3, r4
 8002058:	4192      	sbcs	r2, r2
 800205a:	4252      	negs	r2, r2
 800205c:	4692      	mov	sl, r2
 800205e:	000a      	movs	r2, r1
 8002060:	4651      	mov	r1, sl
 8002062:	1a52      	subs	r2, r2, r1
 8002064:	4692      	mov	sl, r2
 8002066:	0212      	lsls	r2, r2, #8
 8002068:	d500      	bpl.n	800206c <__aeabi_dsub+0x478>
 800206a:	e083      	b.n	8002174 <__aeabi_dsub+0x580>
 800206c:	4653      	mov	r3, sl
 800206e:	4323      	orrs	r3, r4
 8002070:	d000      	beq.n	8002074 <__aeabi_dsub+0x480>
 8002072:	e621      	b.n	8001cb8 <__aeabi_dsub+0xc4>
 8002074:	2200      	movs	r2, #0
 8002076:	2500      	movs	r5, #0
 8002078:	e753      	b.n	8001f22 <__aeabi_dsub+0x32e>
 800207a:	181c      	adds	r4, r3, r0
 800207c:	429c      	cmp	r4, r3
 800207e:	419b      	sbcs	r3, r3
 8002080:	444f      	add	r7, r9
 8002082:	46ba      	mov	sl, r7
 8002084:	425b      	negs	r3, r3
 8002086:	449a      	add	sl, r3
 8002088:	4653      	mov	r3, sl
 800208a:	2601      	movs	r6, #1
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	d400      	bmi.n	8002092 <__aeabi_dsub+0x49e>
 8002090:	e73a      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002092:	2602      	movs	r6, #2
 8002094:	4652      	mov	r2, sl
 8002096:	4b93      	ldr	r3, [pc, #588]	; (80022e4 <__aeabi_dsub+0x6f0>)
 8002098:	2101      	movs	r1, #1
 800209a:	401a      	ands	r2, r3
 800209c:	0013      	movs	r3, r2
 800209e:	4021      	ands	r1, r4
 80020a0:	0862      	lsrs	r2, r4, #1
 80020a2:	430a      	orrs	r2, r1
 80020a4:	07dc      	lsls	r4, r3, #31
 80020a6:	085b      	lsrs	r3, r3, #1
 80020a8:	469a      	mov	sl, r3
 80020aa:	4314      	orrs	r4, r2
 80020ac:	e62c      	b.n	8001d08 <__aeabi_dsub+0x114>
 80020ae:	0039      	movs	r1, r7
 80020b0:	3a20      	subs	r2, #32
 80020b2:	40d1      	lsrs	r1, r2
 80020b4:	4662      	mov	r2, ip
 80020b6:	2a20      	cmp	r2, #32
 80020b8:	d006      	beq.n	80020c8 <__aeabi_dsub+0x4d4>
 80020ba:	4664      	mov	r4, ip
 80020bc:	2240      	movs	r2, #64	; 0x40
 80020be:	1b12      	subs	r2, r2, r4
 80020c0:	003c      	movs	r4, r7
 80020c2:	4094      	lsls	r4, r2
 80020c4:	4304      	orrs	r4, r0
 80020c6:	9401      	str	r4, [sp, #4]
 80020c8:	9c01      	ldr	r4, [sp, #4]
 80020ca:	1e62      	subs	r2, r4, #1
 80020cc:	4194      	sbcs	r4, r2
 80020ce:	430c      	orrs	r4, r1
 80020d0:	e5e3      	b.n	8001c9a <__aeabi_dsub+0xa6>
 80020d2:	4649      	mov	r1, r9
 80020d4:	4319      	orrs	r1, r3
 80020d6:	000b      	movs	r3, r1
 80020d8:	1e5c      	subs	r4, r3, #1
 80020da:	41a3      	sbcs	r3, r4
 80020dc:	1ac4      	subs	r4, r0, r3
 80020de:	42a0      	cmp	r0, r4
 80020e0:	419b      	sbcs	r3, r3
 80020e2:	425b      	negs	r3, r3
 80020e4:	1afb      	subs	r3, r7, r3
 80020e6:	469a      	mov	sl, r3
 80020e8:	465d      	mov	r5, fp
 80020ea:	0016      	movs	r6, r2
 80020ec:	e5dc      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 80020ee:	4649      	mov	r1, r9
 80020f0:	4319      	orrs	r1, r3
 80020f2:	d100      	bne.n	80020f6 <__aeabi_dsub+0x502>
 80020f4:	e0ae      	b.n	8002254 <__aeabi_dsub+0x660>
 80020f6:	4661      	mov	r1, ip
 80020f8:	4664      	mov	r4, ip
 80020fa:	3901      	subs	r1, #1
 80020fc:	2c01      	cmp	r4, #1
 80020fe:	d100      	bne.n	8002102 <__aeabi_dsub+0x50e>
 8002100:	e0e0      	b.n	80022c4 <__aeabi_dsub+0x6d0>
 8002102:	4c77      	ldr	r4, [pc, #476]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002104:	45a4      	cmp	ip, r4
 8002106:	d056      	beq.n	80021b6 <__aeabi_dsub+0x5c2>
 8002108:	468c      	mov	ip, r1
 800210a:	e69a      	b.n	8001e42 <__aeabi_dsub+0x24e>
 800210c:	4661      	mov	r1, ip
 800210e:	2220      	movs	r2, #32
 8002110:	003c      	movs	r4, r7
 8002112:	1a52      	subs	r2, r2, r1
 8002114:	4094      	lsls	r4, r2
 8002116:	0001      	movs	r1, r0
 8002118:	4090      	lsls	r0, r2
 800211a:	46a0      	mov	r8, r4
 800211c:	4664      	mov	r4, ip
 800211e:	1e42      	subs	r2, r0, #1
 8002120:	4190      	sbcs	r0, r2
 8002122:	4662      	mov	r2, ip
 8002124:	40e1      	lsrs	r1, r4
 8002126:	4644      	mov	r4, r8
 8002128:	40d7      	lsrs	r7, r2
 800212a:	430c      	orrs	r4, r1
 800212c:	4304      	orrs	r4, r0
 800212e:	44b9      	add	r9, r7
 8002130:	e701      	b.n	8001f36 <__aeabi_dsub+0x342>
 8002132:	496b      	ldr	r1, [pc, #428]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002134:	428a      	cmp	r2, r1
 8002136:	d100      	bne.n	800213a <__aeabi_dsub+0x546>
 8002138:	e70c      	b.n	8001f54 <__aeabi_dsub+0x360>
 800213a:	1818      	adds	r0, r3, r0
 800213c:	4298      	cmp	r0, r3
 800213e:	419b      	sbcs	r3, r3
 8002140:	444f      	add	r7, r9
 8002142:	425b      	negs	r3, r3
 8002144:	18fb      	adds	r3, r7, r3
 8002146:	07dc      	lsls	r4, r3, #31
 8002148:	0840      	lsrs	r0, r0, #1
 800214a:	085b      	lsrs	r3, r3, #1
 800214c:	469a      	mov	sl, r3
 800214e:	0016      	movs	r6, r2
 8002150:	4304      	orrs	r4, r0
 8002152:	e6d9      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002154:	2a00      	cmp	r2, #0
 8002156:	d000      	beq.n	800215a <__aeabi_dsub+0x566>
 8002158:	e081      	b.n	800225e <__aeabi_dsub+0x66a>
 800215a:	003b      	movs	r3, r7
 800215c:	4303      	orrs	r3, r0
 800215e:	d11d      	bne.n	800219c <__aeabi_dsub+0x5a8>
 8002160:	2280      	movs	r2, #128	; 0x80
 8002162:	2500      	movs	r5, #0
 8002164:	0312      	lsls	r2, r2, #12
 8002166:	e70b      	b.n	8001f80 <__aeabi_dsub+0x38c>
 8002168:	08c0      	lsrs	r0, r0, #3
 800216a:	077b      	lsls	r3, r7, #29
 800216c:	465d      	mov	r5, fp
 800216e:	4303      	orrs	r3, r0
 8002170:	08fa      	lsrs	r2, r7, #3
 8002172:	e6d3      	b.n	8001f1c <__aeabi_dsub+0x328>
 8002174:	1ac4      	subs	r4, r0, r3
 8002176:	42a0      	cmp	r0, r4
 8002178:	4180      	sbcs	r0, r0
 800217a:	464b      	mov	r3, r9
 800217c:	4240      	negs	r0, r0
 800217e:	1aff      	subs	r7, r7, r3
 8002180:	1a3b      	subs	r3, r7, r0
 8002182:	469a      	mov	sl, r3
 8002184:	465d      	mov	r5, fp
 8002186:	e597      	b.n	8001cb8 <__aeabi_dsub+0xc4>
 8002188:	1a1c      	subs	r4, r3, r0
 800218a:	464a      	mov	r2, r9
 800218c:	42a3      	cmp	r3, r4
 800218e:	419b      	sbcs	r3, r3
 8002190:	1bd7      	subs	r7, r2, r7
 8002192:	425b      	negs	r3, r3
 8002194:	1afb      	subs	r3, r7, r3
 8002196:	469a      	mov	sl, r3
 8002198:	2601      	movs	r6, #1
 800219a:	e585      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 800219c:	08c0      	lsrs	r0, r0, #3
 800219e:	077b      	lsls	r3, r7, #29
 80021a0:	465d      	mov	r5, fp
 80021a2:	4303      	orrs	r3, r0
 80021a4:	08fa      	lsrs	r2, r7, #3
 80021a6:	e6e7      	b.n	8001f78 <__aeabi_dsub+0x384>
 80021a8:	464a      	mov	r2, r9
 80021aa:	08db      	lsrs	r3, r3, #3
 80021ac:	0752      	lsls	r2, r2, #29
 80021ae:	4313      	orrs	r3, r2
 80021b0:	464a      	mov	r2, r9
 80021b2:	08d2      	lsrs	r2, r2, #3
 80021b4:	e6b5      	b.n	8001f22 <__aeabi_dsub+0x32e>
 80021b6:	08c0      	lsrs	r0, r0, #3
 80021b8:	077b      	lsls	r3, r7, #29
 80021ba:	4303      	orrs	r3, r0
 80021bc:	08fa      	lsrs	r2, r7, #3
 80021be:	e6db      	b.n	8001f78 <__aeabi_dsub+0x384>
 80021c0:	4649      	mov	r1, r9
 80021c2:	4319      	orrs	r1, r3
 80021c4:	000b      	movs	r3, r1
 80021c6:	1e59      	subs	r1, r3, #1
 80021c8:	418b      	sbcs	r3, r1
 80021ca:	001c      	movs	r4, r3
 80021cc:	e653      	b.n	8001e76 <__aeabi_dsub+0x282>
 80021ce:	464d      	mov	r5, r9
 80021d0:	3c20      	subs	r4, #32
 80021d2:	40e5      	lsrs	r5, r4
 80021d4:	2920      	cmp	r1, #32
 80021d6:	d005      	beq.n	80021e4 <__aeabi_dsub+0x5f0>
 80021d8:	2440      	movs	r4, #64	; 0x40
 80021da:	1a64      	subs	r4, r4, r1
 80021dc:	4649      	mov	r1, r9
 80021de:	40a1      	lsls	r1, r4
 80021e0:	430b      	orrs	r3, r1
 80021e2:	4698      	mov	r8, r3
 80021e4:	4643      	mov	r3, r8
 80021e6:	1e5c      	subs	r4, r3, #1
 80021e8:	41a3      	sbcs	r3, r4
 80021ea:	432b      	orrs	r3, r5
 80021ec:	e776      	b.n	80020dc <__aeabi_dsub+0x4e8>
 80021ee:	2a00      	cmp	r2, #0
 80021f0:	d0e1      	beq.n	80021b6 <__aeabi_dsub+0x5c2>
 80021f2:	003a      	movs	r2, r7
 80021f4:	08db      	lsrs	r3, r3, #3
 80021f6:	4302      	orrs	r2, r0
 80021f8:	d100      	bne.n	80021fc <__aeabi_dsub+0x608>
 80021fa:	e6b8      	b.n	8001f6e <__aeabi_dsub+0x37a>
 80021fc:	464a      	mov	r2, r9
 80021fe:	0752      	lsls	r2, r2, #29
 8002200:	2480      	movs	r4, #128	; 0x80
 8002202:	4313      	orrs	r3, r2
 8002204:	464a      	mov	r2, r9
 8002206:	0324      	lsls	r4, r4, #12
 8002208:	08d2      	lsrs	r2, r2, #3
 800220a:	4222      	tst	r2, r4
 800220c:	d007      	beq.n	800221e <__aeabi_dsub+0x62a>
 800220e:	08fe      	lsrs	r6, r7, #3
 8002210:	4226      	tst	r6, r4
 8002212:	d104      	bne.n	800221e <__aeabi_dsub+0x62a>
 8002214:	465d      	mov	r5, fp
 8002216:	0032      	movs	r2, r6
 8002218:	08c3      	lsrs	r3, r0, #3
 800221a:	077f      	lsls	r7, r7, #29
 800221c:	433b      	orrs	r3, r7
 800221e:	0f59      	lsrs	r1, r3, #29
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	0749      	lsls	r1, r1, #29
 8002224:	08db      	lsrs	r3, r3, #3
 8002226:	430b      	orrs	r3, r1
 8002228:	e6a6      	b.n	8001f78 <__aeabi_dsub+0x384>
 800222a:	1ac4      	subs	r4, r0, r3
 800222c:	42a0      	cmp	r0, r4
 800222e:	4180      	sbcs	r0, r0
 8002230:	464b      	mov	r3, r9
 8002232:	4240      	negs	r0, r0
 8002234:	1aff      	subs	r7, r7, r3
 8002236:	1a3b      	subs	r3, r7, r0
 8002238:	469a      	mov	sl, r3
 800223a:	465d      	mov	r5, fp
 800223c:	2601      	movs	r6, #1
 800223e:	e533      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 8002240:	003b      	movs	r3, r7
 8002242:	4303      	orrs	r3, r0
 8002244:	d100      	bne.n	8002248 <__aeabi_dsub+0x654>
 8002246:	e715      	b.n	8002074 <__aeabi_dsub+0x480>
 8002248:	08c0      	lsrs	r0, r0, #3
 800224a:	077b      	lsls	r3, r7, #29
 800224c:	465d      	mov	r5, fp
 800224e:	4303      	orrs	r3, r0
 8002250:	08fa      	lsrs	r2, r7, #3
 8002252:	e666      	b.n	8001f22 <__aeabi_dsub+0x32e>
 8002254:	08c0      	lsrs	r0, r0, #3
 8002256:	077b      	lsls	r3, r7, #29
 8002258:	4303      	orrs	r3, r0
 800225a:	08fa      	lsrs	r2, r7, #3
 800225c:	e65e      	b.n	8001f1c <__aeabi_dsub+0x328>
 800225e:	003a      	movs	r2, r7
 8002260:	08db      	lsrs	r3, r3, #3
 8002262:	4302      	orrs	r2, r0
 8002264:	d100      	bne.n	8002268 <__aeabi_dsub+0x674>
 8002266:	e682      	b.n	8001f6e <__aeabi_dsub+0x37a>
 8002268:	464a      	mov	r2, r9
 800226a:	0752      	lsls	r2, r2, #29
 800226c:	2480      	movs	r4, #128	; 0x80
 800226e:	4313      	orrs	r3, r2
 8002270:	464a      	mov	r2, r9
 8002272:	0324      	lsls	r4, r4, #12
 8002274:	08d2      	lsrs	r2, r2, #3
 8002276:	4222      	tst	r2, r4
 8002278:	d007      	beq.n	800228a <__aeabi_dsub+0x696>
 800227a:	08fe      	lsrs	r6, r7, #3
 800227c:	4226      	tst	r6, r4
 800227e:	d104      	bne.n	800228a <__aeabi_dsub+0x696>
 8002280:	465d      	mov	r5, fp
 8002282:	0032      	movs	r2, r6
 8002284:	08c3      	lsrs	r3, r0, #3
 8002286:	077f      	lsls	r7, r7, #29
 8002288:	433b      	orrs	r3, r7
 800228a:	0f59      	lsrs	r1, r3, #29
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	08db      	lsrs	r3, r3, #3
 8002290:	0749      	lsls	r1, r1, #29
 8002292:	430b      	orrs	r3, r1
 8002294:	e670      	b.n	8001f78 <__aeabi_dsub+0x384>
 8002296:	08c0      	lsrs	r0, r0, #3
 8002298:	077b      	lsls	r3, r7, #29
 800229a:	4303      	orrs	r3, r0
 800229c:	08fa      	lsrs	r2, r7, #3
 800229e:	e640      	b.n	8001f22 <__aeabi_dsub+0x32e>
 80022a0:	464c      	mov	r4, r9
 80022a2:	3920      	subs	r1, #32
 80022a4:	40cc      	lsrs	r4, r1
 80022a6:	4661      	mov	r1, ip
 80022a8:	2920      	cmp	r1, #32
 80022aa:	d006      	beq.n	80022ba <__aeabi_dsub+0x6c6>
 80022ac:	4666      	mov	r6, ip
 80022ae:	2140      	movs	r1, #64	; 0x40
 80022b0:	1b89      	subs	r1, r1, r6
 80022b2:	464e      	mov	r6, r9
 80022b4:	408e      	lsls	r6, r1
 80022b6:	4333      	orrs	r3, r6
 80022b8:	4698      	mov	r8, r3
 80022ba:	4643      	mov	r3, r8
 80022bc:	1e59      	subs	r1, r3, #1
 80022be:	418b      	sbcs	r3, r1
 80022c0:	431c      	orrs	r4, r3
 80022c2:	e5d8      	b.n	8001e76 <__aeabi_dsub+0x282>
 80022c4:	181c      	adds	r4, r3, r0
 80022c6:	4284      	cmp	r4, r0
 80022c8:	4180      	sbcs	r0, r0
 80022ca:	444f      	add	r7, r9
 80022cc:	46ba      	mov	sl, r7
 80022ce:	4240      	negs	r0, r0
 80022d0:	4482      	add	sl, r0
 80022d2:	e6d9      	b.n	8002088 <__aeabi_dsub+0x494>
 80022d4:	4653      	mov	r3, sl
 80022d6:	4323      	orrs	r3, r4
 80022d8:	d100      	bne.n	80022dc <__aeabi_dsub+0x6e8>
 80022da:	e6cb      	b.n	8002074 <__aeabi_dsub+0x480>
 80022dc:	e614      	b.n	8001f08 <__aeabi_dsub+0x314>
 80022de:	46c0      	nop			; (mov r8, r8)
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	ff7fffff 	.word	0xff7fffff
 80022e8:	000007fe 	.word	0x000007fe
 80022ec:	2300      	movs	r3, #0
 80022ee:	4a01      	ldr	r2, [pc, #4]	; (80022f4 <__aeabi_dsub+0x700>)
 80022f0:	001c      	movs	r4, r3
 80022f2:	e529      	b.n	8001d48 <__aeabi_dsub+0x154>
 80022f4:	000007ff 	.word	0x000007ff

080022f8 <__aeabi_dcmpun>:
 80022f8:	b570      	push	{r4, r5, r6, lr}
 80022fa:	0005      	movs	r5, r0
 80022fc:	480c      	ldr	r0, [pc, #48]	; (8002330 <__aeabi_dcmpun+0x38>)
 80022fe:	031c      	lsls	r4, r3, #12
 8002300:	0016      	movs	r6, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	030a      	lsls	r2, r1, #12
 8002306:	0049      	lsls	r1, r1, #1
 8002308:	0b12      	lsrs	r2, r2, #12
 800230a:	0d49      	lsrs	r1, r1, #21
 800230c:	0b24      	lsrs	r4, r4, #12
 800230e:	0d5b      	lsrs	r3, r3, #21
 8002310:	4281      	cmp	r1, r0
 8002312:	d008      	beq.n	8002326 <__aeabi_dcmpun+0x2e>
 8002314:	4a06      	ldr	r2, [pc, #24]	; (8002330 <__aeabi_dcmpun+0x38>)
 8002316:	2000      	movs	r0, #0
 8002318:	4293      	cmp	r3, r2
 800231a:	d103      	bne.n	8002324 <__aeabi_dcmpun+0x2c>
 800231c:	0020      	movs	r0, r4
 800231e:	4330      	orrs	r0, r6
 8002320:	1e43      	subs	r3, r0, #1
 8002322:	4198      	sbcs	r0, r3
 8002324:	bd70      	pop	{r4, r5, r6, pc}
 8002326:	2001      	movs	r0, #1
 8002328:	432a      	orrs	r2, r5
 800232a:	d1fb      	bne.n	8002324 <__aeabi_dcmpun+0x2c>
 800232c:	e7f2      	b.n	8002314 <__aeabi_dcmpun+0x1c>
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	000007ff 	.word	0x000007ff

08002334 <__aeabi_d2iz>:
 8002334:	000a      	movs	r2, r1
 8002336:	b530      	push	{r4, r5, lr}
 8002338:	4c13      	ldr	r4, [pc, #76]	; (8002388 <__aeabi_d2iz+0x54>)
 800233a:	0053      	lsls	r3, r2, #1
 800233c:	0309      	lsls	r1, r1, #12
 800233e:	0005      	movs	r5, r0
 8002340:	0b09      	lsrs	r1, r1, #12
 8002342:	2000      	movs	r0, #0
 8002344:	0d5b      	lsrs	r3, r3, #21
 8002346:	0fd2      	lsrs	r2, r2, #31
 8002348:	42a3      	cmp	r3, r4
 800234a:	dd04      	ble.n	8002356 <__aeabi_d2iz+0x22>
 800234c:	480f      	ldr	r0, [pc, #60]	; (800238c <__aeabi_d2iz+0x58>)
 800234e:	4283      	cmp	r3, r0
 8002350:	dd02      	ble.n	8002358 <__aeabi_d2iz+0x24>
 8002352:	4b0f      	ldr	r3, [pc, #60]	; (8002390 <__aeabi_d2iz+0x5c>)
 8002354:	18d0      	adds	r0, r2, r3
 8002356:	bd30      	pop	{r4, r5, pc}
 8002358:	2080      	movs	r0, #128	; 0x80
 800235a:	0340      	lsls	r0, r0, #13
 800235c:	4301      	orrs	r1, r0
 800235e:	480d      	ldr	r0, [pc, #52]	; (8002394 <__aeabi_d2iz+0x60>)
 8002360:	1ac0      	subs	r0, r0, r3
 8002362:	281f      	cmp	r0, #31
 8002364:	dd08      	ble.n	8002378 <__aeabi_d2iz+0x44>
 8002366:	480c      	ldr	r0, [pc, #48]	; (8002398 <__aeabi_d2iz+0x64>)
 8002368:	1ac3      	subs	r3, r0, r3
 800236a:	40d9      	lsrs	r1, r3
 800236c:	000b      	movs	r3, r1
 800236e:	4258      	negs	r0, r3
 8002370:	2a00      	cmp	r2, #0
 8002372:	d1f0      	bne.n	8002356 <__aeabi_d2iz+0x22>
 8002374:	0018      	movs	r0, r3
 8002376:	e7ee      	b.n	8002356 <__aeabi_d2iz+0x22>
 8002378:	4c08      	ldr	r4, [pc, #32]	; (800239c <__aeabi_d2iz+0x68>)
 800237a:	40c5      	lsrs	r5, r0
 800237c:	46a4      	mov	ip, r4
 800237e:	4463      	add	r3, ip
 8002380:	4099      	lsls	r1, r3
 8002382:	000b      	movs	r3, r1
 8002384:	432b      	orrs	r3, r5
 8002386:	e7f2      	b.n	800236e <__aeabi_d2iz+0x3a>
 8002388:	000003fe 	.word	0x000003fe
 800238c:	0000041d 	.word	0x0000041d
 8002390:	7fffffff 	.word	0x7fffffff
 8002394:	00000433 	.word	0x00000433
 8002398:	00000413 	.word	0x00000413
 800239c:	fffffbed 	.word	0xfffffbed

080023a0 <__aeabi_i2d>:
 80023a0:	b570      	push	{r4, r5, r6, lr}
 80023a2:	2800      	cmp	r0, #0
 80023a4:	d016      	beq.n	80023d4 <__aeabi_i2d+0x34>
 80023a6:	17c3      	asrs	r3, r0, #31
 80023a8:	18c5      	adds	r5, r0, r3
 80023aa:	405d      	eors	r5, r3
 80023ac:	0fc4      	lsrs	r4, r0, #31
 80023ae:	0028      	movs	r0, r5
 80023b0:	f000 f8d2 	bl	8002558 <__clzsi2>
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <__aeabi_i2d+0x5c>)
 80023b6:	1a1b      	subs	r3, r3, r0
 80023b8:	280a      	cmp	r0, #10
 80023ba:	dc16      	bgt.n	80023ea <__aeabi_i2d+0x4a>
 80023bc:	0002      	movs	r2, r0
 80023be:	002e      	movs	r6, r5
 80023c0:	3215      	adds	r2, #21
 80023c2:	4096      	lsls	r6, r2
 80023c4:	220b      	movs	r2, #11
 80023c6:	1a12      	subs	r2, r2, r0
 80023c8:	40d5      	lsrs	r5, r2
 80023ca:	055b      	lsls	r3, r3, #21
 80023cc:	032d      	lsls	r5, r5, #12
 80023ce:	0b2d      	lsrs	r5, r5, #12
 80023d0:	0d5b      	lsrs	r3, r3, #21
 80023d2:	e003      	b.n	80023dc <__aeabi_i2d+0x3c>
 80023d4:	2400      	movs	r4, #0
 80023d6:	2300      	movs	r3, #0
 80023d8:	2500      	movs	r5, #0
 80023da:	2600      	movs	r6, #0
 80023dc:	051b      	lsls	r3, r3, #20
 80023de:	432b      	orrs	r3, r5
 80023e0:	07e4      	lsls	r4, r4, #31
 80023e2:	4323      	orrs	r3, r4
 80023e4:	0030      	movs	r0, r6
 80023e6:	0019      	movs	r1, r3
 80023e8:	bd70      	pop	{r4, r5, r6, pc}
 80023ea:	380b      	subs	r0, #11
 80023ec:	4085      	lsls	r5, r0
 80023ee:	055b      	lsls	r3, r3, #21
 80023f0:	032d      	lsls	r5, r5, #12
 80023f2:	2600      	movs	r6, #0
 80023f4:	0b2d      	lsrs	r5, r5, #12
 80023f6:	0d5b      	lsrs	r3, r3, #21
 80023f8:	e7f0      	b.n	80023dc <__aeabi_i2d+0x3c>
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	0000041e 	.word	0x0000041e

08002400 <__aeabi_ui2d>:
 8002400:	b510      	push	{r4, lr}
 8002402:	1e04      	subs	r4, r0, #0
 8002404:	d010      	beq.n	8002428 <__aeabi_ui2d+0x28>
 8002406:	f000 f8a7 	bl	8002558 <__clzsi2>
 800240a:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <__aeabi_ui2d+0x48>)
 800240c:	1a1b      	subs	r3, r3, r0
 800240e:	280a      	cmp	r0, #10
 8002410:	dc11      	bgt.n	8002436 <__aeabi_ui2d+0x36>
 8002412:	220b      	movs	r2, #11
 8002414:	0021      	movs	r1, r4
 8002416:	1a12      	subs	r2, r2, r0
 8002418:	40d1      	lsrs	r1, r2
 800241a:	3015      	adds	r0, #21
 800241c:	030a      	lsls	r2, r1, #12
 800241e:	055b      	lsls	r3, r3, #21
 8002420:	4084      	lsls	r4, r0
 8002422:	0b12      	lsrs	r2, r2, #12
 8002424:	0d5b      	lsrs	r3, r3, #21
 8002426:	e001      	b.n	800242c <__aeabi_ui2d+0x2c>
 8002428:	2300      	movs	r3, #0
 800242a:	2200      	movs	r2, #0
 800242c:	051b      	lsls	r3, r3, #20
 800242e:	4313      	orrs	r3, r2
 8002430:	0020      	movs	r0, r4
 8002432:	0019      	movs	r1, r3
 8002434:	bd10      	pop	{r4, pc}
 8002436:	0022      	movs	r2, r4
 8002438:	380b      	subs	r0, #11
 800243a:	4082      	lsls	r2, r0
 800243c:	055b      	lsls	r3, r3, #21
 800243e:	0312      	lsls	r2, r2, #12
 8002440:	2400      	movs	r4, #0
 8002442:	0b12      	lsrs	r2, r2, #12
 8002444:	0d5b      	lsrs	r3, r3, #21
 8002446:	e7f1      	b.n	800242c <__aeabi_ui2d+0x2c>
 8002448:	0000041e 	.word	0x0000041e

0800244c <__aeabi_d2f>:
 800244c:	0002      	movs	r2, r0
 800244e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002450:	004b      	lsls	r3, r1, #1
 8002452:	030d      	lsls	r5, r1, #12
 8002454:	0f40      	lsrs	r0, r0, #29
 8002456:	0d5b      	lsrs	r3, r3, #21
 8002458:	0fcc      	lsrs	r4, r1, #31
 800245a:	0a6d      	lsrs	r5, r5, #9
 800245c:	493a      	ldr	r1, [pc, #232]	; (8002548 <__aeabi_d2f+0xfc>)
 800245e:	4305      	orrs	r5, r0
 8002460:	1c58      	adds	r0, r3, #1
 8002462:	00d7      	lsls	r7, r2, #3
 8002464:	4208      	tst	r0, r1
 8002466:	d00a      	beq.n	800247e <__aeabi_d2f+0x32>
 8002468:	4938      	ldr	r1, [pc, #224]	; (800254c <__aeabi_d2f+0x100>)
 800246a:	1859      	adds	r1, r3, r1
 800246c:	29fe      	cmp	r1, #254	; 0xfe
 800246e:	dd16      	ble.n	800249e <__aeabi_d2f+0x52>
 8002470:	20ff      	movs	r0, #255	; 0xff
 8002472:	2200      	movs	r2, #0
 8002474:	05c0      	lsls	r0, r0, #23
 8002476:	4310      	orrs	r0, r2
 8002478:	07e4      	lsls	r4, r4, #31
 800247a:	4320      	orrs	r0, r4
 800247c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247e:	2b00      	cmp	r3, #0
 8002480:	d106      	bne.n	8002490 <__aeabi_d2f+0x44>
 8002482:	433d      	orrs	r5, r7
 8002484:	d026      	beq.n	80024d4 <__aeabi_d2f+0x88>
 8002486:	2205      	movs	r2, #5
 8002488:	0192      	lsls	r2, r2, #6
 800248a:	0a52      	lsrs	r2, r2, #9
 800248c:	b2d8      	uxtb	r0, r3
 800248e:	e7f1      	b.n	8002474 <__aeabi_d2f+0x28>
 8002490:	432f      	orrs	r7, r5
 8002492:	d0ed      	beq.n	8002470 <__aeabi_d2f+0x24>
 8002494:	2280      	movs	r2, #128	; 0x80
 8002496:	03d2      	lsls	r2, r2, #15
 8002498:	20ff      	movs	r0, #255	; 0xff
 800249a:	432a      	orrs	r2, r5
 800249c:	e7ea      	b.n	8002474 <__aeabi_d2f+0x28>
 800249e:	2900      	cmp	r1, #0
 80024a0:	dd1b      	ble.n	80024da <__aeabi_d2f+0x8e>
 80024a2:	0192      	lsls	r2, r2, #6
 80024a4:	1e50      	subs	r0, r2, #1
 80024a6:	4182      	sbcs	r2, r0
 80024a8:	00ed      	lsls	r5, r5, #3
 80024aa:	0f7f      	lsrs	r7, r7, #29
 80024ac:	432a      	orrs	r2, r5
 80024ae:	433a      	orrs	r2, r7
 80024b0:	0753      	lsls	r3, r2, #29
 80024b2:	d047      	beq.n	8002544 <__aeabi_d2f+0xf8>
 80024b4:	230f      	movs	r3, #15
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d000      	beq.n	80024be <__aeabi_d2f+0x72>
 80024bc:	3204      	adds	r2, #4
 80024be:	2380      	movs	r3, #128	; 0x80
 80024c0:	04db      	lsls	r3, r3, #19
 80024c2:	4013      	ands	r3, r2
 80024c4:	d03e      	beq.n	8002544 <__aeabi_d2f+0xf8>
 80024c6:	1c48      	adds	r0, r1, #1
 80024c8:	29fe      	cmp	r1, #254	; 0xfe
 80024ca:	d0d1      	beq.n	8002470 <__aeabi_d2f+0x24>
 80024cc:	0192      	lsls	r2, r2, #6
 80024ce:	0a52      	lsrs	r2, r2, #9
 80024d0:	b2c0      	uxtb	r0, r0
 80024d2:	e7cf      	b.n	8002474 <__aeabi_d2f+0x28>
 80024d4:	2000      	movs	r0, #0
 80024d6:	2200      	movs	r2, #0
 80024d8:	e7cc      	b.n	8002474 <__aeabi_d2f+0x28>
 80024da:	000a      	movs	r2, r1
 80024dc:	3217      	adds	r2, #23
 80024de:	db2f      	blt.n	8002540 <__aeabi_d2f+0xf4>
 80024e0:	2680      	movs	r6, #128	; 0x80
 80024e2:	0436      	lsls	r6, r6, #16
 80024e4:	432e      	orrs	r6, r5
 80024e6:	251e      	movs	r5, #30
 80024e8:	1a6d      	subs	r5, r5, r1
 80024ea:	2d1f      	cmp	r5, #31
 80024ec:	dd11      	ble.n	8002512 <__aeabi_d2f+0xc6>
 80024ee:	2202      	movs	r2, #2
 80024f0:	4252      	negs	r2, r2
 80024f2:	1a52      	subs	r2, r2, r1
 80024f4:	0031      	movs	r1, r6
 80024f6:	40d1      	lsrs	r1, r2
 80024f8:	2d20      	cmp	r5, #32
 80024fa:	d004      	beq.n	8002506 <__aeabi_d2f+0xba>
 80024fc:	4a14      	ldr	r2, [pc, #80]	; (8002550 <__aeabi_d2f+0x104>)
 80024fe:	4694      	mov	ip, r2
 8002500:	4463      	add	r3, ip
 8002502:	409e      	lsls	r6, r3
 8002504:	4337      	orrs	r7, r6
 8002506:	003a      	movs	r2, r7
 8002508:	1e53      	subs	r3, r2, #1
 800250a:	419a      	sbcs	r2, r3
 800250c:	430a      	orrs	r2, r1
 800250e:	2100      	movs	r1, #0
 8002510:	e7ce      	b.n	80024b0 <__aeabi_d2f+0x64>
 8002512:	4a10      	ldr	r2, [pc, #64]	; (8002554 <__aeabi_d2f+0x108>)
 8002514:	0038      	movs	r0, r7
 8002516:	4694      	mov	ip, r2
 8002518:	4463      	add	r3, ip
 800251a:	4098      	lsls	r0, r3
 800251c:	003a      	movs	r2, r7
 800251e:	1e41      	subs	r1, r0, #1
 8002520:	4188      	sbcs	r0, r1
 8002522:	409e      	lsls	r6, r3
 8002524:	40ea      	lsrs	r2, r5
 8002526:	4330      	orrs	r0, r6
 8002528:	4302      	orrs	r2, r0
 800252a:	2100      	movs	r1, #0
 800252c:	0753      	lsls	r3, r2, #29
 800252e:	d1c1      	bne.n	80024b4 <__aeabi_d2f+0x68>
 8002530:	2180      	movs	r1, #128	; 0x80
 8002532:	0013      	movs	r3, r2
 8002534:	04c9      	lsls	r1, r1, #19
 8002536:	2001      	movs	r0, #1
 8002538:	400b      	ands	r3, r1
 800253a:	420a      	tst	r2, r1
 800253c:	d1c6      	bne.n	80024cc <__aeabi_d2f+0x80>
 800253e:	e7a3      	b.n	8002488 <__aeabi_d2f+0x3c>
 8002540:	2300      	movs	r3, #0
 8002542:	e7a0      	b.n	8002486 <__aeabi_d2f+0x3a>
 8002544:	000b      	movs	r3, r1
 8002546:	e79f      	b.n	8002488 <__aeabi_d2f+0x3c>
 8002548:	000007fe 	.word	0x000007fe
 800254c:	fffffc80 	.word	0xfffffc80
 8002550:	fffffca2 	.word	0xfffffca2
 8002554:	fffffc82 	.word	0xfffffc82

08002558 <__clzsi2>:
 8002558:	211c      	movs	r1, #28
 800255a:	2301      	movs	r3, #1
 800255c:	041b      	lsls	r3, r3, #16
 800255e:	4298      	cmp	r0, r3
 8002560:	d301      	bcc.n	8002566 <__clzsi2+0xe>
 8002562:	0c00      	lsrs	r0, r0, #16
 8002564:	3910      	subs	r1, #16
 8002566:	0a1b      	lsrs	r3, r3, #8
 8002568:	4298      	cmp	r0, r3
 800256a:	d301      	bcc.n	8002570 <__clzsi2+0x18>
 800256c:	0a00      	lsrs	r0, r0, #8
 800256e:	3908      	subs	r1, #8
 8002570:	091b      	lsrs	r3, r3, #4
 8002572:	4298      	cmp	r0, r3
 8002574:	d301      	bcc.n	800257a <__clzsi2+0x22>
 8002576:	0900      	lsrs	r0, r0, #4
 8002578:	3904      	subs	r1, #4
 800257a:	a202      	add	r2, pc, #8	; (adr r2, 8002584 <__clzsi2+0x2c>)
 800257c:	5c10      	ldrb	r0, [r2, r0]
 800257e:	1840      	adds	r0, r0, r1
 8002580:	4770      	bx	lr
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	02020304 	.word	0x02020304
 8002588:	01010101 	.word	0x01010101
	...

08002594 <__clzdi2>:
 8002594:	b510      	push	{r4, lr}
 8002596:	2900      	cmp	r1, #0
 8002598:	d103      	bne.n	80025a2 <__clzdi2+0xe>
 800259a:	f7ff ffdd 	bl	8002558 <__clzsi2>
 800259e:	3020      	adds	r0, #32
 80025a0:	e002      	b.n	80025a8 <__clzdi2+0x14>
 80025a2:	0008      	movs	r0, r1
 80025a4:	f7ff ffd8 	bl	8002558 <__clzsi2>
 80025a8:	bd10      	pop	{r4, pc}
 80025aa:	46c0      	nop			; (mov r8, r8)

080025ac <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025b2:	003b      	movs	r3, r7
 80025b4:	0018      	movs	r0, r3
 80025b6:	2308      	movs	r3, #8
 80025b8:	001a      	movs	r2, r3
 80025ba:	2100      	movs	r1, #0
 80025bc:	f007 fbe2 	bl	8009d84 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80025c0:	4b29      	ldr	r3, [pc, #164]	; (8002668 <MX_ADC_Init+0xbc>)
 80025c2:	4a2a      	ldr	r2, [pc, #168]	; (800266c <MX_ADC_Init+0xc0>)
 80025c4:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80025c6:	4b28      	ldr	r3, [pc, #160]	; (8002668 <MX_ADC_Init+0xbc>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80025cc:	4b26      	ldr	r3, [pc, #152]	; (8002668 <MX_ADC_Init+0xbc>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80025d2:	4b25      	ldr	r3, [pc, #148]	; (8002668 <MX_ADC_Init+0xbc>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 80025d8:	4b23      	ldr	r3, [pc, #140]	; (8002668 <MX_ADC_Init+0xbc>)
 80025da:	2207      	movs	r2, #7
 80025dc:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80025de:	4b22      	ldr	r3, [pc, #136]	; (8002668 <MX_ADC_Init+0xbc>)
 80025e0:	2201      	movs	r2, #1
 80025e2:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025e4:	4b20      	ldr	r3, [pc, #128]	; (8002668 <MX_ADC_Init+0xbc>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 80025ea:	4b1f      	ldr	r3, [pc, #124]	; (8002668 <MX_ADC_Init+0xbc>)
 80025ec:	2220      	movs	r2, #32
 80025ee:	2101      	movs	r1, #1
 80025f0:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80025f2:	4b1d      	ldr	r3, [pc, #116]	; (8002668 <MX_ADC_Init+0xbc>)
 80025f4:	2221      	movs	r2, #33	; 0x21
 80025f6:	2100      	movs	r1, #0
 80025f8:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80025fa:	4b1b      	ldr	r3, [pc, #108]	; (8002668 <MX_ADC_Init+0xbc>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002600:	4b19      	ldr	r3, [pc, #100]	; (8002668 <MX_ADC_Init+0xbc>)
 8002602:	22c2      	movs	r2, #194	; 0xc2
 8002604:	32ff      	adds	r2, #255	; 0xff
 8002606:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 8002608:	4b17      	ldr	r3, [pc, #92]	; (8002668 <MX_ADC_Init+0xbc>)
 800260a:	222c      	movs	r2, #44	; 0x2c
 800260c:	2101      	movs	r1, #1
 800260e:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002610:	4b15      	ldr	r3, [pc, #84]	; (8002668 <MX_ADC_Init+0xbc>)
 8002612:	2204      	movs	r2, #4
 8002614:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002616:	4b14      	ldr	r3, [pc, #80]	; (8002668 <MX_ADC_Init+0xbc>)
 8002618:	2200      	movs	r2, #0
 800261a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800261c:	4b12      	ldr	r3, [pc, #72]	; (8002668 <MX_ADC_Init+0xbc>)
 800261e:	2200      	movs	r2, #0
 8002620:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8002622:	4b11      	ldr	r3, [pc, #68]	; (8002668 <MX_ADC_Init+0xbc>)
 8002624:	2200      	movs	r2, #0
 8002626:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002628:	4b0f      	ldr	r3, [pc, #60]	; (8002668 <MX_ADC_Init+0xbc>)
 800262a:	2200      	movs	r2, #0
 800262c:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800262e:	4b0e      	ldr	r3, [pc, #56]	; (8002668 <MX_ADC_Init+0xbc>)
 8002630:	0018      	movs	r0, r3
 8002632:	f001 fc0b 	bl	8003e4c <HAL_ADC_Init>
 8002636:	1e03      	subs	r3, r0, #0
 8002638:	d001      	beq.n	800263e <MX_ADC_Init+0x92>
  {
    Error_Handler();
 800263a:	f000 fad3 	bl	8002be4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800263e:	003b      	movs	r3, r7
 8002640:	2201      	movs	r2, #1
 8002642:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002644:	003b      	movs	r3, r7
 8002646:	2280      	movs	r2, #128	; 0x80
 8002648:	0152      	lsls	r2, r2, #5
 800264a:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800264c:	003a      	movs	r2, r7
 800264e:	4b06      	ldr	r3, [pc, #24]	; (8002668 <MX_ADC_Init+0xbc>)
 8002650:	0011      	movs	r1, r2
 8002652:	0018      	movs	r0, r3
 8002654:	f001 fd6e 	bl	8004134 <HAL_ADC_ConfigChannel>
 8002658:	1e03      	subs	r3, r0, #0
 800265a:	d001      	beq.n	8002660 <MX_ADC_Init+0xb4>
  {
    Error_Handler();
 800265c:	f000 fac2 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002660:	46c0      	nop			; (mov r8, r8)
 8002662:	46bd      	mov	sp, r7
 8002664:	b002      	add	sp, #8
 8002666:	bd80      	pop	{r7, pc}
 8002668:	200001f0 	.word	0x200001f0
 800266c:	40012400 	.word	0x40012400

08002670 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002670:	b590      	push	{r4, r7, lr}
 8002672:	b089      	sub	sp, #36	; 0x24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002678:	240c      	movs	r4, #12
 800267a:	193b      	adds	r3, r7, r4
 800267c:	0018      	movs	r0, r3
 800267e:	2314      	movs	r3, #20
 8002680:	001a      	movs	r2, r3
 8002682:	2100      	movs	r1, #0
 8002684:	f007 fb7e 	bl	8009d84 <memset>
  if(adcHandle->Instance==ADC1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a2a      	ldr	r2, [pc, #168]	; (8002738 <HAL_ADC_MspInit+0xc8>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d14d      	bne.n	800272e <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002692:	4b2a      	ldr	r3, [pc, #168]	; (800273c <HAL_ADC_MspInit+0xcc>)
 8002694:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002696:	4b29      	ldr	r3, [pc, #164]	; (800273c <HAL_ADC_MspInit+0xcc>)
 8002698:	2180      	movs	r1, #128	; 0x80
 800269a:	0089      	lsls	r1, r1, #2
 800269c:	430a      	orrs	r2, r1
 800269e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a0:	4b26      	ldr	r3, [pc, #152]	; (800273c <HAL_ADC_MspInit+0xcc>)
 80026a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a4:	4b25      	ldr	r3, [pc, #148]	; (800273c <HAL_ADC_MspInit+0xcc>)
 80026a6:	2101      	movs	r1, #1
 80026a8:	430a      	orrs	r2, r1
 80026aa:	62da      	str	r2, [r3, #44]	; 0x2c
 80026ac:	4b23      	ldr	r3, [pc, #140]	; (800273c <HAL_ADC_MspInit+0xcc>)
 80026ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b0:	2201      	movs	r2, #1
 80026b2:	4013      	ands	r3, r2
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026b8:	193b      	adds	r3, r7, r4
 80026ba:	2201      	movs	r2, #1
 80026bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026be:	193b      	adds	r3, r7, r4
 80026c0:	2203      	movs	r2, #3
 80026c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	193b      	adds	r3, r7, r4
 80026c6:	2200      	movs	r2, #0
 80026c8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ca:	193a      	adds	r2, r7, r4
 80026cc:	23a0      	movs	r3, #160	; 0xa0
 80026ce:	05db      	lsls	r3, r3, #23
 80026d0:	0011      	movs	r1, r2
 80026d2:	0018      	movs	r0, r3
 80026d4:	f002 f87a 	bl	80047cc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80026d8:	4b19      	ldr	r3, [pc, #100]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 80026da:	4a1a      	ldr	r2, [pc, #104]	; (8002744 <HAL_ADC_MspInit+0xd4>)
 80026dc:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80026de:	4b18      	ldr	r3, [pc, #96]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026e4:	4b16      	ldr	r3, [pc, #88]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80026f0:	4b13      	ldr	r3, [pc, #76]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 80026f2:	2280      	movs	r2, #128	; 0x80
 80026f4:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026f6:	4b12      	ldr	r3, [pc, #72]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 80026f8:	2280      	movs	r2, #128	; 0x80
 80026fa:	0092      	lsls	r2, r2, #2
 80026fc:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026fe:	4b10      	ldr	r3, [pc, #64]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 8002700:	2280      	movs	r2, #128	; 0x80
 8002702:	0112      	lsls	r2, r2, #4
 8002704:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002706:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 8002708:	2220      	movs	r2, #32
 800270a:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 800270c:	4b0c      	ldr	r3, [pc, #48]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 800270e:	2200      	movs	r2, #0
 8002710:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002712:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 8002714:	0018      	movs	r0, r3
 8002716:	f001 feab 	bl	8004470 <HAL_DMA_Init>
 800271a:	1e03      	subs	r3, r0, #0
 800271c:	d001      	beq.n	8002722 <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 800271e:	f000 fa61 	bl	8002be4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a06      	ldr	r2, [pc, #24]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 8002726:	64da      	str	r2, [r3, #76]	; 0x4c
 8002728:	4b05      	ldr	r3, [pc, #20]	; (8002740 <HAL_ADC_MspInit+0xd0>)
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800272e:	46c0      	nop			; (mov r8, r8)
 8002730:	46bd      	mov	sp, r7
 8002732:	b009      	add	sp, #36	; 0x24
 8002734:	bd90      	pop	{r4, r7, pc}
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	40012400 	.word	0x40012400
 800273c:	40021000 	.word	0x40021000
 8002740:	2000024c 	.word	0x2000024c
 8002744:	40020008 	.word	0x40020008

08002748 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800274e:	4b0c      	ldr	r3, [pc, #48]	; (8002780 <MX_DMA_Init+0x38>)
 8002750:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002752:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <MX_DMA_Init+0x38>)
 8002754:	2101      	movs	r1, #1
 8002756:	430a      	orrs	r2, r1
 8002758:	631a      	str	r2, [r3, #48]	; 0x30
 800275a:	4b09      	ldr	r3, [pc, #36]	; (8002780 <MX_DMA_Init+0x38>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	2201      	movs	r2, #1
 8002760:	4013      	ands	r3, r2
 8002762:	607b      	str	r3, [r7, #4]
 8002764:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8002766:	2200      	movs	r2, #0
 8002768:	2101      	movs	r1, #1
 800276a:	2009      	movs	r0, #9
 800276c:	f001 fe4e 	bl	800440c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002770:	2009      	movs	r0, #9
 8002772:	f001 fe60 	bl	8004436 <HAL_NVIC_EnableIRQ>

}
 8002776:	46c0      	nop			; (mov r8, r8)
 8002778:	46bd      	mov	sp, r7
 800277a:	b002      	add	sp, #8
 800277c:	bd80      	pop	{r7, pc}
 800277e:	46c0      	nop			; (mov r8, r8)
 8002780:	40021000 	.word	0x40021000

08002784 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002784:	b590      	push	{r4, r7, lr}
 8002786:	b08b      	sub	sp, #44	; 0x2c
 8002788:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278a:	2414      	movs	r4, #20
 800278c:	193b      	adds	r3, r7, r4
 800278e:	0018      	movs	r0, r3
 8002790:	2314      	movs	r3, #20
 8002792:	001a      	movs	r2, r3
 8002794:	2100      	movs	r1, #0
 8002796:	f007 faf5 	bl	8009d84 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800279a:	4b48      	ldr	r3, [pc, #288]	; (80028bc <MX_GPIO_Init+0x138>)
 800279c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800279e:	4b47      	ldr	r3, [pc, #284]	; (80028bc <MX_GPIO_Init+0x138>)
 80027a0:	2104      	movs	r1, #4
 80027a2:	430a      	orrs	r2, r1
 80027a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80027a6:	4b45      	ldr	r3, [pc, #276]	; (80028bc <MX_GPIO_Init+0x138>)
 80027a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027aa:	2204      	movs	r2, #4
 80027ac:	4013      	ands	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027b2:	4b42      	ldr	r3, [pc, #264]	; (80028bc <MX_GPIO_Init+0x138>)
 80027b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b6:	4b41      	ldr	r3, [pc, #260]	; (80028bc <MX_GPIO_Init+0x138>)
 80027b8:	2180      	movs	r1, #128	; 0x80
 80027ba:	430a      	orrs	r2, r1
 80027bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80027be:	4b3f      	ldr	r3, [pc, #252]	; (80028bc <MX_GPIO_Init+0x138>)
 80027c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c2:	2280      	movs	r2, #128	; 0x80
 80027c4:	4013      	ands	r3, r2
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ca:	4b3c      	ldr	r3, [pc, #240]	; (80028bc <MX_GPIO_Init+0x138>)
 80027cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ce:	4b3b      	ldr	r3, [pc, #236]	; (80028bc <MX_GPIO_Init+0x138>)
 80027d0:	2101      	movs	r1, #1
 80027d2:	430a      	orrs	r2, r1
 80027d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80027d6:	4b39      	ldr	r3, [pc, #228]	; (80028bc <MX_GPIO_Init+0x138>)
 80027d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027da:	2201      	movs	r2, #1
 80027dc:	4013      	ands	r3, r2
 80027de:	60bb      	str	r3, [r7, #8]
 80027e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027e2:	4b36      	ldr	r3, [pc, #216]	; (80028bc <MX_GPIO_Init+0x138>)
 80027e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027e6:	4b35      	ldr	r3, [pc, #212]	; (80028bc <MX_GPIO_Init+0x138>)
 80027e8:	2102      	movs	r1, #2
 80027ea:	430a      	orrs	r2, r1
 80027ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80027ee:	4b33      	ldr	r3, [pc, #204]	; (80028bc <MX_GPIO_Init+0x138>)
 80027f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f2:	2202      	movs	r2, #2
 80027f4:	4013      	ands	r3, r2
 80027f6:	607b      	str	r3, [r7, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80027fa:	23a0      	movs	r3, #160	; 0xa0
 80027fc:	05db      	lsls	r3, r3, #23
 80027fe:	2200      	movs	r2, #0
 8002800:	2120      	movs	r1, #32
 8002802:	0018      	movs	r0, r3
 8002804:	f002 f958 	bl	8004ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NRF24_CSN_Pin|NRF24_CE_Pin, GPIO_PIN_RESET);
 8002808:	4b2d      	ldr	r3, [pc, #180]	; (80028c0 <MX_GPIO_Init+0x13c>)
 800280a:	2200      	movs	r2, #0
 800280c:	21c0      	movs	r1, #192	; 0xc0
 800280e:	0018      	movs	r0, r3
 8002810:	f002 f952 	bl	8004ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002814:	193b      	adds	r3, r7, r4
 8002816:	2280      	movs	r2, #128	; 0x80
 8002818:	0192      	lsls	r2, r2, #6
 800281a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800281c:	193b      	adds	r3, r7, r4
 800281e:	2284      	movs	r2, #132	; 0x84
 8002820:	0392      	lsls	r2, r2, #14
 8002822:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	193b      	adds	r3, r7, r4
 8002826:	2200      	movs	r2, #0
 8002828:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800282a:	193b      	adds	r3, r7, r4
 800282c:	4a24      	ldr	r2, [pc, #144]	; (80028c0 <MX_GPIO_Init+0x13c>)
 800282e:	0019      	movs	r1, r3
 8002830:	0010      	movs	r0, r2
 8002832:	f001 ffcb 	bl	80047cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002836:	193b      	adds	r3, r7, r4
 8002838:	2220      	movs	r2, #32
 800283a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283c:	193b      	adds	r3, r7, r4
 800283e:	2201      	movs	r2, #1
 8002840:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002842:	193b      	adds	r3, r7, r4
 8002844:	2200      	movs	r2, #0
 8002846:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002848:	193b      	adds	r3, r7, r4
 800284a:	2200      	movs	r2, #0
 800284c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800284e:	193a      	adds	r2, r7, r4
 8002850:	23a0      	movs	r3, #160	; 0xa0
 8002852:	05db      	lsls	r3, r3, #23
 8002854:	0011      	movs	r1, r2
 8002856:	0018      	movs	r0, r3
 8002858:	f001 ffb8 	bl	80047cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin|NRF24_CE_Pin;
 800285c:	193b      	adds	r3, r7, r4
 800285e:	22c0      	movs	r2, #192	; 0xc0
 8002860:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002862:	193b      	adds	r3, r7, r4
 8002864:	2201      	movs	r2, #1
 8002866:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	193b      	adds	r3, r7, r4
 800286a:	2200      	movs	r2, #0
 800286c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286e:	193b      	adds	r3, r7, r4
 8002870:	2200      	movs	r2, #0
 8002872:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002874:	193b      	adds	r3, r7, r4
 8002876:	4a12      	ldr	r2, [pc, #72]	; (80028c0 <MX_GPIO_Init+0x13c>)
 8002878:	0019      	movs	r1, r3
 800287a:	0010      	movs	r0, r2
 800287c:	f001 ffa6 	bl	80047cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8002880:	0021      	movs	r1, r4
 8002882:	187b      	adds	r3, r7, r1
 8002884:	2280      	movs	r2, #128	; 0x80
 8002886:	0052      	lsls	r2, r2, #1
 8002888:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800288a:	187b      	adds	r3, r7, r1
 800288c:	2288      	movs	r2, #136	; 0x88
 800288e:	0352      	lsls	r2, r2, #13
 8002890:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	187b      	adds	r3, r7, r1
 8002894:	2200      	movs	r2, #0
 8002896:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002898:	187b      	adds	r3, r7, r1
 800289a:	4a09      	ldr	r2, [pc, #36]	; (80028c0 <MX_GPIO_Init+0x13c>)
 800289c:	0019      	movs	r1, r3
 800289e:	0010      	movs	r0, r2
 80028a0:	f001 ff94 	bl	80047cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80028a4:	2200      	movs	r2, #0
 80028a6:	2100      	movs	r1, #0
 80028a8:	2007      	movs	r0, #7
 80028aa:	f001 fdaf 	bl	800440c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80028ae:	2007      	movs	r0, #7
 80028b0:	f001 fdc1 	bl	8004436 <HAL_NVIC_EnableIRQ>

}
 80028b4:	46c0      	nop			; (mov r8, r8)
 80028b6:	46bd      	mov	sp, r7
 80028b8:	b00b      	add	sp, #44	; 0x2c
 80028ba:	bd90      	pop	{r4, r7, pc}
 80028bc:	40021000 	.word	0x40021000
 80028c0:	50000800 	.word	0x50000800

080028c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028c8:	4b1b      	ldr	r3, [pc, #108]	; (8002938 <MX_I2C1_Init+0x74>)
 80028ca:	4a1c      	ldr	r2, [pc, #112]	; (800293c <MX_I2C1_Init+0x78>)
 80028cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80028ce:	4b1a      	ldr	r3, [pc, #104]	; (8002938 <MX_I2C1_Init+0x74>)
 80028d0:	4a1b      	ldr	r2, [pc, #108]	; (8002940 <MX_I2C1_Init+0x7c>)
 80028d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80028d4:	4b18      	ldr	r3, [pc, #96]	; (8002938 <MX_I2C1_Init+0x74>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028da:	4b17      	ldr	r3, [pc, #92]	; (8002938 <MX_I2C1_Init+0x74>)
 80028dc:	2201      	movs	r2, #1
 80028de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028e0:	4b15      	ldr	r3, [pc, #84]	; (8002938 <MX_I2C1_Init+0x74>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80028e6:	4b14      	ldr	r3, [pc, #80]	; (8002938 <MX_I2C1_Init+0x74>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80028ec:	4b12      	ldr	r3, [pc, #72]	; (8002938 <MX_I2C1_Init+0x74>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028f2:	4b11      	ldr	r3, [pc, #68]	; (8002938 <MX_I2C1_Init+0x74>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028f8:	4b0f      	ldr	r3, [pc, #60]	; (8002938 <MX_I2C1_Init+0x74>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028fe:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <MX_I2C1_Init+0x74>)
 8002900:	0018      	movs	r0, r3
 8002902:	f002 f937 	bl	8004b74 <HAL_I2C_Init>
 8002906:	1e03      	subs	r3, r0, #0
 8002908:	d001      	beq.n	800290e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800290a:	f000 f96b 	bl	8002be4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800290e:	4b0a      	ldr	r3, [pc, #40]	; (8002938 <MX_I2C1_Init+0x74>)
 8002910:	2100      	movs	r1, #0
 8002912:	0018      	movs	r0, r3
 8002914:	f002 f9c4 	bl	8004ca0 <HAL_I2CEx_ConfigAnalogFilter>
 8002918:	1e03      	subs	r3, r0, #0
 800291a:	d001      	beq.n	8002920 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800291c:	f000 f962 	bl	8002be4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <MX_I2C1_Init+0x74>)
 8002922:	2100      	movs	r1, #0
 8002924:	0018      	movs	r0, r3
 8002926:	f002 fa07 	bl	8004d38 <HAL_I2CEx_ConfigDigitalFilter>
 800292a:	1e03      	subs	r3, r0, #0
 800292c:	d001      	beq.n	8002932 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800292e:	f000 f959 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	20000294 	.word	0x20000294
 800293c:	40005400 	.word	0x40005400
 8002940:	00707cbb 	.word	0x00707cbb

08002944 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002944:	b590      	push	{r4, r7, lr}
 8002946:	b089      	sub	sp, #36	; 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800294c:	240c      	movs	r4, #12
 800294e:	193b      	adds	r3, r7, r4
 8002950:	0018      	movs	r0, r3
 8002952:	2314      	movs	r3, #20
 8002954:	001a      	movs	r2, r3
 8002956:	2100      	movs	r1, #0
 8002958:	f007 fa14 	bl	8009d84 <memset>
  if(i2cHandle->Instance==I2C1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a17      	ldr	r2, [pc, #92]	; (80029c0 <HAL_I2C_MspInit+0x7c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d128      	bne.n	80029b8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002966:	4b17      	ldr	r3, [pc, #92]	; (80029c4 <HAL_I2C_MspInit+0x80>)
 8002968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800296a:	4b16      	ldr	r3, [pc, #88]	; (80029c4 <HAL_I2C_MspInit+0x80>)
 800296c:	2102      	movs	r1, #2
 800296e:	430a      	orrs	r2, r1
 8002970:	62da      	str	r2, [r3, #44]	; 0x2c
 8002972:	4b14      	ldr	r3, [pc, #80]	; (80029c4 <HAL_I2C_MspInit+0x80>)
 8002974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002976:	2202      	movs	r2, #2
 8002978:	4013      	ands	r3, r2
 800297a:	60bb      	str	r3, [r7, #8]
 800297c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800297e:	0021      	movs	r1, r4
 8002980:	187b      	adds	r3, r7, r1
 8002982:	22c0      	movs	r2, #192	; 0xc0
 8002984:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002986:	187b      	adds	r3, r7, r1
 8002988:	2212      	movs	r2, #18
 800298a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298c:	187b      	adds	r3, r7, r1
 800298e:	2200      	movs	r2, #0
 8002990:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002992:	187b      	adds	r3, r7, r1
 8002994:	2203      	movs	r2, #3
 8002996:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002998:	187b      	adds	r3, r7, r1
 800299a:	2201      	movs	r2, #1
 800299c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800299e:	187b      	adds	r3, r7, r1
 80029a0:	4a09      	ldr	r2, [pc, #36]	; (80029c8 <HAL_I2C_MspInit+0x84>)
 80029a2:	0019      	movs	r1, r3
 80029a4:	0010      	movs	r0, r2
 80029a6:	f001 ff11 	bl	80047cc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029aa:	4b06      	ldr	r3, [pc, #24]	; (80029c4 <HAL_I2C_MspInit+0x80>)
 80029ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029ae:	4b05      	ldr	r3, [pc, #20]	; (80029c4 <HAL_I2C_MspInit+0x80>)
 80029b0:	2180      	movs	r1, #128	; 0x80
 80029b2:	0389      	lsls	r1, r1, #14
 80029b4:	430a      	orrs	r2, r1
 80029b6:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80029b8:	46c0      	nop			; (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b009      	add	sp, #36	; 0x24
 80029be:	bd90      	pop	{r4, r7, pc}
 80029c0:	40005400 	.word	0x40005400
 80029c4:	40021000 	.word	0x40021000
 80029c8:	50000400 	.word	0x50000400

080029cc <__io_putchar>:
uint8_t Message[32];
uint8_t MessageLength;


int __io_putchar(int ch) // to pc
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b0a      	cmp	r3, #10
 80029d8:	d102      	bne.n	80029e0 <__io_putchar+0x14>
    __io_putchar('\r');
 80029da:	200d      	movs	r0, #13
 80029dc:	f7ff fff6 	bl	80029cc <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80029e0:	2301      	movs	r3, #1
 80029e2:	425b      	negs	r3, r3
 80029e4:	1d39      	adds	r1, r7, #4
 80029e6:	4804      	ldr	r0, [pc, #16]	; (80029f8 <__io_putchar+0x2c>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	f004 fa25 	bl	8006e38 <HAL_UART_Transmit>

  return 1;
 80029ee:	2301      	movs	r3, #1
}
 80029f0:	0018      	movs	r0, r3
 80029f2:	46bd      	mov	sp, r7
 80029f4:	b002      	add	sp, #8
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	200004c4 	.word	0x200004c4

080029fc <HAL_TIM_PeriodElapsedCallback>:
    NEO6_ReceiveUartChar(&GpsState);
  }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  if (htim == &htim6) {
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d105      	bne.n	8002a18 <HAL_TIM_PeriodElapsedCallback+0x1c>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002a0c:	23a0      	movs	r3, #160	; 0xa0
 8002a0e:	05db      	lsls	r3, r3, #23
 8002a10:	2120      	movs	r1, #32
 8002a12:	0018      	movs	r0, r3
 8002a14:	f002 f86d 	bl	8004af2 <HAL_GPIO_TogglePin>
//    AHT20_Read(&Temp, &Hum); // reads AHT20 measurements every second
//    printf("Temperature = ???\n Hum = ???\n");
  }
}
 8002a18:	46c0      	nop			; (mov r8, r8)
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b002      	add	sp, #8
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	20000374 	.word	0x20000374

08002a24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a2a:	f001 f97b 	bl	8003d24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a2e:	f000 f859 	bl	8002ae4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a32:	f7ff fea7 	bl	8002784 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a36:	f7ff fe87 	bl	8002748 <MX_DMA_Init>
  MX_I2C1_Init();
 8002a3a:	f7ff ff43 	bl	80028c4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002a3e:	f001 f831 	bl	8003aa4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002a42:	f001 f863 	bl	8003b0c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002a46:	f000 fddf 	bl	8003608 <MX_SPI1_Init>
  MX_TIM6_Init();
 8002a4a:	f000 ff9b 	bl	8003984 <MX_TIM6_Init>
  MX_ADC_Init();
 8002a4e:	f7ff fdad 	bl	80025ac <MX_ADC_Init>
  MX_LPUART1_UART_Init();
 8002a52:	f000 fff5 	bl	8003a40 <MX_LPUART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

//  AHT20_Init();
//  NEO6_Init(&GpsState, &huart1);
  HAL_TIM_Base_Start_IT(&htim6);
 8002a56:	4b1a      	ldr	r3, [pc, #104]	; (8002ac0 <main+0x9c>)
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f003 ff99 	bl	8006990 <HAL_TIM_Base_Start_IT>


  // RECEIVER
  nRF24_Init(&hspi1);
 8002a5e:	4b19      	ldr	r3, [pc, #100]	; (8002ac4 <main+0xa0>)
 8002a60:	0018      	movs	r0, r3
 8002a62:	f000 fd65 	bl	8003530 <nRF24_Init>
  nRF24_SetRXAddress(0, "Odb");
 8002a66:	4b18      	ldr	r3, [pc, #96]	; (8002ac8 <main+0xa4>)
 8002a68:	0019      	movs	r1, r3
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	f000 fbe0 	bl	8003230 <nRF24_SetRXAddress>
  nRF24_SetTXAddress("Nad");
 8002a70:	4b16      	ldr	r3, [pc, #88]	; (8002acc <main+0xa8>)
 8002a72:	0018      	movs	r0, r3
 8002a74:	f000 fc22 	bl	80032bc <nRF24_SetTXAddress>
  nRF24_RX_Mode();
 8002a78:	f000 f9ac 	bl	8002dd4 <nRF24_RX_Mode>

  uint8_t value;
  uint8_t size = 0;
 8002a7c:	1dfb      	adds	r3, r7, #7
 8002a7e:	2200      	movs	r2, #0
 8002a80:	701a      	strb	r2, [r3, #0]
//	  if (HAL_UART_Receive(&hlpuart1, &value, 1, 0) == HAL_OK)
//	  {
//		  line_append(value);
//	  }

	  if(nRF24_RXAvailible())
 8002a82:	f000 fd31 	bl	80034e8 <nRF24_RXAvailible>
 8002a86:	1e03      	subs	r3, r0, #0
 8002a88:	d0fb      	beq.n	8002a82 <main+0x5e>
	  {
		  nRF24_ReadRXPaylaod(Nrf24_Message, &size);
 8002a8a:	1dfa      	adds	r2, r7, #7
 8002a8c:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <main+0xac>)
 8002a8e:	0011      	movs	r1, r2
 8002a90:	0018      	movs	r0, r3
 8002a92:	f000 fd13 	bl	80034bc <nRF24_ReadRXPaylaod>
		  MessageLength = sprintf(Message, "%c\n\r", &size);
 8002a96:	1dfa      	adds	r2, r7, #7
 8002a98:	490e      	ldr	r1, [pc, #56]	; (8002ad4 <main+0xb0>)
 8002a9a:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <main+0xb4>)
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f007 f85f 	bl	8009b60 <siprintf>
 8002aa2:	0003      	movs	r3, r0
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	; (8002adc <main+0xb8>)
 8002aa8:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart2, Message, MessageLength, 1000);
 8002aaa:	4b0c      	ldr	r3, [pc, #48]	; (8002adc <main+0xb8>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	23fa      	movs	r3, #250	; 0xfa
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4908      	ldr	r1, [pc, #32]	; (8002ad8 <main+0xb4>)
 8002ab6:	480a      	ldr	r0, [pc, #40]	; (8002ae0 <main+0xbc>)
 8002ab8:	f004 f9be 	bl	8006e38 <HAL_UART_Transmit>
	  if(nRF24_RXAvailible())
 8002abc:	e7e1      	b.n	8002a82 <main+0x5e>
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	20000374 	.word	0x20000374
 8002ac4:	20000318 	.word	0x20000318
 8002ac8:	0800c8b8 	.word	0x0800c8b8
 8002acc:	0800c8bc 	.word	0x0800c8bc
 8002ad0:	200002e8 	.word	0x200002e8
 8002ad4:	0800c8c0 	.word	0x0800c8c0
 8002ad8:	200002ec 	.word	0x200002ec
 8002adc:	2000030c 	.word	0x2000030c
 8002ae0:	200004c4 	.word	0x200004c4

08002ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ae4:	b590      	push	{r4, r7, lr}
 8002ae6:	b09d      	sub	sp, #116	; 0x74
 8002ae8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002aea:	2438      	movs	r4, #56	; 0x38
 8002aec:	193b      	adds	r3, r7, r4
 8002aee:	0018      	movs	r0, r3
 8002af0:	2338      	movs	r3, #56	; 0x38
 8002af2:	001a      	movs	r2, r3
 8002af4:	2100      	movs	r1, #0
 8002af6:	f007 f945 	bl	8009d84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002afa:	2324      	movs	r3, #36	; 0x24
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	0018      	movs	r0, r3
 8002b00:	2314      	movs	r3, #20
 8002b02:	001a      	movs	r2, r3
 8002b04:	2100      	movs	r1, #0
 8002b06:	f007 f93d 	bl	8009d84 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b0a:	003b      	movs	r3, r7
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	2324      	movs	r3, #36	; 0x24
 8002b10:	001a      	movs	r2, r3
 8002b12:	2100      	movs	r1, #0
 8002b14:	f007 f936 	bl	8009d84 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b18:	4b30      	ldr	r3, [pc, #192]	; (8002bdc <SystemClock_Config+0xf8>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a30      	ldr	r2, [pc, #192]	; (8002be0 <SystemClock_Config+0xfc>)
 8002b1e:	401a      	ands	r2, r3
 8002b20:	4b2e      	ldr	r3, [pc, #184]	; (8002bdc <SystemClock_Config+0xf8>)
 8002b22:	2180      	movs	r1, #128	; 0x80
 8002b24:	0109      	lsls	r1, r1, #4
 8002b26:	430a      	orrs	r2, r1
 8002b28:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8002b2a:	193b      	adds	r3, r7, r4
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002b30:	193b      	adds	r3, r7, r4
 8002b32:	22a0      	movs	r2, #160	; 0xa0
 8002b34:	02d2      	lsls	r2, r2, #11
 8002b36:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b38:	0021      	movs	r1, r4
 8002b3a:	187b      	adds	r3, r7, r1
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b40:	187b      	adds	r3, r7, r1
 8002b42:	2210      	movs	r2, #16
 8002b44:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b46:	187b      	adds	r3, r7, r1
 8002b48:	2202      	movs	r2, #2
 8002b4a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b4c:	187b      	adds	r3, r7, r1
 8002b4e:	2280      	movs	r2, #128	; 0x80
 8002b50:	0252      	lsls	r2, r2, #9
 8002b52:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 8002b54:	187b      	adds	r3, r7, r1
 8002b56:	22c0      	movs	r2, #192	; 0xc0
 8002b58:	0312      	lsls	r2, r2, #12
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002b5c:	187b      	adds	r3, r7, r1
 8002b5e:	2280      	movs	r2, #128	; 0x80
 8002b60:	03d2      	lsls	r2, r2, #15
 8002b62:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b64:	187b      	adds	r3, r7, r1
 8002b66:	0018      	movs	r0, r3
 8002b68:	f002 f932 	bl	8004dd0 <HAL_RCC_OscConfig>
 8002b6c:	1e03      	subs	r3, r0, #0
 8002b6e:	d001      	beq.n	8002b74 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002b70:	f000 f838 	bl	8002be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b74:	2124      	movs	r1, #36	; 0x24
 8002b76:	187b      	adds	r3, r7, r1
 8002b78:	220f      	movs	r2, #15
 8002b7a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b7c:	187b      	adds	r3, r7, r1
 8002b7e:	2203      	movs	r2, #3
 8002b80:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b82:	187b      	adds	r3, r7, r1
 8002b84:	2200      	movs	r2, #0
 8002b86:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b88:	187b      	adds	r3, r7, r1
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b8e:	187b      	adds	r3, r7, r1
 8002b90:	2200      	movs	r2, #0
 8002b92:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b94:	187b      	adds	r3, r7, r1
 8002b96:	2101      	movs	r1, #1
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f002 fcdd 	bl	8005558 <HAL_RCC_ClockConfig>
 8002b9e:	1e03      	subs	r3, r0, #0
 8002ba0:	d001      	beq.n	8002ba6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002ba2:	f000 f81f 	bl	8002be4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002ba6:	003b      	movs	r3, r7
 8002ba8:	220f      	movs	r2, #15
 8002baa:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002bac:	003b      	movs	r3, r7
 8002bae:	2200      	movs	r2, #0
 8002bb0:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002bb2:	003b      	movs	r3, r7
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	611a      	str	r2, [r3, #16]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002bb8:	003b      	movs	r3, r7
 8002bba:	2200      	movs	r2, #0
 8002bbc:	615a      	str	r2, [r3, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002bbe:	003b      	movs	r3, r7
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bc4:	003b      	movs	r3, r7
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f002 feea 	bl	80059a0 <HAL_RCCEx_PeriphCLKConfig>
 8002bcc:	1e03      	subs	r3, r0, #0
 8002bce:	d001      	beq.n	8002bd4 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8002bd0:	f000 f808 	bl	8002be4 <Error_Handler>
  }
}
 8002bd4:	46c0      	nop			; (mov r8, r8)
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	b01d      	add	sp, #116	; 0x74
 8002bda:	bd90      	pop	{r4, r7, pc}
 8002bdc:	40007000 	.word	0x40007000
 8002be0:	ffffe7ff 	.word	0xffffe7ff

08002be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002be8:	b672      	cpsid	i
}
 8002bea:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bec:	e7fe      	b.n	8002bec <Error_Handler+0x8>

08002bee <nRF24_Delay_ms>:

#define NRF24_CE_HIGH           HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET)
#define NRF24_CE_LOW            HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET)

static void nRF24_Delay_ms(uint8_t Time)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	0002      	movs	r2, r0
 8002bf6:	1dfb      	adds	r3, r7, #7
 8002bf8:	701a      	strb	r2, [r3, #0]
        HAL_Delay(Time);
 8002bfa:	1dfb      	adds	r3, r7, #7
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	0018      	movs	r0, r3
 8002c00:	f001 f900 	bl	8003e04 <HAL_Delay>
}
 8002c04:	46c0      	nop			; (mov r8, r8)
 8002c06:	46bd      	mov	sp, r7
 8002c08:	b002      	add	sp, #8
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <nRF24_SendSpi>:

static void nRF24_SendSpi(uint8_t *Data, uint8_t Length)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	000a      	movs	r2, r1
 8002c16:	1cfb      	adds	r3, r7, #3
 8002c18:	701a      	strb	r2, [r3, #0]
        HAL_SPI_Transmit(hspi_nrf, Data, Length, 1000);
 8002c1a:	4b07      	ldr	r3, [pc, #28]	; (8002c38 <nRF24_SendSpi+0x2c>)
 8002c1c:	6818      	ldr	r0, [r3, #0]
 8002c1e:	1cfb      	adds	r3, r7, #3
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	23fa      	movs	r3, #250	; 0xfa
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	6879      	ldr	r1, [r7, #4]
 8002c2a:	f003 f8db 	bl	8005de4 <HAL_SPI_Transmit>
}
 8002c2e:	46c0      	nop			; (mov r8, r8)
 8002c30:	46bd      	mov	sp, r7
 8002c32:	b002      	add	sp, #8
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	46c0      	nop			; (mov r8, r8)
 8002c38:	20000310 	.word	0x20000310

08002c3c <nRF24_ReadSpi>:

static void nRF24_ReadSpi(uint8_t *Data, uint8_t Length)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	000a      	movs	r2, r1
 8002c46:	1cfb      	adds	r3, r7, #3
 8002c48:	701a      	strb	r2, [r3, #0]
        HAL_SPI_Receive(hspi_nrf, Data, Length, 1000);
 8002c4a:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <nRF24_ReadSpi+0x2c>)
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	1cfb      	adds	r3, r7, #3
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	23fa      	movs	r3, #250	; 0xfa
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	f003 fa21 	bl	80060a0 <HAL_SPI_Receive>
}
 8002c5e:	46c0      	nop			; (mov r8, r8)
 8002c60:	46bd      	mov	sp, r7
 8002c62:	b002      	add	sp, #8
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	20000310 	.word	0x20000310

08002c6c <nRF24_ReadRegister>:
//
// END OF BASIC READ/WRITE FUNCTIONS
//

static uint8_t nRF24_ReadRegister(uint8_t reg)
{
 8002c6c:	b590      	push	{r4, r7, lr}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	0002      	movs	r2, r0
 8002c74:	1dfb      	adds	r3, r7, #7
 8002c76:	701a      	strb	r2, [r3, #0]
        uint8_t result;

        reg = NRF24_CMD_R_REGISTER | reg;
 8002c78:	1dfb      	adds	r3, r7, #7
 8002c7a:	781a      	ldrb	r2, [r3, #0]
 8002c7c:	1dfb      	adds	r3, r7, #7
 8002c7e:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8002c80:	4b0e      	ldr	r3, [pc, #56]	; (8002cbc <nRF24_ReadRegister+0x50>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	2140      	movs	r1, #64	; 0x40
 8002c86:	0018      	movs	r0, r3
 8002c88:	f001 ff16 	bl	8004ab8 <HAL_GPIO_WritePin>
        nRF24_SendSpi(&reg, 1);
 8002c8c:	1dfb      	adds	r3, r7, #7
 8002c8e:	2101      	movs	r1, #1
 8002c90:	0018      	movs	r0, r3
 8002c92:	f7ff ffbb 	bl	8002c0c <nRF24_SendSpi>
        nRF24_ReadSpi(&result, 1);
 8002c96:	240f      	movs	r4, #15
 8002c98:	193b      	adds	r3, r7, r4
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f7ff ffcd 	bl	8002c3c <nRF24_ReadSpi>
        NRF24_CSN_HIGH;
 8002ca2:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <nRF24_ReadRegister+0x50>)
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	2140      	movs	r1, #64	; 0x40
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f001 ff05 	bl	8004ab8 <HAL_GPIO_WritePin>

        return result;
 8002cae:	193b      	adds	r3, r7, r4
 8002cb0:	781b      	ldrb	r3, [r3, #0]
}
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	b005      	add	sp, #20
 8002cb8:	bd90      	pop	{r4, r7, pc}
 8002cba:	46c0      	nop			; (mov r8, r8)
 8002cbc:	50000800 	.word	0x50000800

08002cc0 <nRF24_ReadRegisters>:

static void nRF24_ReadRegisters(uint8_t reg, uint8_t* ret, uint8_t len)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6039      	str	r1, [r7, #0]
 8002cc8:	0011      	movs	r1, r2
 8002cca:	1dfb      	adds	r3, r7, #7
 8002ccc:	1c02      	adds	r2, r0, #0
 8002cce:	701a      	strb	r2, [r3, #0]
 8002cd0:	1dbb      	adds	r3, r7, #6
 8002cd2:	1c0a      	adds	r2, r1, #0
 8002cd4:	701a      	strb	r2, [r3, #0]
        reg = NRF24_CMD_R_REGISTER | reg;
 8002cd6:	1dfb      	adds	r3, r7, #7
 8002cd8:	781a      	ldrb	r2, [r3, #0]
 8002cda:	1dfb      	adds	r3, r7, #7
 8002cdc:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8002cde:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <nRF24_ReadRegisters+0x58>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	2140      	movs	r1, #64	; 0x40
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	f001 fee7 	bl	8004ab8 <HAL_GPIO_WritePin>

        nRF24_SendSpi(&reg, 1);
 8002cea:	1dfb      	adds	r3, r7, #7
 8002cec:	2101      	movs	r1, #1
 8002cee:	0018      	movs	r0, r3
 8002cf0:	f7ff ff8c 	bl	8002c0c <nRF24_SendSpi>
        nRF24_ReadSpi(ret, len);
 8002cf4:	1dbb      	adds	r3, r7, #6
 8002cf6:	781a      	ldrb	r2, [r3, #0]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	0011      	movs	r1, r2
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f7ff ff9d 	bl	8002c3c <nRF24_ReadSpi>

        NRF24_CSN_HIGH;
 8002d02:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <nRF24_ReadRegisters+0x58>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	2140      	movs	r1, #64	; 0x40
 8002d08:	0018      	movs	r0, r3
 8002d0a:	f001 fed5 	bl	8004ab8 <HAL_GPIO_WritePin>
}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b002      	add	sp, #8
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	50000800 	.word	0x50000800

08002d1c <nRF24_WriteRegister>:

static void nRF24_WriteRegister(uint8_t reg, uint8_t val)
{
 8002d1c:	b590      	push	{r4, r7, lr}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	0002      	movs	r2, r0
 8002d24:	1dfb      	adds	r3, r7, #7
 8002d26:	701a      	strb	r2, [r3, #0]
 8002d28:	1dbb      	adds	r3, r7, #6
 8002d2a:	1c0a      	adds	r2, r1, #0
 8002d2c:	701a      	strb	r2, [r3, #0]
        uint8_t tmp[2];

        tmp[0] = NRF24_CMD_W_REGISTER | reg;
 8002d2e:	1dfb      	adds	r3, r7, #7
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	2220      	movs	r2, #32
 8002d34:	4313      	orrs	r3, r2
 8002d36:	b2da      	uxtb	r2, r3
 8002d38:	240c      	movs	r4, #12
 8002d3a:	193b      	adds	r3, r7, r4
 8002d3c:	701a      	strb	r2, [r3, #0]
        tmp[1] = val;
 8002d3e:	193b      	adds	r3, r7, r4
 8002d40:	1dba      	adds	r2, r7, #6
 8002d42:	7812      	ldrb	r2, [r2, #0]
 8002d44:	705a      	strb	r2, [r3, #1]

        NRF24_CSN_LOW;
 8002d46:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <nRF24_WriteRegister+0x54>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2140      	movs	r1, #64	; 0x40
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f001 feb3 	bl	8004ab8 <HAL_GPIO_WritePin>

        nRF24_SendSpi(tmp, 2);
 8002d52:	193b      	adds	r3, r7, r4
 8002d54:	2102      	movs	r1, #2
 8002d56:	0018      	movs	r0, r3
 8002d58:	f7ff ff58 	bl	8002c0c <nRF24_SendSpi>

        NRF24_CSN_HIGH;
 8002d5c:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <nRF24_WriteRegister+0x54>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	2140      	movs	r1, #64	; 0x40
 8002d62:	0018      	movs	r0, r3
 8002d64:	f001 fea8 	bl	8004ab8 <HAL_GPIO_WritePin>
}
 8002d68:	46c0      	nop			; (mov r8, r8)
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	b005      	add	sp, #20
 8002d6e:	bd90      	pop	{r4, r7, pc}
 8002d70:	50000800 	.word	0x50000800

08002d74 <nRF24_WriteRegisters>:

static void nRF24_WriteRegisters(uint8_t reg, uint8_t* val, uint8_t len)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6039      	str	r1, [r7, #0]
 8002d7c:	0011      	movs	r1, r2
 8002d7e:	1dfb      	adds	r3, r7, #7
 8002d80:	1c02      	adds	r2, r0, #0
 8002d82:	701a      	strb	r2, [r3, #0]
 8002d84:	1dbb      	adds	r3, r7, #6
 8002d86:	1c0a      	adds	r2, r1, #0
 8002d88:	701a      	strb	r2, [r3, #0]
        reg = NRF24_CMD_W_REGISTER | reg;
 8002d8a:	1dfb      	adds	r3, r7, #7
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	4313      	orrs	r3, r2
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	1dfb      	adds	r3, r7, #7
 8002d96:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8002d98:	4b0d      	ldr	r3, [pc, #52]	; (8002dd0 <nRF24_WriteRegisters+0x5c>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	2140      	movs	r1, #64	; 0x40
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f001 fe8a 	bl	8004ab8 <HAL_GPIO_WritePin>

        nRF24_SendSpi(&reg, 1);
 8002da4:	1dfb      	adds	r3, r7, #7
 8002da6:	2101      	movs	r1, #1
 8002da8:	0018      	movs	r0, r3
 8002daa:	f7ff ff2f 	bl	8002c0c <nRF24_SendSpi>
        nRF24_SendSpi(val, len);
 8002dae:	1dbb      	adds	r3, r7, #6
 8002db0:	781a      	ldrb	r2, [r3, #0]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	0011      	movs	r1, r2
 8002db6:	0018      	movs	r0, r3
 8002db8:	f7ff ff28 	bl	8002c0c <nRF24_SendSpi>

        NRF24_CSN_HIGH;
 8002dbc:	4b04      	ldr	r3, [pc, #16]	; (8002dd0 <nRF24_WriteRegisters+0x5c>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	2140      	movs	r1, #64	; 0x40
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f001 fe78 	bl	8004ab8 <HAL_GPIO_WritePin>
}
 8002dc8:	46c0      	nop			; (mov r8, r8)
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b002      	add	sp, #8
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	50000800 	.word	0x50000800

08002dd4 <nRF24_RX_Mode>:

void nRF24_RX_Mode(void)
{
 8002dd4:	b590      	push	{r4, r7, lr}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
        uint8_t config = nRF24_ReadConfig();
 8002dda:	1dfc      	adds	r4, r7, #7
 8002ddc:	f000 f830 	bl	8002e40 <nRF24_ReadConfig>
 8002de0:	0003      	movs	r3, r0
 8002de2:	7023      	strb	r3, [r4, #0]
        // Restore pipe 0 adress after comeback from TX mode
        nRF24_SetRXAddress(0, addr_p0_backup);
 8002de4:	4b14      	ldr	r3, [pc, #80]	; (8002e38 <nRF24_RX_Mode+0x64>)
 8002de6:	0019      	movs	r1, r3
 8002de8:	2000      	movs	r0, #0
 8002dea:	f000 fa21 	bl	8003230 <nRF24_SetRXAddress>
        // PWR_UP bit set
        config |= (1<<NRF24_PWR_UP);
 8002dee:	1dfb      	adds	r3, r7, #7
 8002df0:	1dfa      	adds	r2, r7, #7
 8002df2:	7812      	ldrb	r2, [r2, #0]
 8002df4:	2102      	movs	r1, #2
 8002df6:	430a      	orrs	r2, r1
 8002df8:	701a      	strb	r2, [r3, #0]
        // PRIM_RX bit set
        config |= (1<<NRF24_PRIM_RX);
 8002dfa:	1dfb      	adds	r3, r7, #7
 8002dfc:	1dfa      	adds	r2, r7, #7
 8002dfe:	7812      	ldrb	r2, [r2, #0]
 8002e00:	2101      	movs	r1, #1
 8002e02:	430a      	orrs	r2, r1
 8002e04:	701a      	strb	r2, [r3, #0]
        nRF24_WriteConfig(config);
 8002e06:	1dfb      	adds	r3, r7, #7
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f000 f821 	bl	8002e52 <nRF24_WriteConfig>
        // Reset status
        nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 8002e10:	2070      	movs	r0, #112	; 0x70
 8002e12:	f000 f895 	bl	8002f40 <nRF24_WriteStatus>
        // Flush RX
        nRF24_FlushRX();
 8002e16:	f000 f8a3 	bl	8002f60 <nRF24_FlushRX>
        // Flush TX
        nRF24_FlushTX();
 8002e1a:	f000 f8bf 	bl	8002f9c <nRF24_FlushTX>

        NRF24_CE_HIGH;
 8002e1e:	4b07      	ldr	r3, [pc, #28]	; (8002e3c <nRF24_RX_Mode+0x68>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	2180      	movs	r1, #128	; 0x80
 8002e24:	0018      	movs	r0, r3
 8002e26:	f001 fe47 	bl	8004ab8 <HAL_GPIO_WritePin>
        nRF24_Delay_ms(1);
 8002e2a:	2001      	movs	r0, #1
 8002e2c:	f7ff fedf 	bl	8002bee <nRF24_Delay_ms>
}
 8002e30:	46c0      	nop			; (mov r8, r8)
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b003      	add	sp, #12
 8002e36:	bd90      	pop	{r4, r7, pc}
 8002e38:	20000314 	.word	0x20000314
 8002e3c:	50000800 	.word	0x50000800

08002e40 <nRF24_ReadConfig>:
}



uint8_t nRF24_ReadConfig(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
        return (nRF24_ReadRegister(NRF24_CONFIG));
 8002e44:	2000      	movs	r0, #0
 8002e46:	f7ff ff11 	bl	8002c6c <nRF24_ReadRegister>
 8002e4a:	0003      	movs	r3, r0
}
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <nRF24_WriteConfig>:

void nRF24_WriteConfig(uint8_t conf)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	0002      	movs	r2, r0
 8002e5a:	1dfb      	adds	r3, r7, #7
 8002e5c:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_CONFIG, conf);
 8002e5e:	1dfb      	adds	r3, r7, #7
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	0019      	movs	r1, r3
 8002e64:	2000      	movs	r0, #0
 8002e66:	f7ff ff59 	bl	8002d1c <nRF24_WriteRegister>
}
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	b002      	add	sp, #8
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <nRF24_SetPALevel>:

void nRF24_SetPALevel(uint8_t lev)
{
 8002e72:	b5b0      	push	{r4, r5, r7, lr}
 8002e74:	b084      	sub	sp, #16
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	0002      	movs	r2, r0
 8002e7a:	1dfb      	adds	r3, r7, #7
 8002e7c:	701a      	strb	r2, [r3, #0]
        uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8002e7e:	250f      	movs	r5, #15
 8002e80:	197c      	adds	r4, r7, r5
 8002e82:	2006      	movs	r0, #6
 8002e84:	f7ff fef2 	bl	8002c6c <nRF24_ReadRegister>
 8002e88:	0003      	movs	r3, r0
 8002e8a:	7023      	strb	r3, [r4, #0]
        rf_setup &= 0xF8; // Clear PWR bits
 8002e8c:	0028      	movs	r0, r5
 8002e8e:	183b      	adds	r3, r7, r0
 8002e90:	183a      	adds	r2, r7, r0
 8002e92:	7812      	ldrb	r2, [r2, #0]
 8002e94:	2107      	movs	r1, #7
 8002e96:	438a      	bics	r2, r1
 8002e98:	701a      	strb	r2, [r3, #0]
        rf_setup |= (lev<<1);
 8002e9a:	1dfb      	adds	r3, r7, #7
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	b25a      	sxtb	r2, r3
 8002ea2:	183b      	adds	r3, r7, r0
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	b25b      	sxtb	r3, r3
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	b25a      	sxtb	r2, r3
 8002eac:	183b      	adds	r3, r7, r0
 8002eae:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8002eb0:	183b      	adds	r3, r7, r0
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	0019      	movs	r1, r3
 8002eb6:	2006      	movs	r0, #6
 8002eb8:	f7ff ff30 	bl	8002d1c <nRF24_WriteRegister>
}
 8002ebc:	46c0      	nop			; (mov r8, r8)
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	b004      	add	sp, #16
 8002ec2:	bdb0      	pop	{r4, r5, r7, pc}

08002ec4 <nRF24_SetDataRate>:

void nRF24_SetDataRate(uint8_t dr)
{
 8002ec4:	b5b0      	push	{r4, r5, r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	0002      	movs	r2, r0
 8002ecc:	1dfb      	adds	r3, r7, #7
 8002ece:	701a      	strb	r2, [r3, #0]
        uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8002ed0:	250f      	movs	r5, #15
 8002ed2:	197c      	adds	r4, r7, r5
 8002ed4:	2006      	movs	r0, #6
 8002ed6:	f7ff fec9 	bl	8002c6c <nRF24_ReadRegister>
 8002eda:	0003      	movs	r3, r0
 8002edc:	7023      	strb	r3, [r4, #0]
        rf_setup &= 0xD7; // Clear DR bits (1MBPS)
 8002ede:	0028      	movs	r0, r5
 8002ee0:	183b      	adds	r3, r7, r0
 8002ee2:	183a      	adds	r2, r7, r0
 8002ee4:	7812      	ldrb	r2, [r2, #0]
 8002ee6:	2128      	movs	r1, #40	; 0x28
 8002ee8:	438a      	bics	r2, r1
 8002eea:	701a      	strb	r2, [r3, #0]
        if(dr == NRF24_RF_DR_250KBPS)
 8002eec:	1dfb      	adds	r3, r7, #7
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d106      	bne.n	8002f02 <nRF24_SetDataRate+0x3e>
                rf_setup |= (1<<NRF24_RF_DR_LOW);
 8002ef4:	183b      	adds	r3, r7, r0
 8002ef6:	183a      	adds	r2, r7, r0
 8002ef8:	7812      	ldrb	r2, [r2, #0]
 8002efa:	2120      	movs	r1, #32
 8002efc:	430a      	orrs	r2, r1
 8002efe:	701a      	strb	r2, [r3, #0]
 8002f00:	e00a      	b.n	8002f18 <nRF24_SetDataRate+0x54>
        else if(dr == NRF24_RF_DR_2MBPS)
 8002f02:	1dfb      	adds	r3, r7, #7
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d106      	bne.n	8002f18 <nRF24_SetDataRate+0x54>
                rf_setup |= (1<<NRF24_RF_DR_HIGH);
 8002f0a:	220f      	movs	r2, #15
 8002f0c:	18bb      	adds	r3, r7, r2
 8002f0e:	18ba      	adds	r2, r7, r2
 8002f10:	7812      	ldrb	r2, [r2, #0]
 8002f12:	2108      	movs	r1, #8
 8002f14:	430a      	orrs	r2, r1
 8002f16:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8002f18:	230f      	movs	r3, #15
 8002f1a:	18fb      	adds	r3, r7, r3
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	0019      	movs	r1, r3
 8002f20:	2006      	movs	r0, #6
 8002f22:	f7ff fefb 	bl	8002d1c <nRF24_WriteRegister>
}
 8002f26:	46c0      	nop			; (mov r8, r8)
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	b004      	add	sp, #16
 8002f2c:	bdb0      	pop	{r4, r5, r7, pc}

08002f2e <nRF24_ReadStatus>:

uint8_t nRF24_ReadStatus(void)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	af00      	add	r7, sp, #0
        return (nRF24_ReadRegister(NRF24_STATUS));
 8002f32:	2007      	movs	r0, #7
 8002f34:	f7ff fe9a 	bl	8002c6c <nRF24_ReadRegister>
 8002f38:	0003      	movs	r3, r0
}
 8002f3a:	0018      	movs	r0, r3
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <nRF24_WriteStatus>:

void nRF24_WriteStatus(uint8_t st)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	0002      	movs	r2, r0
 8002f48:	1dfb      	adds	r3, r7, #7
 8002f4a:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_STATUS, st);
 8002f4c:	1dfb      	adds	r3, r7, #7
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	0019      	movs	r1, r3
 8002f52:	2007      	movs	r0, #7
 8002f54:	f7ff fee2 	bl	8002d1c <nRF24_WriteRegister>
}
 8002f58:	46c0      	nop			; (mov r8, r8)
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	b002      	add	sp, #8
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <nRF24_FlushRX>:
{
        return nRF24_IsBitSetInFifoStatus(NRF24_RX_EMPTY);
}

void nRF24_FlushRX(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
        uint8_t command = NRF24_CMD_FLUSH_RX;
 8002f66:	1dfb      	adds	r3, r7, #7
 8002f68:	22e2      	movs	r2, #226	; 0xe2
 8002f6a:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8002f6c:	4b0a      	ldr	r3, [pc, #40]	; (8002f98 <nRF24_FlushRX+0x38>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2140      	movs	r1, #64	; 0x40
 8002f72:	0018      	movs	r0, r3
 8002f74:	f001 fda0 	bl	8004ab8 <HAL_GPIO_WritePin>
        nRF24_SendSpi(&command, 1);
 8002f78:	1dfb      	adds	r3, r7, #7
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f7ff fe45 	bl	8002c0c <nRF24_SendSpi>
        NRF24_CSN_HIGH;
 8002f82:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <nRF24_FlushRX+0x38>)
 8002f84:	2201      	movs	r2, #1
 8002f86:	2140      	movs	r1, #64	; 0x40
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f001 fd95 	bl	8004ab8 <HAL_GPIO_WritePin>
}
 8002f8e:	46c0      	nop			; (mov r8, r8)
 8002f90:	46bd      	mov	sp, r7
 8002f92:	b002      	add	sp, #8
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	50000800 	.word	0x50000800

08002f9c <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
        uint8_t command = NRF24_CMD_FLUSH_TX;
 8002fa2:	1dfb      	adds	r3, r7, #7
 8002fa4:	22e1      	movs	r2, #225	; 0xe1
 8002fa6:	701a      	strb	r2, [r3, #0]

        NRF24_CSN_LOW;
 8002fa8:	4b0a      	ldr	r3, [pc, #40]	; (8002fd4 <nRF24_FlushTX+0x38>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	2140      	movs	r1, #64	; 0x40
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f001 fd82 	bl	8004ab8 <HAL_GPIO_WritePin>
        nRF24_SendSpi(&command, 1);
 8002fb4:	1dfb      	adds	r3, r7, #7
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f7ff fe27 	bl	8002c0c <nRF24_SendSpi>
        NRF24_CSN_HIGH;
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <nRF24_FlushTX+0x38>)
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	2140      	movs	r1, #64	; 0x40
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f001 fd77 	bl	8004ab8 <HAL_GPIO_WritePin>
}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	b002      	add	sp, #8
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	46c0      	nop			; (mov r8, r8)
 8002fd4:	50000800 	.word	0x50000800

08002fd8 <nRF24_EnableCRC>:

void nRF24_EnableCRC(uint8_t onoff)
{
 8002fd8:	b5b0      	push	{r4, r5, r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	0002      	movs	r2, r0
 8002fe0:	1dfb      	adds	r3, r7, #7
 8002fe2:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 8002fe4:	250f      	movs	r5, #15
 8002fe6:	197c      	adds	r4, r7, r5
 8002fe8:	f7ff ff2a 	bl	8002e40 <nRF24_ReadConfig>
 8002fec:	0003      	movs	r3, r0
 8002fee:	7023      	strb	r3, [r4, #0]

        if(onoff)
 8002ff0:	1dfb      	adds	r3, r7, #7
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d006      	beq.n	8003006 <nRF24_EnableCRC+0x2e>
                config |= (1<<NRF24_EN_CRC);
 8002ff8:	197b      	adds	r3, r7, r5
 8002ffa:	197a      	adds	r2, r7, r5
 8002ffc:	7812      	ldrb	r2, [r2, #0]
 8002ffe:	2108      	movs	r1, #8
 8003000:	430a      	orrs	r2, r1
 8003002:	701a      	strb	r2, [r3, #0]
 8003004:	e006      	b.n	8003014 <nRF24_EnableCRC+0x3c>
        else
                config &= ~(1<<NRF24_EN_CRC);
 8003006:	220f      	movs	r2, #15
 8003008:	18bb      	adds	r3, r7, r2
 800300a:	18ba      	adds	r2, r7, r2
 800300c:	7812      	ldrb	r2, [r2, #0]
 800300e:	2108      	movs	r1, #8
 8003010:	438a      	bics	r2, r1
 8003012:	701a      	strb	r2, [r3, #0]
        nRF24_WriteConfig(config);
 8003014:	230f      	movs	r3, #15
 8003016:	18fb      	adds	r3, r7, r3
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	0018      	movs	r0, r3
 800301c:	f7ff ff19 	bl	8002e52 <nRF24_WriteConfig>
}
 8003020:	46c0      	nop			; (mov r8, r8)
 8003022:	46bd      	mov	sp, r7
 8003024:	b004      	add	sp, #16
 8003026:	bdb0      	pop	{r4, r5, r7, pc}

08003028 <nRF24_SetCRCLength>:

void nRF24_SetCRCLength(uint8_t crcl)
{
 8003028:	b5b0      	push	{r4, r5, r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	0002      	movs	r2, r0
 8003030:	1dfb      	adds	r3, r7, #7
 8003032:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 8003034:	250f      	movs	r5, #15
 8003036:	197c      	adds	r4, r7, r5
 8003038:	f7ff ff02 	bl	8002e40 <nRF24_ReadConfig>
 800303c:	0003      	movs	r3, r0
 800303e:	7023      	strb	r3, [r4, #0]
        if(crcl == NRF24_CRC_WIDTH_2B)
 8003040:	1dfb      	adds	r3, r7, #7
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	2b01      	cmp	r3, #1
 8003046:	d106      	bne.n	8003056 <nRF24_SetCRCLength+0x2e>
                config |= (1<<NRF24_CRCO);
 8003048:	197b      	adds	r3, r7, r5
 800304a:	197a      	adds	r2, r7, r5
 800304c:	7812      	ldrb	r2, [r2, #0]
 800304e:	2104      	movs	r1, #4
 8003050:	430a      	orrs	r2, r1
 8003052:	701a      	strb	r2, [r3, #0]
 8003054:	e006      	b.n	8003064 <nRF24_SetCRCLength+0x3c>
        else
                config &= ~(1<<NRF24_CRCO);
 8003056:	220f      	movs	r2, #15
 8003058:	18bb      	adds	r3, r7, r2
 800305a:	18ba      	adds	r2, r7, r2
 800305c:	7812      	ldrb	r2, [r2, #0]
 800305e:	2104      	movs	r1, #4
 8003060:	438a      	bics	r2, r1
 8003062:	701a      	strb	r2, [r3, #0]
        nRF24_WriteConfig(config);
 8003064:	230f      	movs	r3, #15
 8003066:	18fb      	adds	r3, r7, r3
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	0018      	movs	r0, r3
 800306c:	f7ff fef1 	bl	8002e52 <nRF24_WriteConfig>
}
 8003070:	46c0      	nop			; (mov r8, r8)
 8003072:	46bd      	mov	sp, r7
 8003074:	b004      	add	sp, #16
 8003076:	bdb0      	pop	{r4, r5, r7, pc}

08003078 <nRF24_SetRetries>:

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{ //ard = delay   arc = count (ilość i odległość czasowa
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	0002      	movs	r2, r0
 8003080:	1dfb      	adds	r3, r7, #7
 8003082:	701a      	strb	r2, [r3, #0]
 8003084:	1dbb      	adds	r3, r7, #6
 8003086:	1c0a      	adds	r2, r1, #0
 8003088:	701a      	strb	r2, [r3, #0]
        // ard * 250us, arc repeats
        nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 800308a:	1dfb      	adds	r3, r7, #7
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	b25a      	sxtb	r2, r3
 8003092:	1dbb      	adds	r3, r7, #6
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	b25b      	sxtb	r3, r3
 8003098:	210f      	movs	r1, #15
 800309a:	400b      	ands	r3, r1
 800309c:	b25b      	sxtb	r3, r3
 800309e:	4313      	orrs	r3, r2
 80030a0:	b25b      	sxtb	r3, r3
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	0019      	movs	r1, r3
 80030a6:	2004      	movs	r0, #4
 80030a8:	f7ff fe38 	bl	8002d1c <nRF24_WriteRegister>
}
 80030ac:	46c0      	nop			; (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b002      	add	sp, #8
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	0002      	movs	r2, r0
 80030bc:	1dfb      	adds	r3, r7, #7
 80030be:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_RF_CH, (channel & 0x7F));
 80030c0:	1dfb      	adds	r3, r7, #7
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	227f      	movs	r2, #127	; 0x7f
 80030c6:	4013      	ands	r3, r2
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	0019      	movs	r1, r3
 80030cc:	2005      	movs	r0, #5
 80030ce:	f7ff fe25 	bl	8002d1c <nRF24_WriteRegister>
}
 80030d2:	46c0      	nop			; (mov r8, r8)
 80030d4:	46bd      	mov	sp, r7
 80030d6:	b002      	add	sp, #8
 80030d8:	bd80      	pop	{r7, pc}

080030da <nRF24_EnablePipe>:
                pipe = 5; // Block too high pipe number
        nRF24_WriteRegister(NRF24_RX_PW_P0 + pipe , (size & 0x3F));
}

void nRF24_EnablePipe(uint8_t pipe, uint8_t onoff)
{
 80030da:	b5b0      	push	{r4, r5, r7, lr}
 80030dc:	b084      	sub	sp, #16
 80030de:	af00      	add	r7, sp, #0
 80030e0:	0002      	movs	r2, r0
 80030e2:	1dfb      	adds	r3, r7, #7
 80030e4:	701a      	strb	r2, [r3, #0]
 80030e6:	1dbb      	adds	r3, r7, #6
 80030e8:	1c0a      	adds	r2, r1, #0
 80030ea:	701a      	strb	r2, [r3, #0]
        if(pipe > 5)
 80030ec:	1dfb      	adds	r3, r7, #7
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	2b05      	cmp	r3, #5
 80030f2:	d902      	bls.n	80030fa <nRF24_EnablePipe+0x20>
                pipe = 5; // Block too high pipe number
 80030f4:	1dfb      	adds	r3, r7, #7
 80030f6:	2205      	movs	r2, #5
 80030f8:	701a      	strb	r2, [r3, #0]
        uint8_t enable_pipe = nRF24_ReadRegister(NRF24_EN_RXADDR);
 80030fa:	250f      	movs	r5, #15
 80030fc:	197c      	adds	r4, r7, r5
 80030fe:	2002      	movs	r0, #2
 8003100:	f7ff fdb4 	bl	8002c6c <nRF24_ReadRegister>
 8003104:	0003      	movs	r3, r0
 8003106:	7023      	strb	r3, [r4, #0]
        if(onoff == 1)
 8003108:	1dbb      	adds	r3, r7, #6
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b01      	cmp	r3, #1
 800310e:	d10d      	bne.n	800312c <nRF24_EnablePipe+0x52>
                enable_pipe |= (1<<pipe);
 8003110:	1dfb      	adds	r3, r7, #7
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2201      	movs	r2, #1
 8003116:	409a      	lsls	r2, r3
 8003118:	0013      	movs	r3, r2
 800311a:	b25a      	sxtb	r2, r3
 800311c:	197b      	adds	r3, r7, r5
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	b25b      	sxtb	r3, r3
 8003122:	4313      	orrs	r3, r2
 8003124:	b25a      	sxtb	r2, r3
 8003126:	197b      	adds	r3, r7, r5
 8003128:	701a      	strb	r2, [r3, #0]
 800312a:	e00f      	b.n	800314c <nRF24_EnablePipe+0x72>
        else
                enable_pipe &= ~(1<<pipe);
 800312c:	1dfb      	adds	r3, r7, #7
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2201      	movs	r2, #1
 8003132:	409a      	lsls	r2, r3
 8003134:	0013      	movs	r3, r2
 8003136:	b25b      	sxtb	r3, r3
 8003138:	43db      	mvns	r3, r3
 800313a:	b25b      	sxtb	r3, r3
 800313c:	210f      	movs	r1, #15
 800313e:	187a      	adds	r2, r7, r1
 8003140:	7812      	ldrb	r2, [r2, #0]
 8003142:	b252      	sxtb	r2, r2
 8003144:	4013      	ands	r3, r2
 8003146:	b25a      	sxtb	r2, r3
 8003148:	187b      	adds	r3, r7, r1
 800314a:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_EN_RXADDR, enable_pipe);
 800314c:	230f      	movs	r3, #15
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	0019      	movs	r1, r3
 8003154:	2002      	movs	r0, #2
 8003156:	f7ff fde1 	bl	8002d1c <nRF24_WriteRegister>
}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	46bd      	mov	sp, r7
 800315e:	b004      	add	sp, #16
 8003160:	bdb0      	pop	{r4, r5, r7, pc}

08003162 <nRF24_AutoACK>:

void nRF24_AutoACK(uint8_t pipe, uint8_t onoff)
{
 8003162:	b5b0      	push	{r4, r5, r7, lr}
 8003164:	b084      	sub	sp, #16
 8003166:	af00      	add	r7, sp, #0
 8003168:	0002      	movs	r2, r0
 800316a:	1dfb      	adds	r3, r7, #7
 800316c:	701a      	strb	r2, [r3, #0]
 800316e:	1dbb      	adds	r3, r7, #6
 8003170:	1c0a      	adds	r2, r1, #0
 8003172:	701a      	strb	r2, [r3, #0]
        if(pipe > 5)
 8003174:	1dfb      	adds	r3, r7, #7
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	2b05      	cmp	r3, #5
 800317a:	d902      	bls.n	8003182 <nRF24_AutoACK+0x20>
                pipe = 5; // Block too high pipe number
 800317c:	1dfb      	adds	r3, r7, #7
 800317e:	2205      	movs	r2, #5
 8003180:	701a      	strb	r2, [r3, #0]
        uint8_t enaa = nRF24_ReadRegister(NRF24_EN_AA);
 8003182:	250f      	movs	r5, #15
 8003184:	197c      	adds	r4, r7, r5
 8003186:	2001      	movs	r0, #1
 8003188:	f7ff fd70 	bl	8002c6c <nRF24_ReadRegister>
 800318c:	0003      	movs	r3, r0
 800318e:	7023      	strb	r3, [r4, #0]
        if(onoff == 1)
 8003190:	1dbb      	adds	r3, r7, #6
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d10d      	bne.n	80031b4 <nRF24_AutoACK+0x52>
                enaa |= (1<<pipe);
 8003198:	1dfb      	adds	r3, r7, #7
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	2201      	movs	r2, #1
 800319e:	409a      	lsls	r2, r3
 80031a0:	0013      	movs	r3, r2
 80031a2:	b25a      	sxtb	r2, r3
 80031a4:	197b      	adds	r3, r7, r5
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	b25b      	sxtb	r3, r3
 80031aa:	4313      	orrs	r3, r2
 80031ac:	b25a      	sxtb	r2, r3
 80031ae:	197b      	adds	r3, r7, r5
 80031b0:	701a      	strb	r2, [r3, #0]
 80031b2:	e00f      	b.n	80031d4 <nRF24_AutoACK+0x72>
        else
                enaa &= ~(1<<pipe);
 80031b4:	1dfb      	adds	r3, r7, #7
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2201      	movs	r2, #1
 80031ba:	409a      	lsls	r2, r3
 80031bc:	0013      	movs	r3, r2
 80031be:	b25b      	sxtb	r3, r3
 80031c0:	43db      	mvns	r3, r3
 80031c2:	b25b      	sxtb	r3, r3
 80031c4:	210f      	movs	r1, #15
 80031c6:	187a      	adds	r2, r7, r1
 80031c8:	7812      	ldrb	r2, [r2, #0]
 80031ca:	b252      	sxtb	r2, r2
 80031cc:	4013      	ands	r3, r2
 80031ce:	b25a      	sxtb	r2, r3
 80031d0:	187b      	adds	r3, r7, r1
 80031d2:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_EN_AA, enaa);
 80031d4:	230f      	movs	r3, #15
 80031d6:	18fb      	adds	r3, r7, r3
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	0019      	movs	r1, r3
 80031dc:	2001      	movs	r0, #1
 80031de:	f7ff fd9d 	bl	8002d1c <nRF24_WriteRegister>
}
 80031e2:	46c0      	nop			; (mov r8, r8)
 80031e4:	46bd      	mov	sp, r7
 80031e6:	b004      	add	sp, #16
 80031e8:	bdb0      	pop	{r4, r5, r7, pc}

080031ea <nRF24_SetAddressWidth>:

void nRF24_SetAddressWidth(uint8_t size)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b082      	sub	sp, #8
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	0002      	movs	r2, r0
 80031f2:	1dfb      	adds	r3, r7, #7
 80031f4:	701a      	strb	r2, [r3, #0]
        if(size > 5)
 80031f6:	1dfb      	adds	r3, r7, #7
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	2b05      	cmp	r3, #5
 80031fc:	d902      	bls.n	8003204 <nRF24_SetAddressWidth+0x1a>
                size = 5; // Maximum are 5 bytes
 80031fe:	1dfb      	adds	r3, r7, #7
 8003200:	2205      	movs	r2, #5
 8003202:	701a      	strb	r2, [r3, #0]
        if(size < 3)
 8003204:	1dfb      	adds	r3, r7, #7
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	2b02      	cmp	r3, #2
 800320a:	d802      	bhi.n	8003212 <nRF24_SetAddressWidth+0x28>
                size = 3; // Minimum are 3 bytes
 800320c:	1dfb      	adds	r3, r7, #7
 800320e:	2203      	movs	r2, #3
 8003210:	701a      	strb	r2, [r3, #0]
        nRF24_WriteRegister(NRF24_SETUP_AW, ((size-2) & 0x03));
 8003212:	1dfb      	adds	r3, r7, #7
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	3b02      	subs	r3, #2
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2203      	movs	r2, #3
 800321c:	4013      	ands	r3, r2
 800321e:	b2db      	uxtb	r3, r3
 8003220:	0019      	movs	r1, r3
 8003222:	2003      	movs	r0, #3
 8003224:	f7ff fd7a 	bl	8002d1c <nRF24_WriteRegister>
}
 8003228:	46c0      	nop			; (mov r8, r8)
 800322a:	46bd      	mov	sp, r7
 800322c:	b002      	add	sp, #8
 800322e:	bd80      	pop	{r7, pc}

08003230 <nRF24_SetRXAddress>:

void nRF24_SetRXAddress(uint8_t pipe, uint8_t* address)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	0002      	movs	r2, r0
 8003238:	6039      	str	r1, [r7, #0]
 800323a:	1dfb      	adds	r3, r7, #7
 800323c:	701a      	strb	r2, [r3, #0]
        // pipe 0 and pipe 1 are fully 40-bits storaged
        // pipe 2-5 is storaged only with last byte. Rest are as same as pipe 1
        // pipe 0 and 1 are LSByte first so they are needed to reverse address
        if((pipe == 0) || (pipe == 1))
 800323e:	1dfb      	adds	r3, r7, #7
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <nRF24_SetRXAddress+0x1e>
 8003246:	1dfb      	adds	r3, r7, #7
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d126      	bne.n	800329c <nRF24_SetRXAddress+0x6c>
        {
                uint8_t i;
                uint8_t address_rev[NRF24_ADDR_SIZE];
                for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800324e:	230f      	movs	r3, #15
 8003250:	18fb      	adds	r3, r7, r3
 8003252:	2200      	movs	r2, #0
 8003254:	701a      	strb	r2, [r3, #0]
 8003256:	e011      	b.n	800327c <nRF24_SetRXAddress+0x4c>
                        address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8003258:	200f      	movs	r0, #15
 800325a:	183b      	adds	r3, r7, r0
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	18d2      	adds	r2, r2, r3
 8003262:	183b      	adds	r3, r7, r0
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	2102      	movs	r1, #2
 8003268:	1acb      	subs	r3, r1, r3
 800326a:	7811      	ldrb	r1, [r2, #0]
 800326c:	220c      	movs	r2, #12
 800326e:	18ba      	adds	r2, r7, r2
 8003270:	54d1      	strb	r1, [r2, r3]
                for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8003272:	183b      	adds	r3, r7, r0
 8003274:	781a      	ldrb	r2, [r3, #0]
 8003276:	183b      	adds	r3, r7, r0
 8003278:	3201      	adds	r2, #1
 800327a:	701a      	strb	r2, [r3, #0]
 800327c:	230f      	movs	r3, #15
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	2b02      	cmp	r3, #2
 8003284:	d9e8      	bls.n	8003258 <nRF24_SetRXAddress+0x28>
                nRF24_WriteRegisters(NRF24_RX_ADDR_P0 + pipe, address_rev, NRF24_ADDR_SIZE);
 8003286:	1dfb      	adds	r3, r7, #7
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	330a      	adds	r3, #10
 800328c:	b2db      	uxtb	r3, r3
 800328e:	220c      	movs	r2, #12
 8003290:	18b9      	adds	r1, r7, r2
 8003292:	2203      	movs	r2, #3
 8003294:	0018      	movs	r0, r3
 8003296:	f7ff fd6d 	bl	8002d74 <nRF24_WriteRegisters>
        {
 800329a:	e00b      	b.n	80032b4 <nRF24_SetRXAddress+0x84>
        }
        else
                nRF24_WriteRegister(NRF24_RX_ADDR_P0 + pipe, address[NRF24_ADDR_SIZE-1]);
 800329c:	1dfb      	adds	r3, r7, #7
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	330a      	adds	r3, #10
 80032a2:	b2da      	uxtb	r2, r3
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	3302      	adds	r3, #2
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	0019      	movs	r1, r3
 80032ac:	0010      	movs	r0, r2
 80032ae:	f7ff fd35 	bl	8002d1c <nRF24_WriteRegister>
}
 80032b2:	46c0      	nop			; (mov r8, r8)
 80032b4:	46c0      	nop			; (mov r8, r8)
 80032b6:	46bd      	mov	sp, r7
 80032b8:	b004      	add	sp, #16
 80032ba:	bd80      	pop	{r7, pc}

080032bc <nRF24_SetTXAddress>:

void nRF24_SetTXAddress(uint8_t* address)
{
 80032bc:	b590      	push	{r4, r7, lr}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
        // TX address is storaged similar to RX pipe 0 - LSByte first
        uint8_t i;
        uint8_t address_rev[NRF24_ADDR_SIZE];

        nRF24_ReadRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Backup P0 address
 80032c4:	230c      	movs	r3, #12
 80032c6:	18fb      	adds	r3, r7, r3
 80032c8:	2203      	movs	r2, #3
 80032ca:	0019      	movs	r1, r3
 80032cc:	200a      	movs	r0, #10
 80032ce:	f7ff fcf7 	bl	8002cc0 <nRF24_ReadRegisters>
        for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80032d2:	230f      	movs	r3, #15
 80032d4:	18fb      	adds	r3, r7, r3
 80032d6:	2200      	movs	r2, #0
 80032d8:	701a      	strb	r2, [r3, #0]
 80032da:	e010      	b.n	80032fe <nRF24_SetTXAddress+0x42>
                addr_p0_backup[NRF24_ADDR_SIZE - 1 - i] = address_rev[i]; //Reverse P0 address
 80032dc:	200f      	movs	r0, #15
 80032de:	183b      	adds	r3, r7, r0
 80032e0:	781a      	ldrb	r2, [r3, #0]
 80032e2:	183b      	adds	r3, r7, r0
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	2102      	movs	r1, #2
 80032e8:	1acb      	subs	r3, r1, r3
 80032ea:	210c      	movs	r1, #12
 80032ec:	1879      	adds	r1, r7, r1
 80032ee:	5c89      	ldrb	r1, [r1, r2]
 80032f0:	4a1b      	ldr	r2, [pc, #108]	; (8003360 <nRF24_SetTXAddress+0xa4>)
 80032f2:	54d1      	strb	r1, [r2, r3]
        for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80032f4:	183b      	adds	r3, r7, r0
 80032f6:	781a      	ldrb	r2, [r3, #0]
 80032f8:	183b      	adds	r3, r7, r0
 80032fa:	3201      	adds	r2, #1
 80032fc:	701a      	strb	r2, [r3, #0]
 80032fe:	220f      	movs	r2, #15
 8003300:	18bb      	adds	r3, r7, r2
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b02      	cmp	r3, #2
 8003306:	d9e9      	bls.n	80032dc <nRF24_SetTXAddress+0x20>

        for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8003308:	18bb      	adds	r3, r7, r2
 800330a:	2200      	movs	r2, #0
 800330c:	701a      	strb	r2, [r3, #0]
 800330e:	e011      	b.n	8003334 <nRF24_SetTXAddress+0x78>
                address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8003310:	200f      	movs	r0, #15
 8003312:	183b      	adds	r3, r7, r0
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	18d2      	adds	r2, r2, r3
 800331a:	183b      	adds	r3, r7, r0
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	2102      	movs	r1, #2
 8003320:	1acb      	subs	r3, r1, r3
 8003322:	7811      	ldrb	r1, [r2, #0]
 8003324:	220c      	movs	r2, #12
 8003326:	18ba      	adds	r2, r7, r2
 8003328:	54d1      	strb	r1, [r2, r3]
        for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800332a:	183b      	adds	r3, r7, r0
 800332c:	781a      	ldrb	r2, [r3, #0]
 800332e:	183b      	adds	r3, r7, r0
 8003330:	3201      	adds	r2, #1
 8003332:	701a      	strb	r2, [r3, #0]
 8003334:	230f      	movs	r3, #15
 8003336:	18fb      	adds	r3, r7, r3
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	2b02      	cmp	r3, #2
 800333c:	d9e8      	bls.n	8003310 <nRF24_SetTXAddress+0x54>
        //make pipe 0 address backup;

        nRF24_WriteRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Pipe 0 must be same for auto ACk
 800333e:	240c      	movs	r4, #12
 8003340:	193b      	adds	r3, r7, r4
 8003342:	2203      	movs	r2, #3
 8003344:	0019      	movs	r1, r3
 8003346:	200a      	movs	r0, #10
 8003348:	f7ff fd14 	bl	8002d74 <nRF24_WriteRegisters>
        nRF24_WriteRegisters(NRF24_TX_ADDR, address_rev, NRF24_ADDR_SIZE);
 800334c:	193b      	adds	r3, r7, r4
 800334e:	2203      	movs	r2, #3
 8003350:	0019      	movs	r1, r3
 8003352:	2010      	movs	r0, #16
 8003354:	f7ff fd0e 	bl	8002d74 <nRF24_WriteRegisters>

}
 8003358:	46c0      	nop			; (mov r8, r8)
 800335a:	46bd      	mov	sp, r7
 800335c:	b005      	add	sp, #20
 800335e:	bd90      	pop	{r4, r7, pc}
 8003360:	20000314 	.word	0x20000314

08003364 <nRF24_ClearInterrupts>:

void nRF24_ClearInterrupts(void)
{
 8003364:	b590      	push	{r4, r7, lr}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
        uint8_t status = nRF24_ReadStatus();
 800336a:	1dfc      	adds	r4, r7, #7
 800336c:	f7ff fddf 	bl	8002f2e <nRF24_ReadStatus>
 8003370:	0003      	movs	r3, r0
 8003372:	7023      	strb	r3, [r4, #0]
        status |= (7<<4); // Clear bits 4, 5, 6.
 8003374:	1dfb      	adds	r3, r7, #7
 8003376:	1dfa      	adds	r2, r7, #7
 8003378:	7812      	ldrb	r2, [r2, #0]
 800337a:	2170      	movs	r1, #112	; 0x70
 800337c:	430a      	orrs	r2, r1
 800337e:	701a      	strb	r2, [r3, #0]
        nRF24_WriteStatus(status);
 8003380:	1dfb      	adds	r3, r7, #7
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	0018      	movs	r0, r3
 8003386:	f7ff fddb 	bl	8002f40 <nRF24_WriteStatus>
}
 800338a:	46c0      	nop			; (mov r8, r8)
 800338c:	46bd      	mov	sp, r7
 800338e:	b003      	add	sp, #12
 8003390:	bd90      	pop	{r4, r7, pc}

08003392 <nRF24_GetDynamicPayloadSize>:

uint8_t nRF24_GetDynamicPayloadSize(void)
{
 8003392:	b590      	push	{r4, r7, lr}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8003398:	1dfb      	adds	r3, r7, #7
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]

    result = nRF24_ReadRegister(NRF24_CMD_R_RX_PL_WID);
 800339e:	1dfc      	adds	r4, r7, #7
 80033a0:	2060      	movs	r0, #96	; 0x60
 80033a2:	f7ff fc63 	bl	8002c6c <nRF24_ReadRegister>
 80033a6:	0003      	movs	r3, r0
 80033a8:	7023      	strb	r3, [r4, #0]

    if (result > 32) // Something went wrong :)
 80033aa:	1dfb      	adds	r3, r7, #7
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	2b20      	cmp	r3, #32
 80033b0:	d906      	bls.n	80033c0 <nRF24_GetDynamicPayloadSize+0x2e>
    {
        nRF24_FlushRX();
 80033b2:	f7ff fdd5 	bl	8002f60 <nRF24_FlushRX>
        nRF24_Delay_ms(2);
 80033b6:	2002      	movs	r0, #2
 80033b8:	f7ff fc19 	bl	8002bee <nRF24_Delay_ms>
        return 0;
 80033bc:	2300      	movs	r3, #0
 80033be:	e001      	b.n	80033c4 <nRF24_GetDynamicPayloadSize+0x32>
    }
    return result;
 80033c0:	1dfb      	adds	r3, r7, #7
 80033c2:	781b      	ldrb	r3, [r3, #0]
}
 80033c4:	0018      	movs	r0, r3
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b003      	add	sp, #12
 80033ca:	bd90      	pop	{r4, r7, pc}

080033cc <nRF24_EnableRXDataReadyIRQ>:

void nRF24_EnableRXDataReadyIRQ(uint8_t onoff)
{
 80033cc:	b5b0      	push	{r4, r5, r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	0002      	movs	r2, r0
 80033d4:	1dfb      	adds	r3, r7, #7
 80033d6:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 80033d8:	250f      	movs	r5, #15
 80033da:	197c      	adds	r4, r7, r5
 80033dc:	f7ff fd30 	bl	8002e40 <nRF24_ReadConfig>
 80033e0:	0003      	movs	r3, r0
 80033e2:	7023      	strb	r3, [r4, #0]

        if(!onoff)
 80033e4:	1dfb      	adds	r3, r7, #7
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d106      	bne.n	80033fa <nRF24_EnableRXDataReadyIRQ+0x2e>
                config |= (1<<NRF24_RX_DR);
 80033ec:	197b      	adds	r3, r7, r5
 80033ee:	197a      	adds	r2, r7, r5
 80033f0:	7812      	ldrb	r2, [r2, #0]
 80033f2:	2140      	movs	r1, #64	; 0x40
 80033f4:	430a      	orrs	r2, r1
 80033f6:	701a      	strb	r2, [r3, #0]
 80033f8:	e006      	b.n	8003408 <nRF24_EnableRXDataReadyIRQ+0x3c>
        else
                config &= ~(1<<NRF24_RX_DR);
 80033fa:	220f      	movs	r2, #15
 80033fc:	18bb      	adds	r3, r7, r2
 80033fe:	18ba      	adds	r2, r7, r2
 8003400:	7812      	ldrb	r2, [r2, #0]
 8003402:	2140      	movs	r1, #64	; 0x40
 8003404:	438a      	bics	r2, r1
 8003406:	701a      	strb	r2, [r3, #0]

        nRF24_WriteConfig(config);
 8003408:	230f      	movs	r3, #15
 800340a:	18fb      	adds	r3, r7, r3
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	0018      	movs	r0, r3
 8003410:	f7ff fd1f 	bl	8002e52 <nRF24_WriteConfig>
}
 8003414:	46c0      	nop			; (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	b004      	add	sp, #16
 800341a:	bdb0      	pop	{r4, r5, r7, pc}

0800341c <nRF24_EnableTXDataSentIRQ>:

void nRF24_EnableTXDataSentIRQ(uint8_t onoff)
{
 800341c:	b5b0      	push	{r4, r5, r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	0002      	movs	r2, r0
 8003424:	1dfb      	adds	r3, r7, #7
 8003426:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 8003428:	250f      	movs	r5, #15
 800342a:	197c      	adds	r4, r7, r5
 800342c:	f7ff fd08 	bl	8002e40 <nRF24_ReadConfig>
 8003430:	0003      	movs	r3, r0
 8003432:	7023      	strb	r3, [r4, #0]

        if(!onoff)
 8003434:	1dfb      	adds	r3, r7, #7
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d106      	bne.n	800344a <nRF24_EnableTXDataSentIRQ+0x2e>
                config |= (1<<NRF24_TX_DS);
 800343c:	197b      	adds	r3, r7, r5
 800343e:	197a      	adds	r2, r7, r5
 8003440:	7812      	ldrb	r2, [r2, #0]
 8003442:	2120      	movs	r1, #32
 8003444:	430a      	orrs	r2, r1
 8003446:	701a      	strb	r2, [r3, #0]
 8003448:	e006      	b.n	8003458 <nRF24_EnableTXDataSentIRQ+0x3c>
        else
                config &= ~(1<<NRF24_TX_DS);
 800344a:	220f      	movs	r2, #15
 800344c:	18bb      	adds	r3, r7, r2
 800344e:	18ba      	adds	r2, r7, r2
 8003450:	7812      	ldrb	r2, [r2, #0]
 8003452:	2120      	movs	r1, #32
 8003454:	438a      	bics	r2, r1
 8003456:	701a      	strb	r2, [r3, #0]

        nRF24_WriteConfig(config);
 8003458:	230f      	movs	r3, #15
 800345a:	18fb      	adds	r3, r7, r3
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	0018      	movs	r0, r3
 8003460:	f7ff fcf7 	bl	8002e52 <nRF24_WriteConfig>
}
 8003464:	46c0      	nop			; (mov r8, r8)
 8003466:	46bd      	mov	sp, r7
 8003468:	b004      	add	sp, #16
 800346a:	bdb0      	pop	{r4, r5, r7, pc}

0800346c <nRF24_EnableMaxRetransmitIRQ>:

void nRF24_EnableMaxRetransmitIRQ(uint8_t onoff)
{
 800346c:	b5b0      	push	{r4, r5, r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	0002      	movs	r2, r0
 8003474:	1dfb      	adds	r3, r7, #7
 8003476:	701a      	strb	r2, [r3, #0]
        uint8_t config = nRF24_ReadConfig();
 8003478:	250f      	movs	r5, #15
 800347a:	197c      	adds	r4, r7, r5
 800347c:	f7ff fce0 	bl	8002e40 <nRF24_ReadConfig>
 8003480:	0003      	movs	r3, r0
 8003482:	7023      	strb	r3, [r4, #0]

        if(!onoff)
 8003484:	1dfb      	adds	r3, r7, #7
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d106      	bne.n	800349a <nRF24_EnableMaxRetransmitIRQ+0x2e>
                config |= (1<<NRF24_MAX_RT);
 800348c:	197b      	adds	r3, r7, r5
 800348e:	197a      	adds	r2, r7, r5
 8003490:	7812      	ldrb	r2, [r2, #0]
 8003492:	2110      	movs	r1, #16
 8003494:	430a      	orrs	r2, r1
 8003496:	701a      	strb	r2, [r3, #0]
 8003498:	e006      	b.n	80034a8 <nRF24_EnableMaxRetransmitIRQ+0x3c>
        else
                config &= ~(1<<NRF24_MAX_RT);
 800349a:	220f      	movs	r2, #15
 800349c:	18bb      	adds	r3, r7, r2
 800349e:	18ba      	adds	r2, r7, r2
 80034a0:	7812      	ldrb	r2, [r2, #0]
 80034a2:	2110      	movs	r1, #16
 80034a4:	438a      	bics	r2, r1
 80034a6:	701a      	strb	r2, [r3, #0]

        nRF24_WriteConfig(config);
 80034a8:	230f      	movs	r3, #15
 80034aa:	18fb      	adds	r3, r7, r3
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	0018      	movs	r0, r3
 80034b0:	f7ff fccf 	bl	8002e52 <nRF24_WriteConfig>
}
 80034b4:	46c0      	nop			; (mov r8, r8)
 80034b6:	46bd      	mov	sp, r7
 80034b8:	b004      	add	sp, #16
 80034ba:	bdb0      	pop	{r4, r5, r7, pc}

080034bc <nRF24_ReadRXPaylaod>:
        }while(!((status & (1<<NRF24_MAX_RT)) || (status & (1<<NRF24_TX_DS))));

}

void nRF24_ReadRXPaylaod(uint8_t *data, uint8_t *size)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
#if (NRF24_DYNAMIC_PAYLOAD == 1)
        *size = nRF24_GetDynamicPayloadSize();
 80034c6:	f7ff ff64 	bl	8003392 <nRF24_GetDynamicPayloadSize>
 80034ca:	0003      	movs	r3, r0
 80034cc:	001a      	movs	r2, r3
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	701a      	strb	r2, [r3, #0]
        nRF24_ReadRegisters(NRF24_CMD_R_RX_PAYLOAD, data, *size);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	781a      	ldrb	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	0019      	movs	r1, r3
 80034da:	2061      	movs	r0, #97	; 0x61
 80034dc:	f7ff fbf0 	bl	8002cc0 <nRF24_ReadRegisters>
#if (NRF24_INTERRUPT_MODE == 0)
        nRF24_WriteRegister(NRF24_STATUS, (1<NRF24_RX_DR));
        if(nRF24_ReadStatus() & (1<<NRF24_TX_DS))
                nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_TX_DS));
#endif
}
 80034e0:	46c0      	nop			; (mov r8, r8)
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b002      	add	sp, #8
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <nRF24_RXAvailible>:
#endif
        return NRF24_RECEIVED_PACKET; //FX??
}

uint8_t nRF24_RXAvailible(void)
{
 80034e8:	b590      	push	{r4, r7, lr}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
        uint8_t status = nRF24_ReadStatus();
 80034ee:	1dfc      	adds	r4, r7, #7
 80034f0:	f7ff fd1d 	bl	8002f2e <nRF24_ReadStatus>
 80034f4:	0003      	movs	r3, r0
 80034f6:	7023      	strb	r3, [r4, #0]

        // RX FIFO Interrupt
        if ((status & (1 << 6)))
 80034f8:	1dfb      	adds	r3, r7, #7
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	2240      	movs	r2, #64	; 0x40
 80034fe:	4013      	ands	r3, r2
 8003500:	d00f      	beq.n	8003522 <nRF24_RXAvailible+0x3a>
        {
                nrf24_rx_flag = 1;
 8003502:	4b0a      	ldr	r3, [pc, #40]	; (800352c <nRF24_RXAvailible+0x44>)
 8003504:	2201      	movs	r2, #1
 8003506:	701a      	strb	r2, [r3, #0]
                status |= (1<<6); // Interrupt flag clear
 8003508:	1dfb      	adds	r3, r7, #7
 800350a:	1dfa      	adds	r2, r7, #7
 800350c:	7812      	ldrb	r2, [r2, #0]
 800350e:	2140      	movs	r1, #64	; 0x40
 8003510:	430a      	orrs	r2, r1
 8003512:	701a      	strb	r2, [r3, #0]
                nRF24_WriteStatus(status);
 8003514:	1dfb      	adds	r3, r7, #7
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	0018      	movs	r0, r3
 800351a:	f7ff fd11 	bl	8002f40 <nRF24_WriteStatus>
                return 1;
 800351e:	2301      	movs	r3, #1
 8003520:	e000      	b.n	8003524 <nRF24_RXAvailible+0x3c>
        }
        return 0;
 8003522:	2300      	movs	r3, #0
}
 8003524:	0018      	movs	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	b003      	add	sp, #12
 800352a:	bd90      	pop	{r4, r7, pc}
 800352c:	20000317 	.word	0x20000317

08003530 <nRF24_Init>:
                nrf24_mr_flag = 0;
        }
}

void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
        hspi_nrf = hspi;
 8003538:	4b31      	ldr	r3, [pc, #196]	; (8003600 <nRF24_Init+0xd0>)
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	601a      	str	r2, [r3, #0]

        NRF24_CE_LOW;
 800353e:	4b31      	ldr	r3, [pc, #196]	; (8003604 <nRF24_Init+0xd4>)
 8003540:	2200      	movs	r2, #0
 8003542:	2180      	movs	r1, #128	; 0x80
 8003544:	0018      	movs	r0, r3
 8003546:	f001 fab7 	bl	8004ab8 <HAL_GPIO_WritePin>
        NRF24_CSN_HIGH;
 800354a:	4b2e      	ldr	r3, [pc, #184]	; (8003604 <nRF24_Init+0xd4>)
 800354c:	2201      	movs	r2, #1
 800354e:	2140      	movs	r1, #64	; 0x40
 8003550:	0018      	movs	r0, r3
 8003552:	f001 fab1 	bl	8004ab8 <HAL_GPIO_WritePin>

        nRF24_Delay_ms(5); // Wait for radio power up
 8003556:	2005      	movs	r0, #5
 8003558:	f7ff fb49 	bl	8002bee <nRF24_Delay_ms>

        nRF24_SetPALevel( NRF24_PA_PWR_0dBM); // Radio power NRF24_PA_PWR_0dBM
 800355c:	2003      	movs	r0, #3
 800355e:	f7ff fc88 	bl	8002e72 <nRF24_SetPALevel>
        nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 8003562:	2002      	movs	r0, #2
 8003564:	f7ff fcae 	bl	8002ec4 <nRF24_SetDataRate>
        nRF24_EnableCRC(1); // Enable CRC
 8003568:	2001      	movs	r0, #1
 800356a:	f7ff fd35 	bl	8002fd8 <nRF24_EnableCRC>
        nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B);//1==NRF24_CRC_WIDTH_2B); // CRC Length 1 byte _1B
 800356e:	2000      	movs	r0, #0
 8003570:	f7ff fd5a 	bl	8003028 <nRF24_SetCRCLength>
//      nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
        nRF24_SetRetries(5, 15); // 1000us, 7 times //5,15 lub 4,7
 8003574:	210f      	movs	r1, #15
 8003576:	2005      	movs	r0, #5
 8003578:	f7ff fd7e 	bl	8003078 <nRF24_SetRetries>

#if (NRF24_DYNAMIC_PAYLOAD == 1)
        nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<NRF24_EN_DPL)); // Enable dynamic payload feature
 800357c:	201d      	movs	r0, #29
 800357e:	f7ff fb75 	bl	8002c6c <nRF24_ReadRegister>
 8003582:	0003      	movs	r3, r0
 8003584:	001a      	movs	r2, r3
 8003586:	2304      	movs	r3, #4
 8003588:	4313      	orrs	r3, r2
 800358a:	b2db      	uxtb	r3, r3
 800358c:	0019      	movs	r1, r3
 800358e:	201d      	movs	r0, #29
 8003590:	f7ff fbc4 	bl	8002d1c <nRF24_WriteRegister>
        nRF24_WriteRegister(NRF24_DYNPD, 0x3F); // Enable dynamic payloads for all pipes
 8003594:	213f      	movs	r1, #63	; 0x3f
 8003596:	201c      	movs	r0, #28
 8003598:	f7ff fbc0 	bl	8002d1c <nRF24_WriteRegister>
#else
        nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
        nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
#endif
        nRF24_SetRFChannel(0x4c); // Set RF channel for transmission 10
 800359c:	204c      	movs	r0, #76	; 0x4c
 800359e:	f7ff fd89 	bl	80030b4 <nRF24_SetRFChannel>
        nRF24_EnablePipe(0, 1); // Enable pipe 0
 80035a2:	2101      	movs	r1, #1
 80035a4:	2000      	movs	r0, #0
 80035a6:	f7ff fd98 	bl	80030da <nRF24_EnablePipe>
        nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 80035aa:	2003      	movs	r0, #3
 80035ac:	f7ff fe1d 	bl	80031ea <nRF24_SetAddressWidth>
        nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 80035b0:	2101      	movs	r1, #1
 80035b2:	2000      	movs	r0, #0
 80035b4:	f7ff fdd5 	bl	8003162 <nRF24_AutoACK>

        nRF24_WriteRegister(NRF24_RF_SETUP,0x5); //skopiowane z RPi ustawienia rejestrów
 80035b8:	2105      	movs	r1, #5
 80035ba:	2006      	movs	r0, #6
 80035bc:	f7ff fbae 	bl	8002d1c <nRF24_WriteRegister>
        nRF24_WriteRegister(NRF24_FEATURE,0x6); //skopiowane z RPi ustawienia rejestrów (ważne, aby były te same)
 80035c0:	2106      	movs	r1, #6
 80035c2:	201d      	movs	r0, #29
 80035c4:	f7ff fbaa 	bl	8002d1c <nRF24_WriteRegister>
        nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 80035c8:	2002      	movs	r0, #2
 80035ca:	f7ff fc7b 	bl	8002ec4 <nRF24_SetDataRate>
    nRF24_SetAddressWidth(3); //adres 3 znaki a nie 5
 80035ce:	2003      	movs	r0, #3
 80035d0:	f7ff fe0b 	bl	80031ea <nRF24_SetAddressWidth>

        nRF24_Delay_ms(1);
 80035d4:	2001      	movs	r0, #1
 80035d6:	f7ff fb0a 	bl	8002bee <nRF24_Delay_ms>

        nRF24_EnableRXDataReadyIRQ(1); //receiver irq
 80035da:	2001      	movs	r0, #1
 80035dc:	f7ff fef6 	bl	80033cc <nRF24_EnableRXDataReadyIRQ>
        nRF24_EnableTXDataSentIRQ(0);
 80035e0:	2000      	movs	r0, #0
 80035e2:	f7ff ff1b 	bl	800341c <nRF24_EnableTXDataSentIRQ>
        nRF24_EnableMaxRetransmitIRQ(0);
 80035e6:	2000      	movs	r0, #0
 80035e8:	f7ff ff40 	bl	800346c <nRF24_EnableMaxRetransmitIRQ>

        nRF24_Delay_ms(1);
 80035ec:	2001      	movs	r0, #1
 80035ee:	f7ff fafe 	bl	8002bee <nRF24_Delay_ms>

        nRF24_ClearInterrupts();
 80035f2:	f7ff feb7 	bl	8003364 <nRF24_ClearInterrupts>
}
 80035f6:	46c0      	nop			; (mov r8, r8)
 80035f8:	46bd      	mov	sp, r7
 80035fa:	b002      	add	sp, #8
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	20000310 	.word	0x20000310
 8003604:	50000800 	.word	0x50000800

08003608 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800360c:	4b17      	ldr	r3, [pc, #92]	; (800366c <MX_SPI1_Init+0x64>)
 800360e:	4a18      	ldr	r2, [pc, #96]	; (8003670 <MX_SPI1_Init+0x68>)
 8003610:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003612:	4b16      	ldr	r3, [pc, #88]	; (800366c <MX_SPI1_Init+0x64>)
 8003614:	2282      	movs	r2, #130	; 0x82
 8003616:	0052      	lsls	r2, r2, #1
 8003618:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800361a:	4b14      	ldr	r3, [pc, #80]	; (800366c <MX_SPI1_Init+0x64>)
 800361c:	2200      	movs	r2, #0
 800361e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003620:	4b12      	ldr	r3, [pc, #72]	; (800366c <MX_SPI1_Init+0x64>)
 8003622:	2200      	movs	r2, #0
 8003624:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003626:	4b11      	ldr	r3, [pc, #68]	; (800366c <MX_SPI1_Init+0x64>)
 8003628:	2200      	movs	r2, #0
 800362a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800362c:	4b0f      	ldr	r3, [pc, #60]	; (800366c <MX_SPI1_Init+0x64>)
 800362e:	2200      	movs	r2, #0
 8003630:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8003632:	4b0e      	ldr	r3, [pc, #56]	; (800366c <MX_SPI1_Init+0x64>)
 8003634:	2200      	movs	r2, #0
 8003636:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003638:	4b0c      	ldr	r3, [pc, #48]	; (800366c <MX_SPI1_Init+0x64>)
 800363a:	2218      	movs	r2, #24
 800363c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800363e:	4b0b      	ldr	r3, [pc, #44]	; (800366c <MX_SPI1_Init+0x64>)
 8003640:	2200      	movs	r2, #0
 8003642:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003644:	4b09      	ldr	r3, [pc, #36]	; (800366c <MX_SPI1_Init+0x64>)
 8003646:	2200      	movs	r2, #0
 8003648:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800364a:	4b08      	ldr	r3, [pc, #32]	; (800366c <MX_SPI1_Init+0x64>)
 800364c:	2200      	movs	r2, #0
 800364e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003650:	4b06      	ldr	r3, [pc, #24]	; (800366c <MX_SPI1_Init+0x64>)
 8003652:	2207      	movs	r2, #7
 8003654:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003656:	4b05      	ldr	r3, [pc, #20]	; (800366c <MX_SPI1_Init+0x64>)
 8003658:	0018      	movs	r0, r3
 800365a:	f002 fb2f 	bl	8005cbc <HAL_SPI_Init>
 800365e:	1e03      	subs	r3, r0, #0
 8003660:	d001      	beq.n	8003666 <MX_SPI1_Init+0x5e>
  {
    Error_Handler();
 8003662:	f7ff fabf 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003666:	46c0      	nop			; (mov r8, r8)
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	20000318 	.word	0x20000318
 8003670:	40013000 	.word	0x40013000

08003674 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003674:	b590      	push	{r4, r7, lr}
 8003676:	b08b      	sub	sp, #44	; 0x2c
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800367c:	2414      	movs	r4, #20
 800367e:	193b      	adds	r3, r7, r4
 8003680:	0018      	movs	r0, r3
 8003682:	2314      	movs	r3, #20
 8003684:	001a      	movs	r2, r3
 8003686:	2100      	movs	r1, #0
 8003688:	f006 fb7c 	bl	8009d84 <memset>
  if(spiHandle->Instance==SPI1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a28      	ldr	r2, [pc, #160]	; (8003734 <HAL_SPI_MspInit+0xc0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d14a      	bne.n	800372c <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003696:	4b28      	ldr	r3, [pc, #160]	; (8003738 <HAL_SPI_MspInit+0xc4>)
 8003698:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800369a:	4b27      	ldr	r3, [pc, #156]	; (8003738 <HAL_SPI_MspInit+0xc4>)
 800369c:	2180      	movs	r1, #128	; 0x80
 800369e:	0149      	lsls	r1, r1, #5
 80036a0:	430a      	orrs	r2, r1
 80036a2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a4:	4b24      	ldr	r3, [pc, #144]	; (8003738 <HAL_SPI_MspInit+0xc4>)
 80036a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036a8:	4b23      	ldr	r3, [pc, #140]	; (8003738 <HAL_SPI_MspInit+0xc4>)
 80036aa:	2101      	movs	r1, #1
 80036ac:	430a      	orrs	r2, r1
 80036ae:	62da      	str	r2, [r3, #44]	; 0x2c
 80036b0:	4b21      	ldr	r3, [pc, #132]	; (8003738 <HAL_SPI_MspInit+0xc4>)
 80036b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b4:	2201      	movs	r2, #1
 80036b6:	4013      	ands	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]
 80036ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036bc:	4b1e      	ldr	r3, [pc, #120]	; (8003738 <HAL_SPI_MspInit+0xc4>)
 80036be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036c0:	4b1d      	ldr	r3, [pc, #116]	; (8003738 <HAL_SPI_MspInit+0xc4>)
 80036c2:	2102      	movs	r1, #2
 80036c4:	430a      	orrs	r2, r1
 80036c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80036c8:	4b1b      	ldr	r3, [pc, #108]	; (8003738 <HAL_SPI_MspInit+0xc4>)
 80036ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036cc:	2202      	movs	r2, #2
 80036ce:	4013      	ands	r3, r2
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 80036d4:	193b      	adds	r3, r7, r4
 80036d6:	22d0      	movs	r2, #208	; 0xd0
 80036d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036da:	193b      	adds	r3, r7, r4
 80036dc:	2202      	movs	r2, #2
 80036de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e0:	193b      	adds	r3, r7, r4
 80036e2:	2200      	movs	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036e6:	193b      	adds	r3, r7, r4
 80036e8:	2203      	movs	r2, #3
 80036ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80036ec:	193b      	adds	r3, r7, r4
 80036ee:	2200      	movs	r2, #0
 80036f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036f2:	193a      	adds	r2, r7, r4
 80036f4:	23a0      	movs	r3, #160	; 0xa0
 80036f6:	05db      	lsls	r3, r3, #23
 80036f8:	0011      	movs	r1, r2
 80036fa:	0018      	movs	r0, r3
 80036fc:	f001 f866 	bl	80047cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003700:	0021      	movs	r1, r4
 8003702:	187b      	adds	r3, r7, r1
 8003704:	2208      	movs	r2, #8
 8003706:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003708:	187b      	adds	r3, r7, r1
 800370a:	2202      	movs	r2, #2
 800370c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370e:	187b      	adds	r3, r7, r1
 8003710:	2200      	movs	r2, #0
 8003712:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003714:	187b      	adds	r3, r7, r1
 8003716:	2203      	movs	r2, #3
 8003718:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800371a:	187b      	adds	r3, r7, r1
 800371c:	2200      	movs	r2, #0
 800371e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003720:	187b      	adds	r3, r7, r1
 8003722:	4a06      	ldr	r2, [pc, #24]	; (800373c <HAL_SPI_MspInit+0xc8>)
 8003724:	0019      	movs	r1, r3
 8003726:	0010      	movs	r0, r2
 8003728:	f001 f850 	bl	80047cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800372c:	46c0      	nop			; (mov r8, r8)
 800372e:	46bd      	mov	sp, r7
 8003730:	b00b      	add	sp, #44	; 0x2c
 8003732:	bd90      	pop	{r4, r7, pc}
 8003734:	40013000 	.word	0x40013000
 8003738:	40021000 	.word	0x40021000
 800373c:	50000400 	.word	0x50000400

08003740 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003744:	4b07      	ldr	r3, [pc, #28]	; (8003764 <HAL_MspInit+0x24>)
 8003746:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003748:	4b06      	ldr	r3, [pc, #24]	; (8003764 <HAL_MspInit+0x24>)
 800374a:	2101      	movs	r1, #1
 800374c:	430a      	orrs	r2, r1
 800374e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003750:	4b04      	ldr	r3, [pc, #16]	; (8003764 <HAL_MspInit+0x24>)
 8003752:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003754:	4b03      	ldr	r3, [pc, #12]	; (8003764 <HAL_MspInit+0x24>)
 8003756:	2180      	movs	r1, #128	; 0x80
 8003758:	0549      	lsls	r1, r1, #21
 800375a:	430a      	orrs	r2, r1
 800375c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800375e:	46c0      	nop			; (mov r8, r8)
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40021000 	.word	0x40021000

08003768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800376c:	e7fe      	b.n	800376c <NMI_Handler+0x4>

0800376e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003772:	e7fe      	b.n	8003772 <HardFault_Handler+0x4>

08003774 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003778:	46c0      	nop			; (mov r8, r8)
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003782:	46c0      	nop			; (mov r8, r8)
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800378c:	f000 fb1e 	bl	8003dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003790:	46c0      	nop			; (mov r8, r8)
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 800379a:	2380      	movs	r3, #128	; 0x80
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	0018      	movs	r0, r3
 80037a0:	f001 f9c2 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80037a4:	2380      	movs	r3, #128	; 0x80
 80037a6:	019b      	lsls	r3, r3, #6
 80037a8:	0018      	movs	r0, r3
 80037aa:	f001 f9bd 	bl	8004b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80037b8:	4b03      	ldr	r3, [pc, #12]	; (80037c8 <DMA1_Channel1_IRQHandler+0x14>)
 80037ba:	0018      	movs	r0, r3
 80037bc:	f000 ff57 	bl	800466e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80037c0:	46c0      	nop			; (mov r8, r8)
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	46c0      	nop			; (mov r8, r8)
 80037c8:	2000024c 	.word	0x2000024c

080037cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80037d0:	4b03      	ldr	r3, [pc, #12]	; (80037e0 <TIM6_DAC_IRQHandler+0x14>)
 80037d2:	0018      	movs	r0, r3
 80037d4:	f003 f928 	bl	8006a28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80037d8:	46c0      	nop			; (mov r8, r8)
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	20000374 	.word	0x20000374

080037e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80037e8:	4b03      	ldr	r3, [pc, #12]	; (80037f8 <USART1_IRQHandler+0x14>)
 80037ea:	0018      	movs	r0, r3
 80037ec:	f003 fbc4 	bl	8006f78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80037f0:	46c0      	nop			; (mov r8, r8)
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	46c0      	nop			; (mov r8, r8)
 80037f8:	2000043c 	.word	0x2000043c

080037fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
  return 1;
 8003800:	2301      	movs	r3, #1
}
 8003802:	0018      	movs	r0, r3
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <_kill>:

int _kill(int pid, int sig)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003812:	f006 fb23 	bl	8009e5c <__errno>
 8003816:	0003      	movs	r3, r0
 8003818:	2216      	movs	r2, #22
 800381a:	601a      	str	r2, [r3, #0]
  return -1;
 800381c:	2301      	movs	r3, #1
 800381e:	425b      	negs	r3, r3
}
 8003820:	0018      	movs	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	b002      	add	sp, #8
 8003826:	bd80      	pop	{r7, pc}

08003828 <_exit>:

void _exit (int status)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003830:	2301      	movs	r3, #1
 8003832:	425a      	negs	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	0011      	movs	r1, r2
 8003838:	0018      	movs	r0, r3
 800383a:	f7ff ffe5 	bl	8003808 <_kill>
  while (1) {}    /* Make sure we hang here */
 800383e:	e7fe      	b.n	800383e <_exit+0x16>

08003840 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]
 8003850:	e00a      	b.n	8003868 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003852:	e000      	b.n	8003856 <_read+0x16>
 8003854:	bf00      	nop
 8003856:	0001      	movs	r1, r0
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	60ba      	str	r2, [r7, #8]
 800385e:	b2ca      	uxtb	r2, r1
 8003860:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	3301      	adds	r3, #1
 8003866:	617b      	str	r3, [r7, #20]
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	429a      	cmp	r2, r3
 800386e:	dbf0      	blt.n	8003852 <_read+0x12>
  }

  return len;
 8003870:	687b      	ldr	r3, [r7, #4]
}
 8003872:	0018      	movs	r0, r3
 8003874:	46bd      	mov	sp, r7
 8003876:	b006      	add	sp, #24
 8003878:	bd80      	pop	{r7, pc}

0800387a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800387a:	b580      	push	{r7, lr}
 800387c:	b086      	sub	sp, #24
 800387e:	af00      	add	r7, sp, #0
 8003880:	60f8      	str	r0, [r7, #12]
 8003882:	60b9      	str	r1, [r7, #8]
 8003884:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	e009      	b.n	80038a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	1c5a      	adds	r2, r3, #1
 8003890:	60ba      	str	r2, [r7, #8]
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	0018      	movs	r0, r3
 8003896:	f7ff f899 	bl	80029cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	3301      	adds	r3, #1
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	dbf1      	blt.n	800388c <_write+0x12>
  }
  return len;
 80038a8:	687b      	ldr	r3, [r7, #4]
}
 80038aa:	0018      	movs	r0, r3
 80038ac:	46bd      	mov	sp, r7
 80038ae:	b006      	add	sp, #24
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <_close>:

int _close(int file)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80038ba:	2301      	movs	r3, #1
 80038bc:	425b      	negs	r3, r3
}
 80038be:	0018      	movs	r0, r3
 80038c0:	46bd      	mov	sp, r7
 80038c2:	b002      	add	sp, #8
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b082      	sub	sp, #8
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
 80038ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	2280      	movs	r2, #128	; 0x80
 80038d4:	0192      	lsls	r2, r2, #6
 80038d6:	605a      	str	r2, [r3, #4]
  return 0;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	0018      	movs	r0, r3
 80038dc:	46bd      	mov	sp, r7
 80038de:	b002      	add	sp, #8
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <_isatty>:

int _isatty(int file)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b082      	sub	sp, #8
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80038ea:	2301      	movs	r3, #1
}
 80038ec:	0018      	movs	r0, r3
 80038ee:	46bd      	mov	sp, r7
 80038f0:	b002      	add	sp, #8
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003900:	2300      	movs	r3, #0
}
 8003902:	0018      	movs	r0, r3
 8003904:	46bd      	mov	sp, r7
 8003906:	b004      	add	sp, #16
 8003908:	bd80      	pop	{r7, pc}
	...

0800390c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003914:	4a14      	ldr	r2, [pc, #80]	; (8003968 <_sbrk+0x5c>)
 8003916:	4b15      	ldr	r3, [pc, #84]	; (800396c <_sbrk+0x60>)
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003920:	4b13      	ldr	r3, [pc, #76]	; (8003970 <_sbrk+0x64>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d102      	bne.n	800392e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003928:	4b11      	ldr	r3, [pc, #68]	; (8003970 <_sbrk+0x64>)
 800392a:	4a12      	ldr	r2, [pc, #72]	; (8003974 <_sbrk+0x68>)
 800392c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800392e:	4b10      	ldr	r3, [pc, #64]	; (8003970 <_sbrk+0x64>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	18d3      	adds	r3, r2, r3
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	429a      	cmp	r2, r3
 800393a:	d207      	bcs.n	800394c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800393c:	f006 fa8e 	bl	8009e5c <__errno>
 8003940:	0003      	movs	r3, r0
 8003942:	220c      	movs	r2, #12
 8003944:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003946:	2301      	movs	r3, #1
 8003948:	425b      	negs	r3, r3
 800394a:	e009      	b.n	8003960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800394c:	4b08      	ldr	r3, [pc, #32]	; (8003970 <_sbrk+0x64>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003952:	4b07      	ldr	r3, [pc, #28]	; (8003970 <_sbrk+0x64>)
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	18d2      	adds	r2, r2, r3
 800395a:	4b05      	ldr	r3, [pc, #20]	; (8003970 <_sbrk+0x64>)
 800395c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800395e:	68fb      	ldr	r3, [r7, #12]
}
 8003960:	0018      	movs	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	b006      	add	sp, #24
 8003966:	bd80      	pop	{r7, pc}
 8003968:	20002000 	.word	0x20002000
 800396c:	00000400 	.word	0x00000400
 8003970:	20000370 	.word	0x20000370
 8003974:	200006a0 	.word	0x200006a0

08003978 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800397c:	46c0      	nop			; (mov r8, r8)
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
	...

08003984 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800398a:	003b      	movs	r3, r7
 800398c:	0018      	movs	r0, r3
 800398e:	2308      	movs	r3, #8
 8003990:	001a      	movs	r2, r3
 8003992:	2100      	movs	r1, #0
 8003994:	f006 f9f6 	bl	8009d84 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003998:	4b15      	ldr	r3, [pc, #84]	; (80039f0 <MX_TIM6_Init+0x6c>)
 800399a:	4a16      	ldr	r2, [pc, #88]	; (80039f4 <MX_TIM6_Init+0x70>)
 800399c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3199;
 800399e:	4b14      	ldr	r3, [pc, #80]	; (80039f0 <MX_TIM6_Init+0x6c>)
 80039a0:	4a15      	ldr	r2, [pc, #84]	; (80039f8 <MX_TIM6_Init+0x74>)
 80039a2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039a4:	4b12      	ldr	r3, [pc, #72]	; (80039f0 <MX_TIM6_Init+0x6c>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 80039aa:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <MX_TIM6_Init+0x6c>)
 80039ac:	4a13      	ldr	r2, [pc, #76]	; (80039fc <MX_TIM6_Init+0x78>)
 80039ae:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039b0:	4b0f      	ldr	r3, [pc, #60]	; (80039f0 <MX_TIM6_Init+0x6c>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80039b6:	4b0e      	ldr	r3, [pc, #56]	; (80039f0 <MX_TIM6_Init+0x6c>)
 80039b8:	0018      	movs	r0, r3
 80039ba:	f002 ffa9 	bl	8006910 <HAL_TIM_Base_Init>
 80039be:	1e03      	subs	r3, r0, #0
 80039c0:	d001      	beq.n	80039c6 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80039c2:	f7ff f90f 	bl	8002be4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039c6:	003b      	movs	r3, r7
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039cc:	003b      	movs	r3, r7
 80039ce:	2200      	movs	r2, #0
 80039d0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80039d2:	003a      	movs	r2, r7
 80039d4:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <MX_TIM6_Init+0x6c>)
 80039d6:	0011      	movs	r1, r2
 80039d8:	0018      	movs	r0, r3
 80039da:	f003 f981 	bl	8006ce0 <HAL_TIMEx_MasterConfigSynchronization>
 80039de:	1e03      	subs	r3, r0, #0
 80039e0:	d001      	beq.n	80039e6 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80039e2:	f7ff f8ff 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80039e6:	46c0      	nop			; (mov r8, r8)
 80039e8:	46bd      	mov	sp, r7
 80039ea:	b002      	add	sp, #8
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	46c0      	nop			; (mov r8, r8)
 80039f0:	20000374 	.word	0x20000374
 80039f4:	40001000 	.word	0x40001000
 80039f8:	00000c7f 	.word	0x00000c7f
 80039fc:	0000270f 	.word	0x0000270f

08003a00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a0a      	ldr	r2, [pc, #40]	; (8003a38 <HAL_TIM_Base_MspInit+0x38>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d10d      	bne.n	8003a2e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003a12:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <HAL_TIM_Base_MspInit+0x3c>)
 8003a14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a16:	4b09      	ldr	r3, [pc, #36]	; (8003a3c <HAL_TIM_Base_MspInit+0x3c>)
 8003a18:	2110      	movs	r1, #16
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2103      	movs	r1, #3
 8003a22:	2011      	movs	r0, #17
 8003a24:	f000 fcf2 	bl	800440c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003a28:	2011      	movs	r0, #17
 8003a2a:	f000 fd04 	bl	8004436 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003a2e:	46c0      	nop			; (mov r8, r8)
 8003a30:	46bd      	mov	sp, r7
 8003a32:	b002      	add	sp, #8
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	46c0      	nop			; (mov r8, r8)
 8003a38:	40001000 	.word	0x40001000
 8003a3c:	40021000 	.word	0x40021000

08003a40 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003a44:	4b15      	ldr	r3, [pc, #84]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a46:	4a16      	ldr	r2, [pc, #88]	; (8003aa0 <MX_LPUART1_UART_Init+0x60>)
 8003a48:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8003a4a:	4b14      	ldr	r3, [pc, #80]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a4c:	2296      	movs	r2, #150	; 0x96
 8003a4e:	0192      	lsls	r2, r2, #6
 8003a50:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a52:	4b12      	ldr	r3, [pc, #72]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003a58:	4b10      	ldr	r3, [pc, #64]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003a5e:	4b0f      	ldr	r3, [pc, #60]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003a64:	4b0d      	ldr	r3, [pc, #52]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a66:	220c      	movs	r2, #12
 8003a68:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a6a:	4b0c      	ldr	r3, [pc, #48]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a70:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8003a76:	4b09      	ldr	r3, [pc, #36]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a78:	2210      	movs	r2, #16
 8003a7a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8003a7c:	4b07      	ldr	r3, [pc, #28]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a7e:	2280      	movs	r2, #128	; 0x80
 8003a80:	0152      	lsls	r2, r2, #5
 8003a82:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003a84:	4b05      	ldr	r3, [pc, #20]	; (8003a9c <MX_LPUART1_UART_Init+0x5c>)
 8003a86:	0018      	movs	r0, r3
 8003a88:	f003 f982 	bl	8006d90 <HAL_UART_Init>
 8003a8c:	1e03      	subs	r3, r0, #0
 8003a8e:	d001      	beq.n	8003a94 <MX_LPUART1_UART_Init+0x54>
  {
    Error_Handler();
 8003a90:	f7ff f8a8 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003a94:	46c0      	nop			; (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	46c0      	nop			; (mov r8, r8)
 8003a9c:	200003b4 	.word	0x200003b4
 8003aa0:	40004800 	.word	0x40004800

08003aa4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003aa8:	4b16      	ldr	r3, [pc, #88]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003aaa:	4a17      	ldr	r2, [pc, #92]	; (8003b08 <MX_USART1_UART_Init+0x64>)
 8003aac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003aae:	4b15      	ldr	r3, [pc, #84]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003ab0:	2296      	movs	r2, #150	; 0x96
 8003ab2:	0192      	lsls	r2, r2, #6
 8003ab4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ab6:	4b13      	ldr	r3, [pc, #76]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003abc:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ac2:	4b10      	ldr	r3, [pc, #64]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8003ac8:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003aca:	2204      	movs	r2, #4
 8003acc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ace:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ad4:	4b0b      	ldr	r3, [pc, #44]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ada:	4b0a      	ldr	r3, [pc, #40]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8003ae0:	4b08      	ldr	r3, [pc, #32]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003ae2:	2210      	movs	r2, #16
 8003ae4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8003ae6:	4b07      	ldr	r3, [pc, #28]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003ae8:	2280      	movs	r2, #128	; 0x80
 8003aea:	0152      	lsls	r2, r2, #5
 8003aec:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003aee:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <MX_USART1_UART_Init+0x60>)
 8003af0:	0018      	movs	r0, r3
 8003af2:	f003 f94d 	bl	8006d90 <HAL_UART_Init>
 8003af6:	1e03      	subs	r3, r0, #0
 8003af8:	d001      	beq.n	8003afe <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8003afa:	f7ff f873 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	2000043c 	.word	0x2000043c
 8003b08:	40013800 	.word	0x40013800

08003b0c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b10:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b12:	4a15      	ldr	r2, [pc, #84]	; (8003b68 <MX_USART2_UART_Init+0x5c>)
 8003b14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003b16:	4b13      	ldr	r3, [pc, #76]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b18:	2296      	movs	r2, #150	; 0x96
 8003b1a:	0192      	lsls	r2, r2, #6
 8003b1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b1e:	4b11      	ldr	r3, [pc, #68]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b24:	4b0f      	ldr	r3, [pc, #60]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b2a:	4b0e      	ldr	r3, [pc, #56]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b30:	4b0c      	ldr	r3, [pc, #48]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b32:	220c      	movs	r2, #12
 8003b34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b36:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b3c:	4b09      	ldr	r3, [pc, #36]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b42:	4b08      	ldr	r3, [pc, #32]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b48:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b4e:	4b05      	ldr	r3, [pc, #20]	; (8003b64 <MX_USART2_UART_Init+0x58>)
 8003b50:	0018      	movs	r0, r3
 8003b52:	f003 f91d 	bl	8006d90 <HAL_UART_Init>
 8003b56:	1e03      	subs	r3, r0, #0
 8003b58:	d001      	beq.n	8003b5e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003b5a:	f7ff f843 	bl	8002be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	200004c4 	.word	0x200004c4
 8003b68:	40004400 	.word	0x40004400

08003b6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b6c:	b590      	push	{r4, r7, lr}
 8003b6e:	b08b      	sub	sp, #44	; 0x2c
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b74:	2414      	movs	r4, #20
 8003b76:	193b      	adds	r3, r7, r4
 8003b78:	0018      	movs	r0, r3
 8003b7a:	2314      	movs	r3, #20
 8003b7c:	001a      	movs	r2, r3
 8003b7e:	2100      	movs	r1, #0
 8003b80:	f006 f900 	bl	8009d84 <memset>
  if(uartHandle->Instance==LPUART1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a4c      	ldr	r2, [pc, #304]	; (8003cbc <HAL_UART_MspInit+0x150>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d129      	bne.n	8003be2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003b8e:	4b4c      	ldr	r3, [pc, #304]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003b90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b92:	4b4b      	ldr	r3, [pc, #300]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003b94:	2180      	movs	r1, #128	; 0x80
 8003b96:	02c9      	lsls	r1, r1, #11
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b9c:	4b48      	ldr	r3, [pc, #288]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba0:	4b47      	ldr	r3, [pc, #284]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003ba2:	2104      	movs	r1, #4
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ba8:	4b45      	ldr	r3, [pc, #276]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bac:	2204      	movs	r2, #4
 8003bae:	4013      	ands	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC4     ------> LPUART1_TX
    PC5     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003bb4:	0021      	movs	r1, r4
 8003bb6:	187b      	adds	r3, r7, r1
 8003bb8:	2230      	movs	r2, #48	; 0x30
 8003bba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bbc:	187b      	adds	r3, r7, r1
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc2:	187b      	adds	r3, r7, r1
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bc8:	187b      	adds	r3, r7, r1
 8003bca:	2203      	movs	r2, #3
 8003bcc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_LPUART1;
 8003bce:	187b      	adds	r3, r7, r1
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	4a3b      	ldr	r2, [pc, #236]	; (8003cc4 <HAL_UART_MspInit+0x158>)
 8003bd8:	0019      	movs	r1, r3
 8003bda:	0010      	movs	r0, r2
 8003bdc:	f000 fdf6 	bl	80047cc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003be0:	e067      	b.n	8003cb2 <HAL_UART_MspInit+0x146>
  else if(uartHandle->Instance==USART1)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a38      	ldr	r2, [pc, #224]	; (8003cc8 <HAL_UART_MspInit+0x15c>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d133      	bne.n	8003c54 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003bec:	4b34      	ldr	r3, [pc, #208]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003bee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bf0:	4b33      	ldr	r3, [pc, #204]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003bf2:	2180      	movs	r1, #128	; 0x80
 8003bf4:	01c9      	lsls	r1, r1, #7
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bfa:	4b31      	ldr	r3, [pc, #196]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003bfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bfe:	4b30      	ldr	r3, [pc, #192]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003c00:	2101      	movs	r1, #1
 8003c02:	430a      	orrs	r2, r1
 8003c04:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c06:	4b2e      	ldr	r3, [pc, #184]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]
 8003c10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003c12:	2114      	movs	r1, #20
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	22c0      	movs	r2, #192	; 0xc0
 8003c18:	00d2      	lsls	r2, r2, #3
 8003c1a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c1c:	187b      	adds	r3, r7, r1
 8003c1e:	2202      	movs	r2, #2
 8003c20:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c22:	187b      	adds	r3, r7, r1
 8003c24:	2200      	movs	r2, #0
 8003c26:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c28:	187b      	adds	r3, r7, r1
 8003c2a:	2203      	movs	r2, #3
 8003c2c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003c2e:	187b      	adds	r3, r7, r1
 8003c30:	2204      	movs	r2, #4
 8003c32:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c34:	187a      	adds	r2, r7, r1
 8003c36:	23a0      	movs	r3, #160	; 0xa0
 8003c38:	05db      	lsls	r3, r3, #23
 8003c3a:	0011      	movs	r1, r2
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f000 fdc5 	bl	80047cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003c42:	2200      	movs	r2, #0
 8003c44:	2100      	movs	r1, #0
 8003c46:	201b      	movs	r0, #27
 8003c48:	f000 fbe0 	bl	800440c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003c4c:	201b      	movs	r0, #27
 8003c4e:	f000 fbf2 	bl	8004436 <HAL_NVIC_EnableIRQ>
}
 8003c52:	e02e      	b.n	8003cb2 <HAL_UART_MspInit+0x146>
  else if(uartHandle->Instance==USART2)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a1c      	ldr	r2, [pc, #112]	; (8003ccc <HAL_UART_MspInit+0x160>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d129      	bne.n	8003cb2 <HAL_UART_MspInit+0x146>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c5e:	4b18      	ldr	r3, [pc, #96]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003c60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c62:	4b17      	ldr	r3, [pc, #92]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003c64:	2180      	movs	r1, #128	; 0x80
 8003c66:	0289      	lsls	r1, r1, #10
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c6c:	4b14      	ldr	r3, [pc, #80]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c70:	4b13      	ldr	r3, [pc, #76]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003c72:	2101      	movs	r1, #1
 8003c74:	430a      	orrs	r2, r1
 8003c76:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c78:	4b11      	ldr	r3, [pc, #68]	; (8003cc0 <HAL_UART_MspInit+0x154>)
 8003c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	4013      	ands	r3, r2
 8003c80:	60bb      	str	r3, [r7, #8]
 8003c82:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003c84:	2114      	movs	r1, #20
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	220c      	movs	r2, #12
 8003c8a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8c:	187b      	adds	r3, r7, r1
 8003c8e:	2202      	movs	r2, #2
 8003c90:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c92:	187b      	adds	r3, r7, r1
 8003c94:	2200      	movs	r2, #0
 8003c96:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c98:	187b      	adds	r3, r7, r1
 8003c9a:	2203      	movs	r2, #3
 8003c9c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003c9e:	187b      	adds	r3, r7, r1
 8003ca0:	2204      	movs	r2, #4
 8003ca2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ca4:	187a      	adds	r2, r7, r1
 8003ca6:	23a0      	movs	r3, #160	; 0xa0
 8003ca8:	05db      	lsls	r3, r3, #23
 8003caa:	0011      	movs	r1, r2
 8003cac:	0018      	movs	r0, r3
 8003cae:	f000 fd8d 	bl	80047cc <HAL_GPIO_Init>
}
 8003cb2:	46c0      	nop			; (mov r8, r8)
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	b00b      	add	sp, #44	; 0x2c
 8003cb8:	bd90      	pop	{r4, r7, pc}
 8003cba:	46c0      	nop			; (mov r8, r8)
 8003cbc:	40004800 	.word	0x40004800
 8003cc0:	40021000 	.word	0x40021000
 8003cc4:	50000800 	.word	0x50000800
 8003cc8:	40013800 	.word	0x40013800
 8003ccc:	40004400 	.word	0x40004400

08003cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8003cd0:	480d      	ldr	r0, [pc, #52]	; (8003d08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003cd2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003cd4:	f7ff fe50 	bl	8003978 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003cd8:	480c      	ldr	r0, [pc, #48]	; (8003d0c <LoopForever+0x6>)
  ldr r1, =_edata
 8003cda:	490d      	ldr	r1, [pc, #52]	; (8003d10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003cdc:	4a0d      	ldr	r2, [pc, #52]	; (8003d14 <LoopForever+0xe>)
  movs r3, #0
 8003cde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ce0:	e002      	b.n	8003ce8 <LoopCopyDataInit>

08003ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ce6:	3304      	adds	r3, #4

08003ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cec:	d3f9      	bcc.n	8003ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cee:	4a0a      	ldr	r2, [pc, #40]	; (8003d18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003cf0:	4c0a      	ldr	r4, [pc, #40]	; (8003d1c <LoopForever+0x16>)
  movs r3, #0
 8003cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cf4:	e001      	b.n	8003cfa <LoopFillZerobss>

08003cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cf8:	3204      	adds	r2, #4

08003cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cfc:	d3fb      	bcc.n	8003cf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003cfe:	f006 f8b3 	bl	8009e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d02:	f7fe fe8f 	bl	8002a24 <main>

08003d06 <LoopForever>:

LoopForever:
    b LoopForever
 8003d06:	e7fe      	b.n	8003d06 <LoopForever>
  ldr   r0, =_estack
 8003d08:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d10:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003d14:	0800cdac 	.word	0x0800cdac
  ldr r2, =_sbss
 8003d18:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003d1c:	2000069c 	.word	0x2000069c

08003d20 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d20:	e7fe      	b.n	8003d20 <ADC1_COMP_IRQHandler>
	...

08003d24 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d2a:	1dfb      	adds	r3, r7, #7
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003d30:	4b0b      	ldr	r3, [pc, #44]	; (8003d60 <HAL_Init+0x3c>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4b0a      	ldr	r3, [pc, #40]	; (8003d60 <HAL_Init+0x3c>)
 8003d36:	2140      	movs	r1, #64	; 0x40
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	f000 f811 	bl	8003d64 <HAL_InitTick>
 8003d42:	1e03      	subs	r3, r0, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003d46:	1dfb      	adds	r3, r7, #7
 8003d48:	2201      	movs	r2, #1
 8003d4a:	701a      	strb	r2, [r3, #0]
 8003d4c:	e001      	b.n	8003d52 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d4e:	f7ff fcf7 	bl	8003740 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d52:	1dfb      	adds	r3, r7, #7
 8003d54:	781b      	ldrb	r3, [r3, #0]
}
 8003d56:	0018      	movs	r0, r3
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	b002      	add	sp, #8
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	40022000 	.word	0x40022000

08003d64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d64:	b590      	push	{r4, r7, lr}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d6c:	4b14      	ldr	r3, [pc, #80]	; (8003dc0 <HAL_InitTick+0x5c>)
 8003d6e:	681c      	ldr	r4, [r3, #0]
 8003d70:	4b14      	ldr	r3, [pc, #80]	; (8003dc4 <HAL_InitTick+0x60>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	0019      	movs	r1, r3
 8003d76:	23fa      	movs	r3, #250	; 0xfa
 8003d78:	0098      	lsls	r0, r3, #2
 8003d7a:	f7fc f9e1 	bl	8000140 <__udivsi3>
 8003d7e:	0003      	movs	r3, r0
 8003d80:	0019      	movs	r1, r3
 8003d82:	0020      	movs	r0, r4
 8003d84:	f7fc f9dc 	bl	8000140 <__udivsi3>
 8003d88:	0003      	movs	r3, r0
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	f000 fb63 	bl	8004456 <HAL_SYSTICK_Config>
 8003d90:	1e03      	subs	r3, r0, #0
 8003d92:	d001      	beq.n	8003d98 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e00f      	b.n	8003db8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b03      	cmp	r3, #3
 8003d9c:	d80b      	bhi.n	8003db6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d9e:	6879      	ldr	r1, [r7, #4]
 8003da0:	2301      	movs	r3, #1
 8003da2:	425b      	negs	r3, r3
 8003da4:	2200      	movs	r2, #0
 8003da6:	0018      	movs	r0, r3
 8003da8:	f000 fb30 	bl	800440c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003dac:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <HAL_InitTick+0x64>)
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
 8003db4:	e000      	b.n	8003db8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
}
 8003db8:	0018      	movs	r0, r3
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	b003      	add	sp, #12
 8003dbe:	bd90      	pop	{r4, r7, pc}
 8003dc0:	20000000 	.word	0x20000000
 8003dc4:	20000008 	.word	0x20000008
 8003dc8:	20000004 	.word	0x20000004

08003dcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003dd0:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <HAL_IncTick+0x1c>)
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	001a      	movs	r2, r3
 8003dd6:	4b05      	ldr	r3, [pc, #20]	; (8003dec <HAL_IncTick+0x20>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	18d2      	adds	r2, r2, r3
 8003ddc:	4b03      	ldr	r3, [pc, #12]	; (8003dec <HAL_IncTick+0x20>)
 8003dde:	601a      	str	r2, [r3, #0]
}
 8003de0:	46c0      	nop			; (mov r8, r8)
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	20000008 	.word	0x20000008
 8003dec:	2000054c 	.word	0x2000054c

08003df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  return uwTick;
 8003df4:	4b02      	ldr	r3, [pc, #8]	; (8003e00 <HAL_GetTick+0x10>)
 8003df6:	681b      	ldr	r3, [r3, #0]
}
 8003df8:	0018      	movs	r0, r3
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	2000054c 	.word	0x2000054c

08003e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e0c:	f7ff fff0 	bl	8003df0 <HAL_GetTick>
 8003e10:	0003      	movs	r3, r0
 8003e12:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	d005      	beq.n	8003e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e1e:	4b0a      	ldr	r3, [pc, #40]	; (8003e48 <HAL_Delay+0x44>)
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	001a      	movs	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	189b      	adds	r3, r3, r2
 8003e28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003e2a:	46c0      	nop			; (mov r8, r8)
 8003e2c:	f7ff ffe0 	bl	8003df0 <HAL_GetTick>
 8003e30:	0002      	movs	r2, r0
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d8f7      	bhi.n	8003e2c <HAL_Delay+0x28>
  {
  }
}
 8003e3c:	46c0      	nop			; (mov r8, r8)
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	46bd      	mov	sp, r7
 8003e42:	b004      	add	sp, #16
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	20000008 	.word	0x20000008

08003e4c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e159      	b.n	8004112 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10a      	bne.n	8003e7c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2250      	movs	r2, #80	; 0x50
 8003e70:	2100      	movs	r1, #0
 8003e72:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	0018      	movs	r0, r3
 8003e78:	f7fe fbfa 	bl	8002670 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e80:	2210      	movs	r2, #16
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b10      	cmp	r3, #16
 8003e86:	d005      	beq.n	8003e94 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	2204      	movs	r2, #4
 8003e90:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003e92:	d00b      	beq.n	8003eac <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e98:	2210      	movs	r2, #16
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2250      	movs	r2, #80	; 0x50
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e132      	b.n	8004112 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb0:	4a9a      	ldr	r2, [pc, #616]	; (800411c <HAL_ADC_Init+0x2d0>)
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d108      	bne.n	8003edc <HAL_ADC_Init+0x90>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d101      	bne.n	8003edc <HAL_ADC_Init+0x90>
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e000      	b.n	8003ede <HAL_ADC_Init+0x92>
 8003edc:	2300      	movs	r3, #0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d149      	bne.n	8003f76 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	23c0      	movs	r3, #192	; 0xc0
 8003ee8:	061b      	lsls	r3, r3, #24
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d00b      	beq.n	8003f06 <HAL_ADC_Init+0xba>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	2380      	movs	r3, #128	; 0x80
 8003ef4:	05db      	lsls	r3, r3, #23
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d005      	beq.n	8003f06 <HAL_ADC_Init+0xba>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	2380      	movs	r3, #128	; 0x80
 8003f00:	061b      	lsls	r3, r3, #24
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d111      	bne.n	8003f2a <HAL_ADC_Init+0xde>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	0092      	lsls	r2, r2, #2
 8003f12:	0892      	lsrs	r2, r2, #2
 8003f14:	611a      	str	r2, [r3, #16]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	6919      	ldr	r1, [r3, #16]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	430a      	orrs	r2, r1
 8003f26:	611a      	str	r2, [r3, #16]
 8003f28:	e014      	b.n	8003f54 <HAL_ADC_Init+0x108>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	691a      	ldr	r2, [r3, #16]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	0092      	lsls	r2, r2, #2
 8003f36:	0892      	lsrs	r2, r2, #2
 8003f38:	611a      	str	r2, [r3, #16]
 8003f3a:	4b79      	ldr	r3, [pc, #484]	; (8004120 <HAL_ADC_Init+0x2d4>)
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	4b78      	ldr	r3, [pc, #480]	; (8004120 <HAL_ADC_Init+0x2d4>)
 8003f40:	4978      	ldr	r1, [pc, #480]	; (8004124 <HAL_ADC_Init+0x2d8>)
 8003f42:	400a      	ands	r2, r1
 8003f44:	601a      	str	r2, [r3, #0]
 8003f46:	4b76      	ldr	r3, [pc, #472]	; (8004120 <HAL_ADC_Init+0x2d4>)
 8003f48:	6819      	ldr	r1, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	4b74      	ldr	r3, [pc, #464]	; (8004120 <HAL_ADC_Init+0x2d4>)
 8003f50:	430a      	orrs	r2, r1
 8003f52:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68da      	ldr	r2, [r3, #12]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2118      	movs	r1, #24
 8003f60:	438a      	bics	r2, r1
 8003f62:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68d9      	ldr	r1, [r3, #12]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689a      	ldr	r2, [r3, #8]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8003f76:	4b6a      	ldr	r3, [pc, #424]	; (8004120 <HAL_ADC_Init+0x2d4>)
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	4b69      	ldr	r3, [pc, #420]	; (8004120 <HAL_ADC_Init+0x2d4>)
 8003f7c:	496a      	ldr	r1, [pc, #424]	; (8004128 <HAL_ADC_Init+0x2dc>)
 8003f7e:	400a      	ands	r2, r1
 8003f80:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8003f82:	4b67      	ldr	r3, [pc, #412]	; (8004120 <HAL_ADC_Init+0x2d4>)
 8003f84:	6819      	ldr	r1, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f8a:	065a      	lsls	r2, r3, #25
 8003f8c:	4b64      	ldr	r3, [pc, #400]	; (8004120 <HAL_ADC_Init+0x2d4>)
 8003f8e:	430a      	orrs	r2, r1
 8003f90:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689a      	ldr	r2, [r3, #8]
 8003f98:	2380      	movs	r3, #128	; 0x80
 8003f9a:	055b      	lsls	r3, r3, #21
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	d108      	bne.n	8003fb2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2180      	movs	r1, #128	; 0x80
 8003fac:	0549      	lsls	r1, r1, #21
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68da      	ldr	r2, [r3, #12]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	495b      	ldr	r1, [pc, #364]	; (800412c <HAL_ADC_Init+0x2e0>)
 8003fbe:	400a      	ands	r2, r1
 8003fc0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68d9      	ldr	r1, [r3, #12]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d101      	bne.n	8003fd8 <HAL_ADC_Init+0x18c>
 8003fd4:	2304      	movs	r3, #4
 8003fd6:	e000      	b.n	8003fda <HAL_ADC_Init+0x18e>
 8003fd8:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003fda:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2020      	movs	r0, #32
 8003fe0:	5c1b      	ldrb	r3, [r3, r0]
 8003fe2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003fe4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	202c      	movs	r0, #44	; 0x2c
 8003fea:	5c1b      	ldrb	r3, [r3, r0]
 8003fec:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003fee:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003ff4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8003ffc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004004:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004012:	23c2      	movs	r3, #194	; 0xc2
 8004014:	33ff      	adds	r3, #255	; 0xff
 8004016:	429a      	cmp	r2, r3
 8004018:	d00b      	beq.n	8004032 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68d9      	ldr	r1, [r3, #12]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004028:	431a      	orrs	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2221      	movs	r2, #33	; 0x21
 8004036:	5c9b      	ldrb	r3, [r3, r2]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d11a      	bne.n	8004072 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2220      	movs	r2, #32
 8004040:	5c9b      	ldrb	r3, [r3, r2]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d109      	bne.n	800405a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68da      	ldr	r2, [r3, #12]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2180      	movs	r1, #128	; 0x80
 8004052:	0249      	lsls	r1, r1, #9
 8004054:	430a      	orrs	r2, r1
 8004056:	60da      	str	r2, [r3, #12]
 8004058:	e00b      	b.n	8004072 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800405e:	2220      	movs	r2, #32
 8004060:	431a      	orrs	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800406a:	2201      	movs	r2, #1
 800406c:	431a      	orrs	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004076:	2b01      	cmp	r3, #1
 8004078:	d11f      	bne.n	80040ba <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	691a      	ldr	r2, [r3, #16]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	492a      	ldr	r1, [pc, #168]	; (8004130 <HAL_ADC_Init+0x2e4>)
 8004086:	400a      	ands	r2, r1
 8004088:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6919      	ldr	r1, [r3, #16]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004098:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 800409e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	691a      	ldr	r2, [r3, #16]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2101      	movs	r1, #1
 80040b4:	430a      	orrs	r2, r1
 80040b6:	611a      	str	r2, [r3, #16]
 80040b8:	e00e      	b.n	80040d8 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	2201      	movs	r2, #1
 80040c2:	4013      	ands	r3, r2
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d107      	bne.n	80040d8 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	691a      	ldr	r2, [r3, #16]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2101      	movs	r1, #1
 80040d4:	438a      	bics	r2, r1
 80040d6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	695a      	ldr	r2, [r3, #20]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2107      	movs	r1, #7
 80040e4:	438a      	bics	r2, r1
 80040e6:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6959      	ldr	r1, [r3, #20]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	430a      	orrs	r2, r1
 80040f8:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004104:	2203      	movs	r2, #3
 8004106:	4393      	bics	r3, r2
 8004108:	2201      	movs	r2, #1
 800410a:	431a      	orrs	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	0018      	movs	r0, r3
 8004114:	46bd      	mov	sp, r7
 8004116:	b002      	add	sp, #8
 8004118:	bd80      	pop	{r7, pc}
 800411a:	46c0      	nop			; (mov r8, r8)
 800411c:	fffffefd 	.word	0xfffffefd
 8004120:	40012708 	.word	0x40012708
 8004124:	ffc3ffff 	.word	0xffc3ffff
 8004128:	fdffffff 	.word	0xfdffffff
 800412c:	fffe0219 	.word	0xfffe0219
 8004130:	fffffc03 	.word	0xfffffc03

08004134 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2250      	movs	r2, #80	; 0x50
 8004142:	5c9b      	ldrb	r3, [r3, r2]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d101      	bne.n	800414c <HAL_ADC_ConfigChannel+0x18>
 8004148:	2302      	movs	r3, #2
 800414a:	e085      	b.n	8004258 <HAL_ADC_ConfigChannel+0x124>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2250      	movs	r2, #80	; 0x50
 8004150:	2101      	movs	r1, #1
 8004152:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	2204      	movs	r2, #4
 800415c:	4013      	ands	r3, r2
 800415e:	d00b      	beq.n	8004178 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004164:	2220      	movs	r2, #32
 8004166:	431a      	orrs	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2250      	movs	r2, #80	; 0x50
 8004170:	2100      	movs	r1, #0
 8004172:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e06f      	b.n	8004258 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	4a38      	ldr	r2, [pc, #224]	; (8004260 <HAL_ADC_ConfigChannel+0x12c>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d035      	beq.n	80041ee <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	035b      	lsls	r3, r3, #13
 800418e:	0b5a      	lsrs	r2, r3, #13
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	430a      	orrs	r2, r1
 8004196:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	2380      	movs	r3, #128	; 0x80
 800419e:	02db      	lsls	r3, r3, #11
 80041a0:	4013      	ands	r3, r2
 80041a2:	d009      	beq.n	80041b8 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80041a4:	4b2f      	ldr	r3, [pc, #188]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	4b2e      	ldr	r3, [pc, #184]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 80041aa:	2180      	movs	r1, #128	; 0x80
 80041ac:	0409      	lsls	r1, r1, #16
 80041ae:	430a      	orrs	r2, r1
 80041b0:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80041b2:	200a      	movs	r0, #10
 80041b4:	f000 f85e 	bl	8004274 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	2380      	movs	r3, #128	; 0x80
 80041be:	029b      	lsls	r3, r3, #10
 80041c0:	4013      	ands	r3, r2
 80041c2:	d006      	beq.n	80041d2 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80041c4:	4b27      	ldr	r3, [pc, #156]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	4b26      	ldr	r3, [pc, #152]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 80041ca:	2180      	movs	r1, #128	; 0x80
 80041cc:	03c9      	lsls	r1, r1, #15
 80041ce:	430a      	orrs	r2, r1
 80041d0:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	2380      	movs	r3, #128	; 0x80
 80041d8:	025b      	lsls	r3, r3, #9
 80041da:	4013      	ands	r3, r2
 80041dc:	d037      	beq.n	800424e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 80041de:	4b21      	ldr	r3, [pc, #132]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	4b20      	ldr	r3, [pc, #128]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 80041e4:	2180      	movs	r1, #128	; 0x80
 80041e6:	0449      	lsls	r1, r1, #17
 80041e8:	430a      	orrs	r2, r1
 80041ea:	601a      	str	r2, [r3, #0]
 80041ec:	e02f      	b.n	800424e <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	035b      	lsls	r3, r3, #13
 80041fa:	0b5b      	lsrs	r3, r3, #13
 80041fc:	43d9      	mvns	r1, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	400a      	ands	r2, r1
 8004204:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	2380      	movs	r3, #128	; 0x80
 800420c:	02db      	lsls	r3, r3, #11
 800420e:	4013      	ands	r3, r2
 8004210:	d005      	beq.n	800421e <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8004212:	4b14      	ldr	r3, [pc, #80]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	4b13      	ldr	r3, [pc, #76]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 8004218:	4913      	ldr	r1, [pc, #76]	; (8004268 <HAL_ADC_ConfigChannel+0x134>)
 800421a:	400a      	ands	r2, r1
 800421c:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	2380      	movs	r3, #128	; 0x80
 8004224:	029b      	lsls	r3, r3, #10
 8004226:	4013      	ands	r3, r2
 8004228:	d005      	beq.n	8004236 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 800422a:	4b0e      	ldr	r3, [pc, #56]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	4b0d      	ldr	r3, [pc, #52]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 8004230:	490e      	ldr	r1, [pc, #56]	; (800426c <HAL_ADC_ConfigChannel+0x138>)
 8004232:	400a      	ands	r2, r1
 8004234:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	2380      	movs	r3, #128	; 0x80
 800423c:	025b      	lsls	r3, r3, #9
 800423e:	4013      	ands	r3, r2
 8004240:	d005      	beq.n	800424e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8004242:	4b08      	ldr	r3, [pc, #32]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	4b07      	ldr	r3, [pc, #28]	; (8004264 <HAL_ADC_ConfigChannel+0x130>)
 8004248:	4909      	ldr	r1, [pc, #36]	; (8004270 <HAL_ADC_ConfigChannel+0x13c>)
 800424a:	400a      	ands	r2, r1
 800424c:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2250      	movs	r2, #80	; 0x50
 8004252:	2100      	movs	r1, #0
 8004254:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	0018      	movs	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	b002      	add	sp, #8
 800425e:	bd80      	pop	{r7, pc}
 8004260:	00001001 	.word	0x00001001
 8004264:	40012708 	.word	0x40012708
 8004268:	ff7fffff 	.word	0xff7fffff
 800426c:	ffbfffff 	.word	0xffbfffff
 8004270:	feffffff 	.word	0xfeffffff

08004274 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800427c:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <ADC_DelayMicroSecond+0x38>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	490b      	ldr	r1, [pc, #44]	; (80042b0 <ADC_DelayMicroSecond+0x3c>)
 8004282:	0018      	movs	r0, r3
 8004284:	f7fb ff5c 	bl	8000140 <__udivsi3>
 8004288:	0003      	movs	r3, r0
 800428a:	001a      	movs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4353      	muls	r3, r2
 8004290:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8004292:	e002      	b.n	800429a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	3b01      	subs	r3, #1
 8004298:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1f9      	bne.n	8004294 <ADC_DelayMicroSecond+0x20>
  }
}
 80042a0:	46c0      	nop			; (mov r8, r8)
 80042a2:	46c0      	nop			; (mov r8, r8)
 80042a4:	46bd      	mov	sp, r7
 80042a6:	b004      	add	sp, #16
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	46c0      	nop			; (mov r8, r8)
 80042ac:	20000000 	.word	0x20000000
 80042b0:	000f4240 	.word	0x000f4240

080042b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	0002      	movs	r2, r0
 80042bc:	1dfb      	adds	r3, r7, #7
 80042be:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042c0:	1dfb      	adds	r3, r7, #7
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	2b7f      	cmp	r3, #127	; 0x7f
 80042c6:	d809      	bhi.n	80042dc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042c8:	1dfb      	adds	r3, r7, #7
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	001a      	movs	r2, r3
 80042ce:	231f      	movs	r3, #31
 80042d0:	401a      	ands	r2, r3
 80042d2:	4b04      	ldr	r3, [pc, #16]	; (80042e4 <__NVIC_EnableIRQ+0x30>)
 80042d4:	2101      	movs	r1, #1
 80042d6:	4091      	lsls	r1, r2
 80042d8:	000a      	movs	r2, r1
 80042da:	601a      	str	r2, [r3, #0]
  }
}
 80042dc:	46c0      	nop			; (mov r8, r8)
 80042de:	46bd      	mov	sp, r7
 80042e0:	b002      	add	sp, #8
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	e000e100 	.word	0xe000e100

080042e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042e8:	b590      	push	{r4, r7, lr}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	0002      	movs	r2, r0
 80042f0:	6039      	str	r1, [r7, #0]
 80042f2:	1dfb      	adds	r3, r7, #7
 80042f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042f6:	1dfb      	adds	r3, r7, #7
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	2b7f      	cmp	r3, #127	; 0x7f
 80042fc:	d828      	bhi.n	8004350 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042fe:	4a2f      	ldr	r2, [pc, #188]	; (80043bc <__NVIC_SetPriority+0xd4>)
 8004300:	1dfb      	adds	r3, r7, #7
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	b25b      	sxtb	r3, r3
 8004306:	089b      	lsrs	r3, r3, #2
 8004308:	33c0      	adds	r3, #192	; 0xc0
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	589b      	ldr	r3, [r3, r2]
 800430e:	1dfa      	adds	r2, r7, #7
 8004310:	7812      	ldrb	r2, [r2, #0]
 8004312:	0011      	movs	r1, r2
 8004314:	2203      	movs	r2, #3
 8004316:	400a      	ands	r2, r1
 8004318:	00d2      	lsls	r2, r2, #3
 800431a:	21ff      	movs	r1, #255	; 0xff
 800431c:	4091      	lsls	r1, r2
 800431e:	000a      	movs	r2, r1
 8004320:	43d2      	mvns	r2, r2
 8004322:	401a      	ands	r2, r3
 8004324:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	019b      	lsls	r3, r3, #6
 800432a:	22ff      	movs	r2, #255	; 0xff
 800432c:	401a      	ands	r2, r3
 800432e:	1dfb      	adds	r3, r7, #7
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	0018      	movs	r0, r3
 8004334:	2303      	movs	r3, #3
 8004336:	4003      	ands	r3, r0
 8004338:	00db      	lsls	r3, r3, #3
 800433a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800433c:	481f      	ldr	r0, [pc, #124]	; (80043bc <__NVIC_SetPriority+0xd4>)
 800433e:	1dfb      	adds	r3, r7, #7
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	b25b      	sxtb	r3, r3
 8004344:	089b      	lsrs	r3, r3, #2
 8004346:	430a      	orrs	r2, r1
 8004348:	33c0      	adds	r3, #192	; 0xc0
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800434e:	e031      	b.n	80043b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004350:	4a1b      	ldr	r2, [pc, #108]	; (80043c0 <__NVIC_SetPriority+0xd8>)
 8004352:	1dfb      	adds	r3, r7, #7
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	0019      	movs	r1, r3
 8004358:	230f      	movs	r3, #15
 800435a:	400b      	ands	r3, r1
 800435c:	3b08      	subs	r3, #8
 800435e:	089b      	lsrs	r3, r3, #2
 8004360:	3306      	adds	r3, #6
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	18d3      	adds	r3, r2, r3
 8004366:	3304      	adds	r3, #4
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	1dfa      	adds	r2, r7, #7
 800436c:	7812      	ldrb	r2, [r2, #0]
 800436e:	0011      	movs	r1, r2
 8004370:	2203      	movs	r2, #3
 8004372:	400a      	ands	r2, r1
 8004374:	00d2      	lsls	r2, r2, #3
 8004376:	21ff      	movs	r1, #255	; 0xff
 8004378:	4091      	lsls	r1, r2
 800437a:	000a      	movs	r2, r1
 800437c:	43d2      	mvns	r2, r2
 800437e:	401a      	ands	r2, r3
 8004380:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	019b      	lsls	r3, r3, #6
 8004386:	22ff      	movs	r2, #255	; 0xff
 8004388:	401a      	ands	r2, r3
 800438a:	1dfb      	adds	r3, r7, #7
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	0018      	movs	r0, r3
 8004390:	2303      	movs	r3, #3
 8004392:	4003      	ands	r3, r0
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004398:	4809      	ldr	r0, [pc, #36]	; (80043c0 <__NVIC_SetPriority+0xd8>)
 800439a:	1dfb      	adds	r3, r7, #7
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	001c      	movs	r4, r3
 80043a0:	230f      	movs	r3, #15
 80043a2:	4023      	ands	r3, r4
 80043a4:	3b08      	subs	r3, #8
 80043a6:	089b      	lsrs	r3, r3, #2
 80043a8:	430a      	orrs	r2, r1
 80043aa:	3306      	adds	r3, #6
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	18c3      	adds	r3, r0, r3
 80043b0:	3304      	adds	r3, #4
 80043b2:	601a      	str	r2, [r3, #0]
}
 80043b4:	46c0      	nop			; (mov r8, r8)
 80043b6:	46bd      	mov	sp, r7
 80043b8:	b003      	add	sp, #12
 80043ba:	bd90      	pop	{r4, r7, pc}
 80043bc:	e000e100 	.word	0xe000e100
 80043c0:	e000ed00 	.word	0xe000ed00

080043c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	1e5a      	subs	r2, r3, #1
 80043d0:	2380      	movs	r3, #128	; 0x80
 80043d2:	045b      	lsls	r3, r3, #17
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d301      	bcc.n	80043dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043d8:	2301      	movs	r3, #1
 80043da:	e010      	b.n	80043fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043dc:	4b0a      	ldr	r3, [pc, #40]	; (8004408 <SysTick_Config+0x44>)
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	3a01      	subs	r2, #1
 80043e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043e4:	2301      	movs	r3, #1
 80043e6:	425b      	negs	r3, r3
 80043e8:	2103      	movs	r1, #3
 80043ea:	0018      	movs	r0, r3
 80043ec:	f7ff ff7c 	bl	80042e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043f0:	4b05      	ldr	r3, [pc, #20]	; (8004408 <SysTick_Config+0x44>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043f6:	4b04      	ldr	r3, [pc, #16]	; (8004408 <SysTick_Config+0x44>)
 80043f8:	2207      	movs	r2, #7
 80043fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	0018      	movs	r0, r3
 8004400:	46bd      	mov	sp, r7
 8004402:	b002      	add	sp, #8
 8004404:	bd80      	pop	{r7, pc}
 8004406:	46c0      	nop			; (mov r8, r8)
 8004408:	e000e010 	.word	0xe000e010

0800440c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	60b9      	str	r1, [r7, #8]
 8004414:	607a      	str	r2, [r7, #4]
 8004416:	210f      	movs	r1, #15
 8004418:	187b      	adds	r3, r7, r1
 800441a:	1c02      	adds	r2, r0, #0
 800441c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	187b      	adds	r3, r7, r1
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	b25b      	sxtb	r3, r3
 8004426:	0011      	movs	r1, r2
 8004428:	0018      	movs	r0, r3
 800442a:	f7ff ff5d 	bl	80042e8 <__NVIC_SetPriority>
}
 800442e:	46c0      	nop			; (mov r8, r8)
 8004430:	46bd      	mov	sp, r7
 8004432:	b004      	add	sp, #16
 8004434:	bd80      	pop	{r7, pc}

08004436 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004436:	b580      	push	{r7, lr}
 8004438:	b082      	sub	sp, #8
 800443a:	af00      	add	r7, sp, #0
 800443c:	0002      	movs	r2, r0
 800443e:	1dfb      	adds	r3, r7, #7
 8004440:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004442:	1dfb      	adds	r3, r7, #7
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	b25b      	sxtb	r3, r3
 8004448:	0018      	movs	r0, r3
 800444a:	f7ff ff33 	bl	80042b4 <__NVIC_EnableIRQ>
}
 800444e:	46c0      	nop			; (mov r8, r8)
 8004450:	46bd      	mov	sp, r7
 8004452:	b002      	add	sp, #8
 8004454:	bd80      	pop	{r7, pc}

08004456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b082      	sub	sp, #8
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	0018      	movs	r0, r3
 8004462:	f7ff ffaf 	bl	80043c4 <SysTick_Config>
 8004466:	0003      	movs	r3, r0
}
 8004468:	0018      	movs	r0, r3
 800446a:	46bd      	mov	sp, r7
 800446c:	b002      	add	sp, #8
 800446e:	bd80      	pop	{r7, pc}

08004470 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e061      	b.n	8004546 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a32      	ldr	r2, [pc, #200]	; (8004550 <HAL_DMA_Init+0xe0>)
 8004488:	4694      	mov	ip, r2
 800448a:	4463      	add	r3, ip
 800448c:	2114      	movs	r1, #20
 800448e:	0018      	movs	r0, r3
 8004490:	f7fb fe56 	bl	8000140 <__udivsi3>
 8004494:	0003      	movs	r3, r0
 8004496:	009a      	lsls	r2, r3, #2
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a2d      	ldr	r2, [pc, #180]	; (8004554 <HAL_DMA_Init+0xe4>)
 80044a0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2225      	movs	r2, #37	; 0x25
 80044a6:	2102      	movs	r1, #2
 80044a8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	4a28      	ldr	r2, [pc, #160]	; (8004558 <HAL_DMA_Init+0xe8>)
 80044b6:	4013      	ands	r3, r2
 80044b8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80044c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	691b      	ldr	r3, [r3, #16]
 80044c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a1b      	ldr	r3, [r3, #32]
 80044e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	689a      	ldr	r2, [r3, #8]
 80044f4:	2380      	movs	r3, #128	; 0x80
 80044f6:	01db      	lsls	r3, r3, #7
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d018      	beq.n	800452e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80044fc:	4b17      	ldr	r3, [pc, #92]	; (800455c <HAL_DMA_Init+0xec>)
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004504:	211c      	movs	r1, #28
 8004506:	400b      	ands	r3, r1
 8004508:	210f      	movs	r1, #15
 800450a:	4099      	lsls	r1, r3
 800450c:	000b      	movs	r3, r1
 800450e:	43d9      	mvns	r1, r3
 8004510:	4b12      	ldr	r3, [pc, #72]	; (800455c <HAL_DMA_Init+0xec>)
 8004512:	400a      	ands	r2, r1
 8004514:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004516:	4b11      	ldr	r3, [pc, #68]	; (800455c <HAL_DMA_Init+0xec>)
 8004518:	6819      	ldr	r1, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004522:	201c      	movs	r0, #28
 8004524:	4003      	ands	r3, r0
 8004526:	409a      	lsls	r2, r3
 8004528:	4b0c      	ldr	r3, [pc, #48]	; (800455c <HAL_DMA_Init+0xec>)
 800452a:	430a      	orrs	r2, r1
 800452c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2225      	movs	r2, #37	; 0x25
 8004538:	2101      	movs	r1, #1
 800453a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2224      	movs	r2, #36	; 0x24
 8004540:	2100      	movs	r1, #0
 8004542:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	0018      	movs	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	b004      	add	sp, #16
 800454c:	bd80      	pop	{r7, pc}
 800454e:	46c0      	nop			; (mov r8, r8)
 8004550:	bffdfff8 	.word	0xbffdfff8
 8004554:	40020000 	.word	0x40020000
 8004558:	ffff800f 	.word	0xffff800f
 800455c:	400200a8 	.word	0x400200a8

08004560 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004568:	230f      	movs	r3, #15
 800456a:	18fb      	adds	r3, r7, r3
 800456c:	2200      	movs	r2, #0
 800456e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2225      	movs	r2, #37	; 0x25
 8004574:	5c9b      	ldrb	r3, [r3, r2]
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	d008      	beq.n	800458e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2204      	movs	r2, #4
 8004580:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2224      	movs	r2, #36	; 0x24
 8004586:	2100      	movs	r1, #0
 8004588:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e024      	b.n	80045d8 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	210e      	movs	r1, #14
 800459a:	438a      	bics	r2, r1
 800459c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2101      	movs	r1, #1
 80045aa:	438a      	bics	r2, r1
 80045ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b2:	221c      	movs	r2, #28
 80045b4:	401a      	ands	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	2101      	movs	r1, #1
 80045bc:	4091      	lsls	r1, r2
 80045be:	000a      	movs	r2, r1
 80045c0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2225      	movs	r2, #37	; 0x25
 80045c6:	2101      	movs	r1, #1
 80045c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2224      	movs	r2, #36	; 0x24
 80045ce:	2100      	movs	r1, #0
 80045d0:	5499      	strb	r1, [r3, r2]

    return status;
 80045d2:	230f      	movs	r3, #15
 80045d4:	18fb      	adds	r3, r7, r3
 80045d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80045d8:	0018      	movs	r0, r3
 80045da:	46bd      	mov	sp, r7
 80045dc:	b004      	add	sp, #16
 80045de:	bd80      	pop	{r7, pc}

080045e0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045e8:	210f      	movs	r1, #15
 80045ea:	187b      	adds	r3, r7, r1
 80045ec:	2200      	movs	r2, #0
 80045ee:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2225      	movs	r2, #37	; 0x25
 80045f4:	5c9b      	ldrb	r3, [r3, r2]
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d006      	beq.n	800460a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2204      	movs	r2, #4
 8004600:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004602:	187b      	adds	r3, r7, r1
 8004604:	2201      	movs	r2, #1
 8004606:	701a      	strb	r2, [r3, #0]
 8004608:	e02a      	b.n	8004660 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	210e      	movs	r1, #14
 8004616:	438a      	bics	r2, r1
 8004618:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2101      	movs	r1, #1
 8004626:	438a      	bics	r2, r1
 8004628:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462e:	221c      	movs	r2, #28
 8004630:	401a      	ands	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004636:	2101      	movs	r1, #1
 8004638:	4091      	lsls	r1, r2
 800463a:	000a      	movs	r2, r1
 800463c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2225      	movs	r2, #37	; 0x25
 8004642:	2101      	movs	r1, #1
 8004644:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2224      	movs	r2, #36	; 0x24
 800464a:	2100      	movs	r1, #0
 800464c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004652:	2b00      	cmp	r3, #0
 8004654:	d004      	beq.n	8004660 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	0010      	movs	r0, r2
 800465e:	4798      	blx	r3
    }
  }
  return status;
 8004660:	230f      	movs	r3, #15
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	781b      	ldrb	r3, [r3, #0]
}
 8004666:	0018      	movs	r0, r3
 8004668:	46bd      	mov	sp, r7
 800466a:	b004      	add	sp, #16
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b084      	sub	sp, #16
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800468a:	221c      	movs	r2, #28
 800468c:	4013      	ands	r3, r2
 800468e:	2204      	movs	r2, #4
 8004690:	409a      	lsls	r2, r3
 8004692:	0013      	movs	r3, r2
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	4013      	ands	r3, r2
 8004698:	d026      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x7a>
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2204      	movs	r2, #4
 800469e:	4013      	ands	r3, r2
 80046a0:	d022      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2220      	movs	r2, #32
 80046aa:	4013      	ands	r3, r2
 80046ac:	d107      	bne.n	80046be <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2104      	movs	r1, #4
 80046ba:	438a      	bics	r2, r1
 80046bc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c2:	221c      	movs	r2, #28
 80046c4:	401a      	ands	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	2104      	movs	r1, #4
 80046cc:	4091      	lsls	r1, r2
 80046ce:	000a      	movs	r2, r1
 80046d0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d100      	bne.n	80046dc <HAL_DMA_IRQHandler+0x6e>
 80046da:	e071      	b.n	80047c0 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	0010      	movs	r0, r2
 80046e4:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80046e6:	e06b      	b.n	80047c0 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ec:	221c      	movs	r2, #28
 80046ee:	4013      	ands	r3, r2
 80046f0:	2202      	movs	r2, #2
 80046f2:	409a      	lsls	r2, r3
 80046f4:	0013      	movs	r3, r2
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	4013      	ands	r3, r2
 80046fa:	d02d      	beq.n	8004758 <HAL_DMA_IRQHandler+0xea>
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2202      	movs	r2, #2
 8004700:	4013      	ands	r3, r2
 8004702:	d029      	beq.n	8004758 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2220      	movs	r2, #32
 800470c:	4013      	ands	r3, r2
 800470e:	d10b      	bne.n	8004728 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	210a      	movs	r1, #10
 800471c:	438a      	bics	r2, r1
 800471e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2225      	movs	r2, #37	; 0x25
 8004724:	2101      	movs	r1, #1
 8004726:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472c:	221c      	movs	r2, #28
 800472e:	401a      	ands	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004734:	2102      	movs	r1, #2
 8004736:	4091      	lsls	r1, r2
 8004738:	000a      	movs	r2, r1
 800473a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2224      	movs	r2, #36	; 0x24
 8004740:	2100      	movs	r1, #0
 8004742:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	2b00      	cmp	r3, #0
 800474a:	d039      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	0010      	movs	r0, r2
 8004754:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004756:	e033      	b.n	80047c0 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475c:	221c      	movs	r2, #28
 800475e:	4013      	ands	r3, r2
 8004760:	2208      	movs	r2, #8
 8004762:	409a      	lsls	r2, r3
 8004764:	0013      	movs	r3, r2
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4013      	ands	r3, r2
 800476a:	d02a      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x154>
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	2208      	movs	r2, #8
 8004770:	4013      	ands	r3, r2
 8004772:	d026      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	210e      	movs	r1, #14
 8004780:	438a      	bics	r2, r1
 8004782:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004788:	221c      	movs	r2, #28
 800478a:	401a      	ands	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004790:	2101      	movs	r1, #1
 8004792:	4091      	lsls	r1, r2
 8004794:	000a      	movs	r2, r1
 8004796:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2225      	movs	r2, #37	; 0x25
 80047a2:	2101      	movs	r1, #1
 80047a4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2224      	movs	r2, #36	; 0x24
 80047aa:	2100      	movs	r1, #0
 80047ac:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	0010      	movs	r0, r2
 80047be:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80047c0:	46c0      	nop			; (mov r8, r8)
 80047c2:	46c0      	nop			; (mov r8, r8)
}
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b004      	add	sp, #16
 80047c8:	bd80      	pop	{r7, pc}
	...

080047cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047da:	2300      	movs	r3, #0
 80047dc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80047de:	2300      	movs	r3, #0
 80047e0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80047e2:	e14f      	b.n	8004a84 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2101      	movs	r1, #1
 80047ea:	697a      	ldr	r2, [r7, #20]
 80047ec:	4091      	lsls	r1, r2
 80047ee:	000a      	movs	r2, r1
 80047f0:	4013      	ands	r3, r2
 80047f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d100      	bne.n	80047fc <HAL_GPIO_Init+0x30>
 80047fa:	e140      	b.n	8004a7e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2203      	movs	r2, #3
 8004802:	4013      	ands	r3, r2
 8004804:	2b01      	cmp	r3, #1
 8004806:	d005      	beq.n	8004814 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2203      	movs	r2, #3
 800480e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004810:	2b02      	cmp	r3, #2
 8004812:	d130      	bne.n	8004876 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	2203      	movs	r2, #3
 8004820:	409a      	lsls	r2, r3
 8004822:	0013      	movs	r3, r2
 8004824:	43da      	mvns	r2, r3
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	4013      	ands	r3, r2
 800482a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	005b      	lsls	r3, r3, #1
 8004834:	409a      	lsls	r2, r3
 8004836:	0013      	movs	r3, r2
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800484a:	2201      	movs	r2, #1
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	409a      	lsls	r2, r3
 8004850:	0013      	movs	r3, r2
 8004852:	43da      	mvns	r2, r3
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	4013      	ands	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	091b      	lsrs	r3, r3, #4
 8004860:	2201      	movs	r2, #1
 8004862:	401a      	ands	r2, r3
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	409a      	lsls	r2, r3
 8004868:	0013      	movs	r3, r2
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	4313      	orrs	r3, r2
 800486e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	2203      	movs	r2, #3
 800487c:	4013      	ands	r3, r2
 800487e:	2b03      	cmp	r3, #3
 8004880:	d017      	beq.n	80048b2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	2203      	movs	r2, #3
 800488e:	409a      	lsls	r2, r3
 8004890:	0013      	movs	r3, r2
 8004892:	43da      	mvns	r2, r3
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	4013      	ands	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	689a      	ldr	r2, [r3, #8]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	409a      	lsls	r2, r3
 80048a4:	0013      	movs	r3, r2
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	2203      	movs	r2, #3
 80048b8:	4013      	ands	r3, r2
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d123      	bne.n	8004906 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	08da      	lsrs	r2, r3, #3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3208      	adds	r2, #8
 80048c6:	0092      	lsls	r2, r2, #2
 80048c8:	58d3      	ldr	r3, [r2, r3]
 80048ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	2207      	movs	r2, #7
 80048d0:	4013      	ands	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	220f      	movs	r2, #15
 80048d6:	409a      	lsls	r2, r3
 80048d8:	0013      	movs	r3, r2
 80048da:	43da      	mvns	r2, r3
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	4013      	ands	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	2107      	movs	r1, #7
 80048ea:	400b      	ands	r3, r1
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	409a      	lsls	r2, r3
 80048f0:	0013      	movs	r3, r2
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	08da      	lsrs	r2, r3, #3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	3208      	adds	r2, #8
 8004900:	0092      	lsls	r2, r2, #2
 8004902:	6939      	ldr	r1, [r7, #16]
 8004904:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	2203      	movs	r2, #3
 8004912:	409a      	lsls	r2, r3
 8004914:	0013      	movs	r3, r2
 8004916:	43da      	mvns	r2, r3
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	4013      	ands	r3, r2
 800491c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2203      	movs	r2, #3
 8004924:	401a      	ands	r2, r3
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	005b      	lsls	r3, r3, #1
 800492a:	409a      	lsls	r2, r3
 800492c:	0013      	movs	r3, r2
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	4313      	orrs	r3, r2
 8004932:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	23c0      	movs	r3, #192	; 0xc0
 8004940:	029b      	lsls	r3, r3, #10
 8004942:	4013      	ands	r3, r2
 8004944:	d100      	bne.n	8004948 <HAL_GPIO_Init+0x17c>
 8004946:	e09a      	b.n	8004a7e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004948:	4b54      	ldr	r3, [pc, #336]	; (8004a9c <HAL_GPIO_Init+0x2d0>)
 800494a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800494c:	4b53      	ldr	r3, [pc, #332]	; (8004a9c <HAL_GPIO_Init+0x2d0>)
 800494e:	2101      	movs	r1, #1
 8004950:	430a      	orrs	r2, r1
 8004952:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004954:	4a52      	ldr	r2, [pc, #328]	; (8004aa0 <HAL_GPIO_Init+0x2d4>)
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	089b      	lsrs	r3, r3, #2
 800495a:	3302      	adds	r3, #2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	589b      	ldr	r3, [r3, r2]
 8004960:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	2203      	movs	r2, #3
 8004966:	4013      	ands	r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	220f      	movs	r2, #15
 800496c:	409a      	lsls	r2, r3
 800496e:	0013      	movs	r3, r2
 8004970:	43da      	mvns	r2, r3
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	4013      	ands	r3, r2
 8004976:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	23a0      	movs	r3, #160	; 0xa0
 800497c:	05db      	lsls	r3, r3, #23
 800497e:	429a      	cmp	r2, r3
 8004980:	d019      	beq.n	80049b6 <HAL_GPIO_Init+0x1ea>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a47      	ldr	r2, [pc, #284]	; (8004aa4 <HAL_GPIO_Init+0x2d8>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d013      	beq.n	80049b2 <HAL_GPIO_Init+0x1e6>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a46      	ldr	r2, [pc, #280]	; (8004aa8 <HAL_GPIO_Init+0x2dc>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d00d      	beq.n	80049ae <HAL_GPIO_Init+0x1e2>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a45      	ldr	r2, [pc, #276]	; (8004aac <HAL_GPIO_Init+0x2e0>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d007      	beq.n	80049aa <HAL_GPIO_Init+0x1de>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a44      	ldr	r2, [pc, #272]	; (8004ab0 <HAL_GPIO_Init+0x2e4>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d101      	bne.n	80049a6 <HAL_GPIO_Init+0x1da>
 80049a2:	2305      	movs	r3, #5
 80049a4:	e008      	b.n	80049b8 <HAL_GPIO_Init+0x1ec>
 80049a6:	2306      	movs	r3, #6
 80049a8:	e006      	b.n	80049b8 <HAL_GPIO_Init+0x1ec>
 80049aa:	2303      	movs	r3, #3
 80049ac:	e004      	b.n	80049b8 <HAL_GPIO_Init+0x1ec>
 80049ae:	2302      	movs	r3, #2
 80049b0:	e002      	b.n	80049b8 <HAL_GPIO_Init+0x1ec>
 80049b2:	2301      	movs	r3, #1
 80049b4:	e000      	b.n	80049b8 <HAL_GPIO_Init+0x1ec>
 80049b6:	2300      	movs	r3, #0
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	2103      	movs	r1, #3
 80049bc:	400a      	ands	r2, r1
 80049be:	0092      	lsls	r2, r2, #2
 80049c0:	4093      	lsls	r3, r2
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049c8:	4935      	ldr	r1, [pc, #212]	; (8004aa0 <HAL_GPIO_Init+0x2d4>)
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	089b      	lsrs	r3, r3, #2
 80049ce:	3302      	adds	r3, #2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049d6:	4b37      	ldr	r3, [pc, #220]	; (8004ab4 <HAL_GPIO_Init+0x2e8>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	43da      	mvns	r2, r3
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	4013      	ands	r3, r2
 80049e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	2380      	movs	r3, #128	; 0x80
 80049ec:	035b      	lsls	r3, r3, #13
 80049ee:	4013      	ands	r3, r2
 80049f0:	d003      	beq.n	80049fa <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80049fa:	4b2e      	ldr	r3, [pc, #184]	; (8004ab4 <HAL_GPIO_Init+0x2e8>)
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004a00:	4b2c      	ldr	r3, [pc, #176]	; (8004ab4 <HAL_GPIO_Init+0x2e8>)
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	43da      	mvns	r2, r3
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	2380      	movs	r3, #128	; 0x80
 8004a16:	039b      	lsls	r3, r3, #14
 8004a18:	4013      	ands	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004a24:	4b23      	ldr	r3, [pc, #140]	; (8004ab4 <HAL_GPIO_Init+0x2e8>)
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004a2a:	4b22      	ldr	r3, [pc, #136]	; (8004ab4 <HAL_GPIO_Init+0x2e8>)
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	43da      	mvns	r2, r3
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	4013      	ands	r3, r2
 8004a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	2380      	movs	r3, #128	; 0x80
 8004a40:	029b      	lsls	r3, r3, #10
 8004a42:	4013      	ands	r3, r2
 8004a44:	d003      	beq.n	8004a4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004a4e:	4b19      	ldr	r3, [pc, #100]	; (8004ab4 <HAL_GPIO_Init+0x2e8>)
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a54:	4b17      	ldr	r3, [pc, #92]	; (8004ab4 <HAL_GPIO_Init+0x2e8>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	43da      	mvns	r2, r3
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	4013      	ands	r3, r2
 8004a62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	2380      	movs	r3, #128	; 0x80
 8004a6a:	025b      	lsls	r3, r3, #9
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	d003      	beq.n	8004a78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004a78:	4b0e      	ldr	r3, [pc, #56]	; (8004ab4 <HAL_GPIO_Init+0x2e8>)
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	3301      	adds	r3, #1
 8004a82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	40da      	lsrs	r2, r3
 8004a8c:	1e13      	subs	r3, r2, #0
 8004a8e:	d000      	beq.n	8004a92 <HAL_GPIO_Init+0x2c6>
 8004a90:	e6a8      	b.n	80047e4 <HAL_GPIO_Init+0x18>
  }
}
 8004a92:	46c0      	nop			; (mov r8, r8)
 8004a94:	46c0      	nop			; (mov r8, r8)
 8004a96:	46bd      	mov	sp, r7
 8004a98:	b006      	add	sp, #24
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40021000 	.word	0x40021000
 8004aa0:	40010000 	.word	0x40010000
 8004aa4:	50000400 	.word	0x50000400
 8004aa8:	50000800 	.word	0x50000800
 8004aac:	50000c00 	.word	0x50000c00
 8004ab0:	50001c00 	.word	0x50001c00
 8004ab4:	40010400 	.word	0x40010400

08004ab8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	0008      	movs	r0, r1
 8004ac2:	0011      	movs	r1, r2
 8004ac4:	1cbb      	adds	r3, r7, #2
 8004ac6:	1c02      	adds	r2, r0, #0
 8004ac8:	801a      	strh	r2, [r3, #0]
 8004aca:	1c7b      	adds	r3, r7, #1
 8004acc:	1c0a      	adds	r2, r1, #0
 8004ace:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ad0:	1c7b      	adds	r3, r7, #1
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d004      	beq.n	8004ae2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ad8:	1cbb      	adds	r3, r7, #2
 8004ada:	881a      	ldrh	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004ae0:	e003      	b.n	8004aea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004ae2:	1cbb      	adds	r3, r7, #2
 8004ae4:	881a      	ldrh	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004aea:	46c0      	nop			; (mov r8, r8)
 8004aec:	46bd      	mov	sp, r7
 8004aee:	b002      	add	sp, #8
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b084      	sub	sp, #16
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
 8004afa:	000a      	movs	r2, r1
 8004afc:	1cbb      	adds	r3, r7, #2
 8004afe:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	695b      	ldr	r3, [r3, #20]
 8004b04:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b06:	1cbb      	adds	r3, r7, #2
 8004b08:	881b      	ldrh	r3, [r3, #0]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	041a      	lsls	r2, r3, #16
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	43db      	mvns	r3, r3
 8004b14:	1cb9      	adds	r1, r7, #2
 8004b16:	8809      	ldrh	r1, [r1, #0]
 8004b18:	400b      	ands	r3, r1
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	619a      	str	r2, [r3, #24]
}
 8004b20:	46c0      	nop			; (mov r8, r8)
 8004b22:	46bd      	mov	sp, r7
 8004b24:	b004      	add	sp, #16
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	0002      	movs	r2, r0
 8004b30:	1dbb      	adds	r3, r7, #6
 8004b32:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004b34:	4b09      	ldr	r3, [pc, #36]	; (8004b5c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	1dba      	adds	r2, r7, #6
 8004b3a:	8812      	ldrh	r2, [r2, #0]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	d008      	beq.n	8004b52 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b40:	4b06      	ldr	r3, [pc, #24]	; (8004b5c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004b42:	1dba      	adds	r2, r7, #6
 8004b44:	8812      	ldrh	r2, [r2, #0]
 8004b46:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b48:	1dbb      	adds	r3, r7, #6
 8004b4a:	881b      	ldrh	r3, [r3, #0]
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	f000 f807 	bl	8004b60 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	46bd      	mov	sp, r7
 8004b56:	b002      	add	sp, #8
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	40010400 	.word	0x40010400

08004b60 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	0002      	movs	r2, r0
 8004b68:	1dbb      	adds	r3, r7, #6
 8004b6a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004b6c:	46c0      	nop			; (mov r8, r8)
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	b002      	add	sp, #8
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e082      	b.n	8004c8c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2241      	movs	r2, #65	; 0x41
 8004b8a:	5c9b      	ldrb	r3, [r3, r2]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d107      	bne.n	8004ba2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2240      	movs	r2, #64	; 0x40
 8004b96:	2100      	movs	r1, #0
 8004b98:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f7fd fed1 	bl	8002944 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2241      	movs	r2, #65	; 0x41
 8004ba6:	2124      	movs	r1, #36	; 0x24
 8004ba8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	438a      	bics	r2, r1
 8004bb8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685a      	ldr	r2, [r3, #4]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4934      	ldr	r1, [pc, #208]	; (8004c94 <HAL_I2C_Init+0x120>)
 8004bc4:	400a      	ands	r2, r1
 8004bc6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689a      	ldr	r2, [r3, #8]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4931      	ldr	r1, [pc, #196]	; (8004c98 <HAL_I2C_Init+0x124>)
 8004bd4:	400a      	ands	r2, r1
 8004bd6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d108      	bne.n	8004bf2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2180      	movs	r1, #128	; 0x80
 8004bea:	0209      	lsls	r1, r1, #8
 8004bec:	430a      	orrs	r2, r1
 8004bee:	609a      	str	r2, [r3, #8]
 8004bf0:	e007      	b.n	8004c02 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	689a      	ldr	r2, [r3, #8]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2184      	movs	r1, #132	; 0x84
 8004bfc:	0209      	lsls	r1, r1, #8
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d104      	bne.n	8004c14 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2280      	movs	r2, #128	; 0x80
 8004c10:	0112      	lsls	r2, r2, #4
 8004c12:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	491f      	ldr	r1, [pc, #124]	; (8004c9c <HAL_I2C_Init+0x128>)
 8004c20:	430a      	orrs	r2, r1
 8004c22:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68da      	ldr	r2, [r3, #12]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	491a      	ldr	r1, [pc, #104]	; (8004c98 <HAL_I2C_Init+0x124>)
 8004c30:	400a      	ands	r2, r1
 8004c32:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691a      	ldr	r2, [r3, #16]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	695b      	ldr	r3, [r3, #20]
 8004c3c:	431a      	orrs	r2, r3
 8004c3e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69d9      	ldr	r1, [r3, #28]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a1a      	ldr	r2, [r3, #32]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2101      	movs	r1, #1
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2241      	movs	r2, #65	; 0x41
 8004c78:	2120      	movs	r1, #32
 8004c7a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2242      	movs	r2, #66	; 0x42
 8004c86:	2100      	movs	r1, #0
 8004c88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	b002      	add	sp, #8
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	f0ffffff 	.word	0xf0ffffff
 8004c98:	ffff7fff 	.word	0xffff7fff
 8004c9c:	02008000 	.word	0x02008000

08004ca0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2241      	movs	r2, #65	; 0x41
 8004cae:	5c9b      	ldrb	r3, [r3, r2]
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b20      	cmp	r3, #32
 8004cb4:	d138      	bne.n	8004d28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2240      	movs	r2, #64	; 0x40
 8004cba:	5c9b      	ldrb	r3, [r3, r2]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d101      	bne.n	8004cc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e032      	b.n	8004d2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2240      	movs	r2, #64	; 0x40
 8004cc8:	2101      	movs	r1, #1
 8004cca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2241      	movs	r2, #65	; 0x41
 8004cd0:	2124      	movs	r1, #36	; 0x24
 8004cd2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2101      	movs	r1, #1
 8004ce0:	438a      	bics	r2, r1
 8004ce2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4911      	ldr	r1, [pc, #68]	; (8004d34 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004cf0:	400a      	ands	r2, r1
 8004cf2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6819      	ldr	r1, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2101      	movs	r1, #1
 8004d10:	430a      	orrs	r2, r1
 8004d12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2241      	movs	r2, #65	; 0x41
 8004d18:	2120      	movs	r1, #32
 8004d1a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2240      	movs	r2, #64	; 0x40
 8004d20:	2100      	movs	r1, #0
 8004d22:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004d24:	2300      	movs	r3, #0
 8004d26:	e000      	b.n	8004d2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004d28:	2302      	movs	r3, #2
  }
}
 8004d2a:	0018      	movs	r0, r3
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	b002      	add	sp, #8
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	46c0      	nop			; (mov r8, r8)
 8004d34:	ffffefff 	.word	0xffffefff

08004d38 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2241      	movs	r2, #65	; 0x41
 8004d46:	5c9b      	ldrb	r3, [r3, r2]
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b20      	cmp	r3, #32
 8004d4c:	d139      	bne.n	8004dc2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2240      	movs	r2, #64	; 0x40
 8004d52:	5c9b      	ldrb	r3, [r3, r2]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d101      	bne.n	8004d5c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004d58:	2302      	movs	r3, #2
 8004d5a:	e033      	b.n	8004dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2240      	movs	r2, #64	; 0x40
 8004d60:	2101      	movs	r1, #1
 8004d62:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2241      	movs	r2, #65	; 0x41
 8004d68:	2124      	movs	r1, #36	; 0x24
 8004d6a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2101      	movs	r1, #1
 8004d78:	438a      	bics	r2, r1
 8004d7a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	4a11      	ldr	r2, [pc, #68]	; (8004dcc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004d88:	4013      	ands	r3, r2
 8004d8a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	021b      	lsls	r3, r3, #8
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2101      	movs	r1, #1
 8004daa:	430a      	orrs	r2, r1
 8004dac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2241      	movs	r2, #65	; 0x41
 8004db2:	2120      	movs	r1, #32
 8004db4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2240      	movs	r2, #64	; 0x40
 8004dba:	2100      	movs	r1, #0
 8004dbc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	e000      	b.n	8004dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004dc2:	2302      	movs	r3, #2
  }
}
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	b004      	add	sp, #16
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	fffff0ff 	.word	0xfffff0ff

08004dd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dd0:	b5b0      	push	{r4, r5, r7, lr}
 8004dd2:	b08a      	sub	sp, #40	; 0x28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d102      	bne.n	8004de4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	f000 fbaf 	bl	8005542 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004de4:	4bcf      	ldr	r3, [pc, #828]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	220c      	movs	r2, #12
 8004dea:	4013      	ands	r3, r2
 8004dec:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004dee:	4bcd      	ldr	r3, [pc, #820]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004df0:	68da      	ldr	r2, [r3, #12]
 8004df2:	2380      	movs	r3, #128	; 0x80
 8004df4:	025b      	lsls	r3, r3, #9
 8004df6:	4013      	ands	r3, r2
 8004df8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	4013      	ands	r3, r2
 8004e02:	d100      	bne.n	8004e06 <HAL_RCC_OscConfig+0x36>
 8004e04:	e07e      	b.n	8004f04 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e06:	6a3b      	ldr	r3, [r7, #32]
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d007      	beq.n	8004e1c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	2b0c      	cmp	r3, #12
 8004e10:	d112      	bne.n	8004e38 <HAL_RCC_OscConfig+0x68>
 8004e12:	69fa      	ldr	r2, [r7, #28]
 8004e14:	2380      	movs	r3, #128	; 0x80
 8004e16:	025b      	lsls	r3, r3, #9
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d10d      	bne.n	8004e38 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e1c:	4bc1      	ldr	r3, [pc, #772]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	2380      	movs	r3, #128	; 0x80
 8004e22:	029b      	lsls	r3, r3, #10
 8004e24:	4013      	ands	r3, r2
 8004e26:	d100      	bne.n	8004e2a <HAL_RCC_OscConfig+0x5a>
 8004e28:	e06b      	b.n	8004f02 <HAL_RCC_OscConfig+0x132>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d167      	bne.n	8004f02 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	f000 fb85 	bl	8005542 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	2380      	movs	r3, #128	; 0x80
 8004e3e:	025b      	lsls	r3, r3, #9
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d107      	bne.n	8004e54 <HAL_RCC_OscConfig+0x84>
 8004e44:	4bb7      	ldr	r3, [pc, #732]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	4bb6      	ldr	r3, [pc, #728]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e4a:	2180      	movs	r1, #128	; 0x80
 8004e4c:	0249      	lsls	r1, r1, #9
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	601a      	str	r2, [r3, #0]
 8004e52:	e027      	b.n	8004ea4 <HAL_RCC_OscConfig+0xd4>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685a      	ldr	r2, [r3, #4]
 8004e58:	23a0      	movs	r3, #160	; 0xa0
 8004e5a:	02db      	lsls	r3, r3, #11
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d10e      	bne.n	8004e7e <HAL_RCC_OscConfig+0xae>
 8004e60:	4bb0      	ldr	r3, [pc, #704]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	4baf      	ldr	r3, [pc, #700]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e66:	2180      	movs	r1, #128	; 0x80
 8004e68:	02c9      	lsls	r1, r1, #11
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	601a      	str	r2, [r3, #0]
 8004e6e:	4bad      	ldr	r3, [pc, #692]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	4bac      	ldr	r3, [pc, #688]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e74:	2180      	movs	r1, #128	; 0x80
 8004e76:	0249      	lsls	r1, r1, #9
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	e012      	b.n	8004ea4 <HAL_RCC_OscConfig+0xd4>
 8004e7e:	4ba9      	ldr	r3, [pc, #676]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	4ba8      	ldr	r3, [pc, #672]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e84:	49a8      	ldr	r1, [pc, #672]	; (8005128 <HAL_RCC_OscConfig+0x358>)
 8004e86:	400a      	ands	r2, r1
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	4ba6      	ldr	r3, [pc, #664]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	2380      	movs	r3, #128	; 0x80
 8004e90:	025b      	lsls	r3, r3, #9
 8004e92:	4013      	ands	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	4ba2      	ldr	r3, [pc, #648]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	4ba1      	ldr	r3, [pc, #644]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004e9e:	49a3      	ldr	r1, [pc, #652]	; (800512c <HAL_RCC_OscConfig+0x35c>)
 8004ea0:	400a      	ands	r2, r1
 8004ea2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d015      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eac:	f7fe ffa0 	bl	8003df0 <HAL_GetTick>
 8004eb0:	0003      	movs	r3, r0
 8004eb2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004eb4:	e009      	b.n	8004eca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004eb6:	f7fe ff9b 	bl	8003df0 <HAL_GetTick>
 8004eba:	0002      	movs	r2, r0
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b64      	cmp	r3, #100	; 0x64
 8004ec2:	d902      	bls.n	8004eca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	f000 fb3c 	bl	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004eca:	4b96      	ldr	r3, [pc, #600]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	2380      	movs	r3, #128	; 0x80
 8004ed0:	029b      	lsls	r3, r3, #10
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	d0ef      	beq.n	8004eb6 <HAL_RCC_OscConfig+0xe6>
 8004ed6:	e015      	b.n	8004f04 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed8:	f7fe ff8a 	bl	8003df0 <HAL_GetTick>
 8004edc:	0003      	movs	r3, r0
 8004ede:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ee0:	e008      	b.n	8004ef4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ee2:	f7fe ff85 	bl	8003df0 <HAL_GetTick>
 8004ee6:	0002      	movs	r2, r0
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	2b64      	cmp	r3, #100	; 0x64
 8004eee:	d901      	bls.n	8004ef4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e326      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ef4:	4b8b      	ldr	r3, [pc, #556]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	2380      	movs	r3, #128	; 0x80
 8004efa:	029b      	lsls	r3, r3, #10
 8004efc:	4013      	ands	r3, r2
 8004efe:	d1f0      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x112>
 8004f00:	e000      	b.n	8004f04 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f02:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2202      	movs	r2, #2
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	d100      	bne.n	8004f10 <HAL_RCC_OscConfig+0x140>
 8004f0e:	e08b      	b.n	8005028 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	2b04      	cmp	r3, #4
 8004f1a:	d005      	beq.n	8004f28 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004f1c:	6a3b      	ldr	r3, [r7, #32]
 8004f1e:	2b0c      	cmp	r3, #12
 8004f20:	d13e      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x1d0>
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d13b      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004f28:	4b7e      	ldr	r3, [pc, #504]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d004      	beq.n	8004f3c <HAL_RCC_OscConfig+0x16c>
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d101      	bne.n	8004f3c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e302      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f3c:	4b79      	ldr	r3, [pc, #484]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	4a7b      	ldr	r2, [pc, #492]	; (8005130 <HAL_RCC_OscConfig+0x360>)
 8004f42:	4013      	ands	r3, r2
 8004f44:	0019      	movs	r1, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	021a      	lsls	r2, r3, #8
 8004f4c:	4b75      	ldr	r3, [pc, #468]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004f52:	4b74      	ldr	r3, [pc, #464]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2209      	movs	r2, #9
 8004f58:	4393      	bics	r3, r2
 8004f5a:	0019      	movs	r1, r3
 8004f5c:	4b71      	ldr	r3, [pc, #452]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	430a      	orrs	r2, r1
 8004f62:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f64:	f000 fc40 	bl	80057e8 <HAL_RCC_GetSysClockFreq>
 8004f68:	0001      	movs	r1, r0
 8004f6a:	4b6e      	ldr	r3, [pc, #440]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	091b      	lsrs	r3, r3, #4
 8004f70:	220f      	movs	r2, #15
 8004f72:	4013      	ands	r3, r2
 8004f74:	4a6f      	ldr	r2, [pc, #444]	; (8005134 <HAL_RCC_OscConfig+0x364>)
 8004f76:	5cd3      	ldrb	r3, [r2, r3]
 8004f78:	000a      	movs	r2, r1
 8004f7a:	40da      	lsrs	r2, r3
 8004f7c:	4b6e      	ldr	r3, [pc, #440]	; (8005138 <HAL_RCC_OscConfig+0x368>)
 8004f7e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004f80:	4b6e      	ldr	r3, [pc, #440]	; (800513c <HAL_RCC_OscConfig+0x36c>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2513      	movs	r5, #19
 8004f86:	197c      	adds	r4, r7, r5
 8004f88:	0018      	movs	r0, r3
 8004f8a:	f7fe feeb 	bl	8003d64 <HAL_InitTick>
 8004f8e:	0003      	movs	r3, r0
 8004f90:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004f92:	197b      	adds	r3, r7, r5
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d046      	beq.n	8005028 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8004f9a:	197b      	adds	r3, r7, r5
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	e2d0      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d027      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004fa6:	4b5f      	ldr	r3, [pc, #380]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2209      	movs	r2, #9
 8004fac:	4393      	bics	r3, r2
 8004fae:	0019      	movs	r1, r3
 8004fb0:	4b5c      	ldr	r3, [pc, #368]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb8:	f7fe ff1a 	bl	8003df0 <HAL_GetTick>
 8004fbc:	0003      	movs	r3, r0
 8004fbe:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004fc0:	e008      	b.n	8004fd4 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fc2:	f7fe ff15 	bl	8003df0 <HAL_GetTick>
 8004fc6:	0002      	movs	r2, r0
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d901      	bls.n	8004fd4 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e2b6      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004fd4:	4b53      	ldr	r3, [pc, #332]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2204      	movs	r2, #4
 8004fda:	4013      	ands	r3, r2
 8004fdc:	d0f1      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fde:	4b51      	ldr	r3, [pc, #324]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	4a53      	ldr	r2, [pc, #332]	; (8005130 <HAL_RCC_OscConfig+0x360>)
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	0019      	movs	r1, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	021a      	lsls	r2, r3, #8
 8004fee:	4b4d      	ldr	r3, [pc, #308]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	605a      	str	r2, [r3, #4]
 8004ff4:	e018      	b.n	8005028 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ff6:	4b4b      	ldr	r3, [pc, #300]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	4b4a      	ldr	r3, [pc, #296]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8004ffc:	2101      	movs	r1, #1
 8004ffe:	438a      	bics	r2, r1
 8005000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005002:	f7fe fef5 	bl	8003df0 <HAL_GetTick>
 8005006:	0003      	movs	r3, r0
 8005008:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800500a:	e008      	b.n	800501e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800500c:	f7fe fef0 	bl	8003df0 <HAL_GetTick>
 8005010:	0002      	movs	r2, r0
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b02      	cmp	r3, #2
 8005018:	d901      	bls.n	800501e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e291      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800501e:	4b41      	ldr	r3, [pc, #260]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2204      	movs	r2, #4
 8005024:	4013      	ands	r3, r2
 8005026:	d1f1      	bne.n	800500c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2210      	movs	r2, #16
 800502e:	4013      	ands	r3, r2
 8005030:	d100      	bne.n	8005034 <HAL_RCC_OscConfig+0x264>
 8005032:	e0a1      	b.n	8005178 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d140      	bne.n	80050bc <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800503a:	4b3a      	ldr	r3, [pc, #232]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	2380      	movs	r3, #128	; 0x80
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4013      	ands	r3, r2
 8005044:	d005      	beq.n	8005052 <HAL_RCC_OscConfig+0x282>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e277      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005052:	4b34      	ldr	r3, [pc, #208]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	4a3a      	ldr	r2, [pc, #232]	; (8005140 <HAL_RCC_OscConfig+0x370>)
 8005058:	4013      	ands	r3, r2
 800505a:	0019      	movs	r1, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005060:	4b30      	ldr	r3, [pc, #192]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8005062:	430a      	orrs	r2, r1
 8005064:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005066:	4b2f      	ldr	r3, [pc, #188]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	021b      	lsls	r3, r3, #8
 800506c:	0a19      	lsrs	r1, r3, #8
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	061a      	lsls	r2, r3, #24
 8005074:	4b2b      	ldr	r3, [pc, #172]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8005076:	430a      	orrs	r2, r1
 8005078:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507e:	0b5b      	lsrs	r3, r3, #13
 8005080:	3301      	adds	r3, #1
 8005082:	2280      	movs	r2, #128	; 0x80
 8005084:	0212      	lsls	r2, r2, #8
 8005086:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005088:	4b26      	ldr	r3, [pc, #152]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	091b      	lsrs	r3, r3, #4
 800508e:	210f      	movs	r1, #15
 8005090:	400b      	ands	r3, r1
 8005092:	4928      	ldr	r1, [pc, #160]	; (8005134 <HAL_RCC_OscConfig+0x364>)
 8005094:	5ccb      	ldrb	r3, [r1, r3]
 8005096:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005098:	4b27      	ldr	r3, [pc, #156]	; (8005138 <HAL_RCC_OscConfig+0x368>)
 800509a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800509c:	4b27      	ldr	r3, [pc, #156]	; (800513c <HAL_RCC_OscConfig+0x36c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2513      	movs	r5, #19
 80050a2:	197c      	adds	r4, r7, r5
 80050a4:	0018      	movs	r0, r3
 80050a6:	f7fe fe5d 	bl	8003d64 <HAL_InitTick>
 80050aa:	0003      	movs	r3, r0
 80050ac:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80050ae:	197b      	adds	r3, r7, r5
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d060      	beq.n	8005178 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80050b6:	197b      	adds	r3, r7, r5
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	e242      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d03f      	beq.n	8005144 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80050c4:	4b17      	ldr	r3, [pc, #92]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	4b16      	ldr	r3, [pc, #88]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 80050ca:	2180      	movs	r1, #128	; 0x80
 80050cc:	0049      	lsls	r1, r1, #1
 80050ce:	430a      	orrs	r2, r1
 80050d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d2:	f7fe fe8d 	bl	8003df0 <HAL_GetTick>
 80050d6:	0003      	movs	r3, r0
 80050d8:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80050da:	e008      	b.n	80050ee <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80050dc:	f7fe fe88 	bl	8003df0 <HAL_GetTick>
 80050e0:	0002      	movs	r2, r0
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d901      	bls.n	80050ee <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e229      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80050ee:	4b0d      	ldr	r3, [pc, #52]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	2380      	movs	r3, #128	; 0x80
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4013      	ands	r3, r2
 80050f8:	d0f0      	beq.n	80050dc <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050fa:	4b0a      	ldr	r3, [pc, #40]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	4a10      	ldr	r2, [pc, #64]	; (8005140 <HAL_RCC_OscConfig+0x370>)
 8005100:	4013      	ands	r3, r2
 8005102:	0019      	movs	r1, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005108:	4b06      	ldr	r3, [pc, #24]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 800510a:	430a      	orrs	r2, r1
 800510c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800510e:	4b05      	ldr	r3, [pc, #20]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	021b      	lsls	r3, r3, #8
 8005114:	0a19      	lsrs	r1, r3, #8
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	061a      	lsls	r2, r3, #24
 800511c:	4b01      	ldr	r3, [pc, #4]	; (8005124 <HAL_RCC_OscConfig+0x354>)
 800511e:	430a      	orrs	r2, r1
 8005120:	605a      	str	r2, [r3, #4]
 8005122:	e029      	b.n	8005178 <HAL_RCC_OscConfig+0x3a8>
 8005124:	40021000 	.word	0x40021000
 8005128:	fffeffff 	.word	0xfffeffff
 800512c:	fffbffff 	.word	0xfffbffff
 8005130:	ffffe0ff 	.word	0xffffe0ff
 8005134:	0800c908 	.word	0x0800c908
 8005138:	20000000 	.word	0x20000000
 800513c:	20000004 	.word	0x20000004
 8005140:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005144:	4bbd      	ldr	r3, [pc, #756]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	4bbc      	ldr	r3, [pc, #752]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800514a:	49bd      	ldr	r1, [pc, #756]	; (8005440 <HAL_RCC_OscConfig+0x670>)
 800514c:	400a      	ands	r2, r1
 800514e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005150:	f7fe fe4e 	bl	8003df0 <HAL_GetTick>
 8005154:	0003      	movs	r3, r0
 8005156:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005158:	e008      	b.n	800516c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800515a:	f7fe fe49 	bl	8003df0 <HAL_GetTick>
 800515e:	0002      	movs	r2, r0
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d901      	bls.n	800516c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e1ea      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800516c:	4bb3      	ldr	r3, [pc, #716]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	2380      	movs	r3, #128	; 0x80
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	4013      	ands	r3, r2
 8005176:	d1f0      	bne.n	800515a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2208      	movs	r2, #8
 800517e:	4013      	ands	r3, r2
 8005180:	d036      	beq.n	80051f0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d019      	beq.n	80051be <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800518a:	4bac      	ldr	r3, [pc, #688]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800518c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800518e:	4bab      	ldr	r3, [pc, #684]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005190:	2101      	movs	r1, #1
 8005192:	430a      	orrs	r2, r1
 8005194:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005196:	f7fe fe2b 	bl	8003df0 <HAL_GetTick>
 800519a:	0003      	movs	r3, r0
 800519c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800519e:	e008      	b.n	80051b2 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051a0:	f7fe fe26 	bl	8003df0 <HAL_GetTick>
 80051a4:	0002      	movs	r2, r0
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e1c7      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80051b2:	4ba2      	ldr	r3, [pc, #648]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80051b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051b6:	2202      	movs	r2, #2
 80051b8:	4013      	ands	r3, r2
 80051ba:	d0f1      	beq.n	80051a0 <HAL_RCC_OscConfig+0x3d0>
 80051bc:	e018      	b.n	80051f0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051be:	4b9f      	ldr	r3, [pc, #636]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80051c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80051c2:	4b9e      	ldr	r3, [pc, #632]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80051c4:	2101      	movs	r1, #1
 80051c6:	438a      	bics	r2, r1
 80051c8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051ca:	f7fe fe11 	bl	8003df0 <HAL_GetTick>
 80051ce:	0003      	movs	r3, r0
 80051d0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80051d2:	e008      	b.n	80051e6 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051d4:	f7fe fe0c 	bl	8003df0 <HAL_GetTick>
 80051d8:	0002      	movs	r2, r0
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e1ad      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80051e6:	4b95      	ldr	r3, [pc, #596]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80051e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ea:	2202      	movs	r2, #2
 80051ec:	4013      	ands	r3, r2
 80051ee:	d1f1      	bne.n	80051d4 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2204      	movs	r2, #4
 80051f6:	4013      	ands	r3, r2
 80051f8:	d100      	bne.n	80051fc <HAL_RCC_OscConfig+0x42c>
 80051fa:	e0ae      	b.n	800535a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051fc:	2027      	movs	r0, #39	; 0x27
 80051fe:	183b      	adds	r3, r7, r0
 8005200:	2200      	movs	r2, #0
 8005202:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005204:	4b8d      	ldr	r3, [pc, #564]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005206:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005208:	2380      	movs	r3, #128	; 0x80
 800520a:	055b      	lsls	r3, r3, #21
 800520c:	4013      	ands	r3, r2
 800520e:	d109      	bne.n	8005224 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005210:	4b8a      	ldr	r3, [pc, #552]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005212:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005214:	4b89      	ldr	r3, [pc, #548]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005216:	2180      	movs	r1, #128	; 0x80
 8005218:	0549      	lsls	r1, r1, #21
 800521a:	430a      	orrs	r2, r1
 800521c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800521e:	183b      	adds	r3, r7, r0
 8005220:	2201      	movs	r2, #1
 8005222:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005224:	4b87      	ldr	r3, [pc, #540]	; (8005444 <HAL_RCC_OscConfig+0x674>)
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	2380      	movs	r3, #128	; 0x80
 800522a:	005b      	lsls	r3, r3, #1
 800522c:	4013      	ands	r3, r2
 800522e:	d11a      	bne.n	8005266 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005230:	4b84      	ldr	r3, [pc, #528]	; (8005444 <HAL_RCC_OscConfig+0x674>)
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	4b83      	ldr	r3, [pc, #524]	; (8005444 <HAL_RCC_OscConfig+0x674>)
 8005236:	2180      	movs	r1, #128	; 0x80
 8005238:	0049      	lsls	r1, r1, #1
 800523a:	430a      	orrs	r2, r1
 800523c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800523e:	f7fe fdd7 	bl	8003df0 <HAL_GetTick>
 8005242:	0003      	movs	r3, r0
 8005244:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005246:	e008      	b.n	800525a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005248:	f7fe fdd2 	bl	8003df0 <HAL_GetTick>
 800524c:	0002      	movs	r2, r0
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	2b64      	cmp	r3, #100	; 0x64
 8005254:	d901      	bls.n	800525a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e173      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800525a:	4b7a      	ldr	r3, [pc, #488]	; (8005444 <HAL_RCC_OscConfig+0x674>)
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	2380      	movs	r3, #128	; 0x80
 8005260:	005b      	lsls	r3, r3, #1
 8005262:	4013      	ands	r3, r2
 8005264:	d0f0      	beq.n	8005248 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689a      	ldr	r2, [r3, #8]
 800526a:	2380      	movs	r3, #128	; 0x80
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	429a      	cmp	r2, r3
 8005270:	d107      	bne.n	8005282 <HAL_RCC_OscConfig+0x4b2>
 8005272:	4b72      	ldr	r3, [pc, #456]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005274:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005276:	4b71      	ldr	r3, [pc, #452]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005278:	2180      	movs	r1, #128	; 0x80
 800527a:	0049      	lsls	r1, r1, #1
 800527c:	430a      	orrs	r2, r1
 800527e:	651a      	str	r2, [r3, #80]	; 0x50
 8005280:	e031      	b.n	80052e6 <HAL_RCC_OscConfig+0x516>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10c      	bne.n	80052a4 <HAL_RCC_OscConfig+0x4d4>
 800528a:	4b6c      	ldr	r3, [pc, #432]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800528c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800528e:	4b6b      	ldr	r3, [pc, #428]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005290:	496b      	ldr	r1, [pc, #428]	; (8005440 <HAL_RCC_OscConfig+0x670>)
 8005292:	400a      	ands	r2, r1
 8005294:	651a      	str	r2, [r3, #80]	; 0x50
 8005296:	4b69      	ldr	r3, [pc, #420]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005298:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800529a:	4b68      	ldr	r3, [pc, #416]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800529c:	496a      	ldr	r1, [pc, #424]	; (8005448 <HAL_RCC_OscConfig+0x678>)
 800529e:	400a      	ands	r2, r1
 80052a0:	651a      	str	r2, [r3, #80]	; 0x50
 80052a2:	e020      	b.n	80052e6 <HAL_RCC_OscConfig+0x516>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	23a0      	movs	r3, #160	; 0xa0
 80052aa:	00db      	lsls	r3, r3, #3
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d10e      	bne.n	80052ce <HAL_RCC_OscConfig+0x4fe>
 80052b0:	4b62      	ldr	r3, [pc, #392]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80052b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052b4:	4b61      	ldr	r3, [pc, #388]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80052b6:	2180      	movs	r1, #128	; 0x80
 80052b8:	00c9      	lsls	r1, r1, #3
 80052ba:	430a      	orrs	r2, r1
 80052bc:	651a      	str	r2, [r3, #80]	; 0x50
 80052be:	4b5f      	ldr	r3, [pc, #380]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80052c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052c2:	4b5e      	ldr	r3, [pc, #376]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80052c4:	2180      	movs	r1, #128	; 0x80
 80052c6:	0049      	lsls	r1, r1, #1
 80052c8:	430a      	orrs	r2, r1
 80052ca:	651a      	str	r2, [r3, #80]	; 0x50
 80052cc:	e00b      	b.n	80052e6 <HAL_RCC_OscConfig+0x516>
 80052ce:	4b5b      	ldr	r3, [pc, #364]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80052d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052d2:	4b5a      	ldr	r3, [pc, #360]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80052d4:	495a      	ldr	r1, [pc, #360]	; (8005440 <HAL_RCC_OscConfig+0x670>)
 80052d6:	400a      	ands	r2, r1
 80052d8:	651a      	str	r2, [r3, #80]	; 0x50
 80052da:	4b58      	ldr	r3, [pc, #352]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80052dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052de:	4b57      	ldr	r3, [pc, #348]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80052e0:	4959      	ldr	r1, [pc, #356]	; (8005448 <HAL_RCC_OscConfig+0x678>)
 80052e2:	400a      	ands	r2, r1
 80052e4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d015      	beq.n	800531a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ee:	f7fe fd7f 	bl	8003df0 <HAL_GetTick>
 80052f2:	0003      	movs	r3, r0
 80052f4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052f6:	e009      	b.n	800530c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052f8:	f7fe fd7a 	bl	8003df0 <HAL_GetTick>
 80052fc:	0002      	movs	r2, r0
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	4a52      	ldr	r2, [pc, #328]	; (800544c <HAL_RCC_OscConfig+0x67c>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d901      	bls.n	800530c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e11a      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800530c:	4b4b      	ldr	r3, [pc, #300]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800530e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005310:	2380      	movs	r3, #128	; 0x80
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	4013      	ands	r3, r2
 8005316:	d0ef      	beq.n	80052f8 <HAL_RCC_OscConfig+0x528>
 8005318:	e014      	b.n	8005344 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800531a:	f7fe fd69 	bl	8003df0 <HAL_GetTick>
 800531e:	0003      	movs	r3, r0
 8005320:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005322:	e009      	b.n	8005338 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005324:	f7fe fd64 	bl	8003df0 <HAL_GetTick>
 8005328:	0002      	movs	r2, r0
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	4a47      	ldr	r2, [pc, #284]	; (800544c <HAL_RCC_OscConfig+0x67c>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d901      	bls.n	8005338 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e104      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005338:	4b40      	ldr	r3, [pc, #256]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800533a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800533c:	2380      	movs	r3, #128	; 0x80
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	4013      	ands	r3, r2
 8005342:	d1ef      	bne.n	8005324 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005344:	2327      	movs	r3, #39	; 0x27
 8005346:	18fb      	adds	r3, r7, r3
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d105      	bne.n	800535a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800534e:	4b3b      	ldr	r3, [pc, #236]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005350:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005352:	4b3a      	ldr	r3, [pc, #232]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005354:	493e      	ldr	r1, [pc, #248]	; (8005450 <HAL_RCC_OscConfig+0x680>)
 8005356:	400a      	ands	r2, r1
 8005358:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2220      	movs	r2, #32
 8005360:	4013      	ands	r3, r2
 8005362:	d049      	beq.n	80053f8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	699b      	ldr	r3, [r3, #24]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d026      	beq.n	80053ba <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800536c:	4b33      	ldr	r3, [pc, #204]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800536e:	689a      	ldr	r2, [r3, #8]
 8005370:	4b32      	ldr	r3, [pc, #200]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005372:	2101      	movs	r1, #1
 8005374:	430a      	orrs	r2, r1
 8005376:	609a      	str	r2, [r3, #8]
 8005378:	4b30      	ldr	r3, [pc, #192]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800537a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800537c:	4b2f      	ldr	r3, [pc, #188]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 800537e:	2101      	movs	r1, #1
 8005380:	430a      	orrs	r2, r1
 8005382:	635a      	str	r2, [r3, #52]	; 0x34
 8005384:	4b33      	ldr	r3, [pc, #204]	; (8005454 <HAL_RCC_OscConfig+0x684>)
 8005386:	6a1a      	ldr	r2, [r3, #32]
 8005388:	4b32      	ldr	r3, [pc, #200]	; (8005454 <HAL_RCC_OscConfig+0x684>)
 800538a:	2180      	movs	r1, #128	; 0x80
 800538c:	0189      	lsls	r1, r1, #6
 800538e:	430a      	orrs	r2, r1
 8005390:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005392:	f7fe fd2d 	bl	8003df0 <HAL_GetTick>
 8005396:	0003      	movs	r3, r0
 8005398:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800539a:	e008      	b.n	80053ae <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800539c:	f7fe fd28 	bl	8003df0 <HAL_GetTick>
 80053a0:	0002      	movs	r2, r0
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e0c9      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80053ae:	4b23      	ldr	r3, [pc, #140]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	2202      	movs	r2, #2
 80053b4:	4013      	ands	r3, r2
 80053b6:	d0f1      	beq.n	800539c <HAL_RCC_OscConfig+0x5cc>
 80053b8:	e01e      	b.n	80053f8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80053ba:	4b20      	ldr	r3, [pc, #128]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80053bc:	689a      	ldr	r2, [r3, #8]
 80053be:	4b1f      	ldr	r3, [pc, #124]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80053c0:	2101      	movs	r1, #1
 80053c2:	438a      	bics	r2, r1
 80053c4:	609a      	str	r2, [r3, #8]
 80053c6:	4b23      	ldr	r3, [pc, #140]	; (8005454 <HAL_RCC_OscConfig+0x684>)
 80053c8:	6a1a      	ldr	r2, [r3, #32]
 80053ca:	4b22      	ldr	r3, [pc, #136]	; (8005454 <HAL_RCC_OscConfig+0x684>)
 80053cc:	4922      	ldr	r1, [pc, #136]	; (8005458 <HAL_RCC_OscConfig+0x688>)
 80053ce:	400a      	ands	r2, r1
 80053d0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d2:	f7fe fd0d 	bl	8003df0 <HAL_GetTick>
 80053d6:	0003      	movs	r3, r0
 80053d8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053dc:	f7fe fd08 	bl	8003df0 <HAL_GetTick>
 80053e0:	0002      	movs	r2, r0
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e0a9      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80053ee:	4b13      	ldr	r3, [pc, #76]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	2202      	movs	r2, #2
 80053f4:	4013      	ands	r3, r2
 80053f6:	d1f1      	bne.n	80053dc <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d100      	bne.n	8005402 <HAL_RCC_OscConfig+0x632>
 8005400:	e09e      	b.n	8005540 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005402:	6a3b      	ldr	r3, [r7, #32]
 8005404:	2b0c      	cmp	r3, #12
 8005406:	d100      	bne.n	800540a <HAL_RCC_OscConfig+0x63a>
 8005408:	e077      	b.n	80054fa <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540e:	2b02      	cmp	r3, #2
 8005410:	d158      	bne.n	80054c4 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005412:	4b0a      	ldr	r3, [pc, #40]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	4b09      	ldr	r3, [pc, #36]	; (800543c <HAL_RCC_OscConfig+0x66c>)
 8005418:	4910      	ldr	r1, [pc, #64]	; (800545c <HAL_RCC_OscConfig+0x68c>)
 800541a:	400a      	ands	r2, r1
 800541c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541e:	f7fe fce7 	bl	8003df0 <HAL_GetTick>
 8005422:	0003      	movs	r3, r0
 8005424:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005426:	e01b      	b.n	8005460 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005428:	f7fe fce2 	bl	8003df0 <HAL_GetTick>
 800542c:	0002      	movs	r2, r0
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b02      	cmp	r3, #2
 8005434:	d914      	bls.n	8005460 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e083      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	40021000 	.word	0x40021000
 8005440:	fffffeff 	.word	0xfffffeff
 8005444:	40007000 	.word	0x40007000
 8005448:	fffffbff 	.word	0xfffffbff
 800544c:	00001388 	.word	0x00001388
 8005450:	efffffff 	.word	0xefffffff
 8005454:	40010000 	.word	0x40010000
 8005458:	ffffdfff 	.word	0xffffdfff
 800545c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005460:	4b3a      	ldr	r3, [pc, #232]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	2380      	movs	r3, #128	; 0x80
 8005466:	049b      	lsls	r3, r3, #18
 8005468:	4013      	ands	r3, r2
 800546a:	d1dd      	bne.n	8005428 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800546c:	4b37      	ldr	r3, [pc, #220]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	4a37      	ldr	r2, [pc, #220]	; (8005550 <HAL_RCC_OscConfig+0x780>)
 8005472:	4013      	ands	r3, r2
 8005474:	0019      	movs	r1, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005484:	431a      	orrs	r2, r3
 8005486:	4b31      	ldr	r3, [pc, #196]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 8005488:	430a      	orrs	r2, r1
 800548a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800548c:	4b2f      	ldr	r3, [pc, #188]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	4b2e      	ldr	r3, [pc, #184]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 8005492:	2180      	movs	r1, #128	; 0x80
 8005494:	0449      	lsls	r1, r1, #17
 8005496:	430a      	orrs	r2, r1
 8005498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800549a:	f7fe fca9 	bl	8003df0 <HAL_GetTick>
 800549e:	0003      	movs	r3, r0
 80054a0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80054a2:	e008      	b.n	80054b6 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054a4:	f7fe fca4 	bl	8003df0 <HAL_GetTick>
 80054a8:	0002      	movs	r2, r0
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e045      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80054b6:	4b25      	ldr	r3, [pc, #148]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	2380      	movs	r3, #128	; 0x80
 80054bc:	049b      	lsls	r3, r3, #18
 80054be:	4013      	ands	r3, r2
 80054c0:	d0f0      	beq.n	80054a4 <HAL_RCC_OscConfig+0x6d4>
 80054c2:	e03d      	b.n	8005540 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c4:	4b21      	ldr	r3, [pc, #132]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	4b20      	ldr	r3, [pc, #128]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 80054ca:	4922      	ldr	r1, [pc, #136]	; (8005554 <HAL_RCC_OscConfig+0x784>)
 80054cc:	400a      	ands	r2, r1
 80054ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d0:	f7fe fc8e 	bl	8003df0 <HAL_GetTick>
 80054d4:	0003      	movs	r3, r0
 80054d6:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80054d8:	e008      	b.n	80054ec <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054da:	f7fe fc89 	bl	8003df0 <HAL_GetTick>
 80054de:	0002      	movs	r2, r0
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d901      	bls.n	80054ec <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e02a      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80054ec:	4b17      	ldr	r3, [pc, #92]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	2380      	movs	r3, #128	; 0x80
 80054f2:	049b      	lsls	r3, r3, #18
 80054f4:	4013      	ands	r3, r2
 80054f6:	d1f0      	bne.n	80054da <HAL_RCC_OscConfig+0x70a>
 80054f8:	e022      	b.n	8005540 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d101      	bne.n	8005506 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e01d      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005506:	4b11      	ldr	r3, [pc, #68]	; (800554c <HAL_RCC_OscConfig+0x77c>)
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800550c:	69fa      	ldr	r2, [r7, #28]
 800550e:	2380      	movs	r3, #128	; 0x80
 8005510:	025b      	lsls	r3, r3, #9
 8005512:	401a      	ands	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005518:	429a      	cmp	r2, r3
 800551a:	d10f      	bne.n	800553c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800551c:	69fa      	ldr	r2, [r7, #28]
 800551e:	23f0      	movs	r3, #240	; 0xf0
 8005520:	039b      	lsls	r3, r3, #14
 8005522:	401a      	ands	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005528:	429a      	cmp	r2, r3
 800552a:	d107      	bne.n	800553c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800552c:	69fa      	ldr	r2, [r7, #28]
 800552e:	23c0      	movs	r3, #192	; 0xc0
 8005530:	041b      	lsls	r3, r3, #16
 8005532:	401a      	ands	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005538:	429a      	cmp	r2, r3
 800553a:	d001      	beq.n	8005540 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e000      	b.n	8005542 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	0018      	movs	r0, r3
 8005544:	46bd      	mov	sp, r7
 8005546:	b00a      	add	sp, #40	; 0x28
 8005548:	bdb0      	pop	{r4, r5, r7, pc}
 800554a:	46c0      	nop			; (mov r8, r8)
 800554c:	40021000 	.word	0x40021000
 8005550:	ff02ffff 	.word	0xff02ffff
 8005554:	feffffff 	.word	0xfeffffff

08005558 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005558:	b5b0      	push	{r4, r5, r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e128      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800556c:	4b96      	ldr	r3, [pc, #600]	; (80057c8 <HAL_RCC_ClockConfig+0x270>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2201      	movs	r2, #1
 8005572:	4013      	ands	r3, r2
 8005574:	683a      	ldr	r2, [r7, #0]
 8005576:	429a      	cmp	r2, r3
 8005578:	d91e      	bls.n	80055b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800557a:	4b93      	ldr	r3, [pc, #588]	; (80057c8 <HAL_RCC_ClockConfig+0x270>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2201      	movs	r2, #1
 8005580:	4393      	bics	r3, r2
 8005582:	0019      	movs	r1, r3
 8005584:	4b90      	ldr	r3, [pc, #576]	; (80057c8 <HAL_RCC_ClockConfig+0x270>)
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	430a      	orrs	r2, r1
 800558a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800558c:	f7fe fc30 	bl	8003df0 <HAL_GetTick>
 8005590:	0003      	movs	r3, r0
 8005592:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005594:	e009      	b.n	80055aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005596:	f7fe fc2b 	bl	8003df0 <HAL_GetTick>
 800559a:	0002      	movs	r2, r0
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	4a8a      	ldr	r2, [pc, #552]	; (80057cc <HAL_RCC_ClockConfig+0x274>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e109      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055aa:	4b87      	ldr	r3, [pc, #540]	; (80057c8 <HAL_RCC_ClockConfig+0x270>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2201      	movs	r2, #1
 80055b0:	4013      	ands	r3, r2
 80055b2:	683a      	ldr	r2, [r7, #0]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d1ee      	bne.n	8005596 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2202      	movs	r2, #2
 80055be:	4013      	ands	r3, r2
 80055c0:	d009      	beq.n	80055d6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055c2:	4b83      	ldr	r3, [pc, #524]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	22f0      	movs	r2, #240	; 0xf0
 80055c8:	4393      	bics	r3, r2
 80055ca:	0019      	movs	r1, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	4b7f      	ldr	r3, [pc, #508]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 80055d2:	430a      	orrs	r2, r1
 80055d4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2201      	movs	r2, #1
 80055dc:	4013      	ands	r3, r2
 80055de:	d100      	bne.n	80055e2 <HAL_RCC_ClockConfig+0x8a>
 80055e0:	e089      	b.n	80056f6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d107      	bne.n	80055fa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80055ea:	4b79      	ldr	r3, [pc, #484]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	2380      	movs	r3, #128	; 0x80
 80055f0:	029b      	lsls	r3, r3, #10
 80055f2:	4013      	ands	r3, r2
 80055f4:	d120      	bne.n	8005638 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e0e1      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	2b03      	cmp	r3, #3
 8005600:	d107      	bne.n	8005612 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005602:	4b73      	ldr	r3, [pc, #460]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	2380      	movs	r3, #128	; 0x80
 8005608:	049b      	lsls	r3, r3, #18
 800560a:	4013      	ands	r3, r2
 800560c:	d114      	bne.n	8005638 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e0d5      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d106      	bne.n	8005628 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800561a:	4b6d      	ldr	r3, [pc, #436]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2204      	movs	r2, #4
 8005620:	4013      	ands	r3, r2
 8005622:	d109      	bne.n	8005638 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e0ca      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005628:	4b69      	ldr	r3, [pc, #420]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	2380      	movs	r3, #128	; 0x80
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	4013      	ands	r3, r2
 8005632:	d101      	bne.n	8005638 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e0c2      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005638:	4b65      	ldr	r3, [pc, #404]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	2203      	movs	r2, #3
 800563e:	4393      	bics	r3, r2
 8005640:	0019      	movs	r1, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685a      	ldr	r2, [r3, #4]
 8005646:	4b62      	ldr	r3, [pc, #392]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 8005648:	430a      	orrs	r2, r1
 800564a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800564c:	f7fe fbd0 	bl	8003df0 <HAL_GetTick>
 8005650:	0003      	movs	r3, r0
 8005652:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	2b02      	cmp	r3, #2
 800565a:	d111      	bne.n	8005680 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800565c:	e009      	b.n	8005672 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800565e:	f7fe fbc7 	bl	8003df0 <HAL_GetTick>
 8005662:	0002      	movs	r2, r0
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	4a58      	ldr	r2, [pc, #352]	; (80057cc <HAL_RCC_ClockConfig+0x274>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d901      	bls.n	8005672 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e0a5      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005672:	4b57      	ldr	r3, [pc, #348]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	220c      	movs	r2, #12
 8005678:	4013      	ands	r3, r2
 800567a:	2b08      	cmp	r3, #8
 800567c:	d1ef      	bne.n	800565e <HAL_RCC_ClockConfig+0x106>
 800567e:	e03a      	b.n	80056f6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	2b03      	cmp	r3, #3
 8005686:	d111      	bne.n	80056ac <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005688:	e009      	b.n	800569e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800568a:	f7fe fbb1 	bl	8003df0 <HAL_GetTick>
 800568e:	0002      	movs	r2, r0
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	4a4d      	ldr	r2, [pc, #308]	; (80057cc <HAL_RCC_ClockConfig+0x274>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d901      	bls.n	800569e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e08f      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800569e:	4b4c      	ldr	r3, [pc, #304]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	220c      	movs	r2, #12
 80056a4:	4013      	ands	r3, r2
 80056a6:	2b0c      	cmp	r3, #12
 80056a8:	d1ef      	bne.n	800568a <HAL_RCC_ClockConfig+0x132>
 80056aa:	e024      	b.n	80056f6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d11b      	bne.n	80056ec <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80056b4:	e009      	b.n	80056ca <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056b6:	f7fe fb9b 	bl	8003df0 <HAL_GetTick>
 80056ba:	0002      	movs	r2, r0
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	4a42      	ldr	r2, [pc, #264]	; (80057cc <HAL_RCC_ClockConfig+0x274>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e079      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80056ca:	4b41      	ldr	r3, [pc, #260]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	220c      	movs	r2, #12
 80056d0:	4013      	ands	r3, r2
 80056d2:	2b04      	cmp	r3, #4
 80056d4:	d1ef      	bne.n	80056b6 <HAL_RCC_ClockConfig+0x15e>
 80056d6:	e00e      	b.n	80056f6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056d8:	f7fe fb8a 	bl	8003df0 <HAL_GetTick>
 80056dc:	0002      	movs	r2, r0
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	4a3a      	ldr	r2, [pc, #232]	; (80057cc <HAL_RCC_ClockConfig+0x274>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d901      	bls.n	80056ec <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e068      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80056ec:	4b38      	ldr	r3, [pc, #224]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	220c      	movs	r2, #12
 80056f2:	4013      	ands	r3, r2
 80056f4:	d1f0      	bne.n	80056d8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056f6:	4b34      	ldr	r3, [pc, #208]	; (80057c8 <HAL_RCC_ClockConfig+0x270>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2201      	movs	r2, #1
 80056fc:	4013      	ands	r3, r2
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d21e      	bcs.n	8005742 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005704:	4b30      	ldr	r3, [pc, #192]	; (80057c8 <HAL_RCC_ClockConfig+0x270>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2201      	movs	r2, #1
 800570a:	4393      	bics	r3, r2
 800570c:	0019      	movs	r1, r3
 800570e:	4b2e      	ldr	r3, [pc, #184]	; (80057c8 <HAL_RCC_ClockConfig+0x270>)
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005716:	f7fe fb6b 	bl	8003df0 <HAL_GetTick>
 800571a:	0003      	movs	r3, r0
 800571c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800571e:	e009      	b.n	8005734 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005720:	f7fe fb66 	bl	8003df0 <HAL_GetTick>
 8005724:	0002      	movs	r2, r0
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	4a28      	ldr	r2, [pc, #160]	; (80057cc <HAL_RCC_ClockConfig+0x274>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d901      	bls.n	8005734 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e044      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005734:	4b24      	ldr	r3, [pc, #144]	; (80057c8 <HAL_RCC_ClockConfig+0x270>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2201      	movs	r2, #1
 800573a:	4013      	ands	r3, r2
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d1ee      	bne.n	8005720 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2204      	movs	r2, #4
 8005748:	4013      	ands	r3, r2
 800574a:	d009      	beq.n	8005760 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800574c:	4b20      	ldr	r3, [pc, #128]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	4a20      	ldr	r2, [pc, #128]	; (80057d4 <HAL_RCC_ClockConfig+0x27c>)
 8005752:	4013      	ands	r3, r2
 8005754:	0019      	movs	r1, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68da      	ldr	r2, [r3, #12]
 800575a:	4b1d      	ldr	r3, [pc, #116]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 800575c:	430a      	orrs	r2, r1
 800575e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2208      	movs	r2, #8
 8005766:	4013      	ands	r3, r2
 8005768:	d00a      	beq.n	8005780 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800576a:	4b19      	ldr	r3, [pc, #100]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	4a1a      	ldr	r2, [pc, #104]	; (80057d8 <HAL_RCC_ClockConfig+0x280>)
 8005770:	4013      	ands	r3, r2
 8005772:	0019      	movs	r1, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	691b      	ldr	r3, [r3, #16]
 8005778:	00da      	lsls	r2, r3, #3
 800577a:	4b15      	ldr	r3, [pc, #84]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 800577c:	430a      	orrs	r2, r1
 800577e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005780:	f000 f832 	bl	80057e8 <HAL_RCC_GetSysClockFreq>
 8005784:	0001      	movs	r1, r0
 8005786:	4b12      	ldr	r3, [pc, #72]	; (80057d0 <HAL_RCC_ClockConfig+0x278>)
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	091b      	lsrs	r3, r3, #4
 800578c:	220f      	movs	r2, #15
 800578e:	4013      	ands	r3, r2
 8005790:	4a12      	ldr	r2, [pc, #72]	; (80057dc <HAL_RCC_ClockConfig+0x284>)
 8005792:	5cd3      	ldrb	r3, [r2, r3]
 8005794:	000a      	movs	r2, r1
 8005796:	40da      	lsrs	r2, r3
 8005798:	4b11      	ldr	r3, [pc, #68]	; (80057e0 <HAL_RCC_ClockConfig+0x288>)
 800579a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800579c:	4b11      	ldr	r3, [pc, #68]	; (80057e4 <HAL_RCC_ClockConfig+0x28c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	250b      	movs	r5, #11
 80057a2:	197c      	adds	r4, r7, r5
 80057a4:	0018      	movs	r0, r3
 80057a6:	f7fe fadd 	bl	8003d64 <HAL_InitTick>
 80057aa:	0003      	movs	r3, r0
 80057ac:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80057ae:	197b      	adds	r3, r7, r5
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d002      	beq.n	80057bc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80057b6:	197b      	adds	r3, r7, r5
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	e000      	b.n	80057be <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	0018      	movs	r0, r3
 80057c0:	46bd      	mov	sp, r7
 80057c2:	b004      	add	sp, #16
 80057c4:	bdb0      	pop	{r4, r5, r7, pc}
 80057c6:	46c0      	nop			; (mov r8, r8)
 80057c8:	40022000 	.word	0x40022000
 80057cc:	00001388 	.word	0x00001388
 80057d0:	40021000 	.word	0x40021000
 80057d4:	fffff8ff 	.word	0xfffff8ff
 80057d8:	ffffc7ff 	.word	0xffffc7ff
 80057dc:	0800c908 	.word	0x0800c908
 80057e0:	20000000 	.word	0x20000000
 80057e4:	20000004 	.word	0x20000004

080057e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057e8:	b5b0      	push	{r4, r5, r7, lr}
 80057ea:	b08e      	sub	sp, #56	; 0x38
 80057ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80057ee:	4b4c      	ldr	r3, [pc, #304]	; (8005920 <HAL_RCC_GetSysClockFreq+0x138>)
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057f6:	230c      	movs	r3, #12
 80057f8:	4013      	ands	r3, r2
 80057fa:	2b0c      	cmp	r3, #12
 80057fc:	d014      	beq.n	8005828 <HAL_RCC_GetSysClockFreq+0x40>
 80057fe:	d900      	bls.n	8005802 <HAL_RCC_GetSysClockFreq+0x1a>
 8005800:	e07b      	b.n	80058fa <HAL_RCC_GetSysClockFreq+0x112>
 8005802:	2b04      	cmp	r3, #4
 8005804:	d002      	beq.n	800580c <HAL_RCC_GetSysClockFreq+0x24>
 8005806:	2b08      	cmp	r3, #8
 8005808:	d00b      	beq.n	8005822 <HAL_RCC_GetSysClockFreq+0x3a>
 800580a:	e076      	b.n	80058fa <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800580c:	4b44      	ldr	r3, [pc, #272]	; (8005920 <HAL_RCC_GetSysClockFreq+0x138>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2210      	movs	r2, #16
 8005812:	4013      	ands	r3, r2
 8005814:	d002      	beq.n	800581c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005816:	4b43      	ldr	r3, [pc, #268]	; (8005924 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005818:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800581a:	e07c      	b.n	8005916 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800581c:	4b42      	ldr	r3, [pc, #264]	; (8005928 <HAL_RCC_GetSysClockFreq+0x140>)
 800581e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005820:	e079      	b.n	8005916 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005822:	4b42      	ldr	r3, [pc, #264]	; (800592c <HAL_RCC_GetSysClockFreq+0x144>)
 8005824:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005826:	e076      	b.n	8005916 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800582a:	0c9a      	lsrs	r2, r3, #18
 800582c:	230f      	movs	r3, #15
 800582e:	401a      	ands	r2, r3
 8005830:	4b3f      	ldr	r3, [pc, #252]	; (8005930 <HAL_RCC_GetSysClockFreq+0x148>)
 8005832:	5c9b      	ldrb	r3, [r3, r2]
 8005834:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005838:	0d9a      	lsrs	r2, r3, #22
 800583a:	2303      	movs	r3, #3
 800583c:	4013      	ands	r3, r2
 800583e:	3301      	adds	r3, #1
 8005840:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005842:	4b37      	ldr	r3, [pc, #220]	; (8005920 <HAL_RCC_GetSysClockFreq+0x138>)
 8005844:	68da      	ldr	r2, [r3, #12]
 8005846:	2380      	movs	r3, #128	; 0x80
 8005848:	025b      	lsls	r3, r3, #9
 800584a:	4013      	ands	r3, r2
 800584c:	d01a      	beq.n	8005884 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800584e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005850:	61bb      	str	r3, [r7, #24]
 8005852:	2300      	movs	r3, #0
 8005854:	61fb      	str	r3, [r7, #28]
 8005856:	4a35      	ldr	r2, [pc, #212]	; (800592c <HAL_RCC_GetSysClockFreq+0x144>)
 8005858:	2300      	movs	r3, #0
 800585a:	69b8      	ldr	r0, [r7, #24]
 800585c:	69f9      	ldr	r1, [r7, #28]
 800585e:	f7fa fe43 	bl	80004e8 <__aeabi_lmul>
 8005862:	0002      	movs	r2, r0
 8005864:	000b      	movs	r3, r1
 8005866:	0010      	movs	r0, r2
 8005868:	0019      	movs	r1, r3
 800586a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586c:	613b      	str	r3, [r7, #16]
 800586e:	2300      	movs	r3, #0
 8005870:	617b      	str	r3, [r7, #20]
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	f7fa fe17 	bl	80004a8 <__aeabi_uldivmod>
 800587a:	0002      	movs	r2, r0
 800587c:	000b      	movs	r3, r1
 800587e:	0013      	movs	r3, r2
 8005880:	637b      	str	r3, [r7, #52]	; 0x34
 8005882:	e037      	b.n	80058f4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005884:	4b26      	ldr	r3, [pc, #152]	; (8005920 <HAL_RCC_GetSysClockFreq+0x138>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2210      	movs	r2, #16
 800588a:	4013      	ands	r3, r2
 800588c:	d01a      	beq.n	80058c4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800588e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005890:	60bb      	str	r3, [r7, #8]
 8005892:	2300      	movs	r3, #0
 8005894:	60fb      	str	r3, [r7, #12]
 8005896:	4a23      	ldr	r2, [pc, #140]	; (8005924 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005898:	2300      	movs	r3, #0
 800589a:	68b8      	ldr	r0, [r7, #8]
 800589c:	68f9      	ldr	r1, [r7, #12]
 800589e:	f7fa fe23 	bl	80004e8 <__aeabi_lmul>
 80058a2:	0002      	movs	r2, r0
 80058a4:	000b      	movs	r3, r1
 80058a6:	0010      	movs	r0, r2
 80058a8:	0019      	movs	r1, r3
 80058aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ac:	603b      	str	r3, [r7, #0]
 80058ae:	2300      	movs	r3, #0
 80058b0:	607b      	str	r3, [r7, #4]
 80058b2:	683a      	ldr	r2, [r7, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f7fa fdf7 	bl	80004a8 <__aeabi_uldivmod>
 80058ba:	0002      	movs	r2, r0
 80058bc:	000b      	movs	r3, r1
 80058be:	0013      	movs	r3, r2
 80058c0:	637b      	str	r3, [r7, #52]	; 0x34
 80058c2:	e017      	b.n	80058f4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80058c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c6:	0018      	movs	r0, r3
 80058c8:	2300      	movs	r3, #0
 80058ca:	0019      	movs	r1, r3
 80058cc:	4a16      	ldr	r2, [pc, #88]	; (8005928 <HAL_RCC_GetSysClockFreq+0x140>)
 80058ce:	2300      	movs	r3, #0
 80058d0:	f7fa fe0a 	bl	80004e8 <__aeabi_lmul>
 80058d4:	0002      	movs	r2, r0
 80058d6:	000b      	movs	r3, r1
 80058d8:	0010      	movs	r0, r2
 80058da:	0019      	movs	r1, r3
 80058dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058de:	001c      	movs	r4, r3
 80058e0:	2300      	movs	r3, #0
 80058e2:	001d      	movs	r5, r3
 80058e4:	0022      	movs	r2, r4
 80058e6:	002b      	movs	r3, r5
 80058e8:	f7fa fdde 	bl	80004a8 <__aeabi_uldivmod>
 80058ec:	0002      	movs	r2, r0
 80058ee:	000b      	movs	r3, r1
 80058f0:	0013      	movs	r3, r2
 80058f2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80058f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058f6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80058f8:	e00d      	b.n	8005916 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80058fa:	4b09      	ldr	r3, [pc, #36]	; (8005920 <HAL_RCC_GetSysClockFreq+0x138>)
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	0b5b      	lsrs	r3, r3, #13
 8005900:	2207      	movs	r2, #7
 8005902:	4013      	ands	r3, r2
 8005904:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005906:	6a3b      	ldr	r3, [r7, #32]
 8005908:	3301      	adds	r3, #1
 800590a:	2280      	movs	r2, #128	; 0x80
 800590c:	0212      	lsls	r2, r2, #8
 800590e:	409a      	lsls	r2, r3
 8005910:	0013      	movs	r3, r2
 8005912:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005914:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005918:	0018      	movs	r0, r3
 800591a:	46bd      	mov	sp, r7
 800591c:	b00e      	add	sp, #56	; 0x38
 800591e:	bdb0      	pop	{r4, r5, r7, pc}
 8005920:	40021000 	.word	0x40021000
 8005924:	003d0900 	.word	0x003d0900
 8005928:	00f42400 	.word	0x00f42400
 800592c:	007a1200 	.word	0x007a1200
 8005930:	0800c920 	.word	0x0800c920

08005934 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005938:	4b02      	ldr	r3, [pc, #8]	; (8005944 <HAL_RCC_GetHCLKFreq+0x10>)
 800593a:	681b      	ldr	r3, [r3, #0]
}
 800593c:	0018      	movs	r0, r3
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	46c0      	nop			; (mov r8, r8)
 8005944:	20000000 	.word	0x20000000

08005948 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800594c:	f7ff fff2 	bl	8005934 <HAL_RCC_GetHCLKFreq>
 8005950:	0001      	movs	r1, r0
 8005952:	4b06      	ldr	r3, [pc, #24]	; (800596c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	0a1b      	lsrs	r3, r3, #8
 8005958:	2207      	movs	r2, #7
 800595a:	4013      	ands	r3, r2
 800595c:	4a04      	ldr	r2, [pc, #16]	; (8005970 <HAL_RCC_GetPCLK1Freq+0x28>)
 800595e:	5cd3      	ldrb	r3, [r2, r3]
 8005960:	40d9      	lsrs	r1, r3
 8005962:	000b      	movs	r3, r1
}
 8005964:	0018      	movs	r0, r3
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	46c0      	nop			; (mov r8, r8)
 800596c:	40021000 	.word	0x40021000
 8005970:	0800c918 	.word	0x0800c918

08005974 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005978:	f7ff ffdc 	bl	8005934 <HAL_RCC_GetHCLKFreq>
 800597c:	0001      	movs	r1, r0
 800597e:	4b06      	ldr	r3, [pc, #24]	; (8005998 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	0adb      	lsrs	r3, r3, #11
 8005984:	2207      	movs	r2, #7
 8005986:	4013      	ands	r3, r2
 8005988:	4a04      	ldr	r2, [pc, #16]	; (800599c <HAL_RCC_GetPCLK2Freq+0x28>)
 800598a:	5cd3      	ldrb	r3, [r2, r3]
 800598c:	40d9      	lsrs	r1, r3
 800598e:	000b      	movs	r3, r1
}
 8005990:	0018      	movs	r0, r3
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	46c0      	nop			; (mov r8, r8)
 8005998:	40021000 	.word	0x40021000
 800599c:	0800c918 	.word	0x0800c918

080059a0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80059a8:	2317      	movs	r3, #23
 80059aa:	18fb      	adds	r3, r7, r3
 80059ac:	2200      	movs	r2, #0
 80059ae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2220      	movs	r2, #32
 80059b6:	4013      	ands	r3, r2
 80059b8:	d106      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	2380      	movs	r3, #128	; 0x80
 80059c0:	011b      	lsls	r3, r3, #4
 80059c2:	4013      	ands	r3, r2
 80059c4:	d100      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80059c6:	e104      	b.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059c8:	4bb1      	ldr	r3, [pc, #708]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80059ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059cc:	2380      	movs	r3, #128	; 0x80
 80059ce:	055b      	lsls	r3, r3, #21
 80059d0:	4013      	ands	r3, r2
 80059d2:	d10a      	bne.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059d4:	4bae      	ldr	r3, [pc, #696]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80059d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059d8:	4bad      	ldr	r3, [pc, #692]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80059da:	2180      	movs	r1, #128	; 0x80
 80059dc:	0549      	lsls	r1, r1, #21
 80059de:	430a      	orrs	r2, r1
 80059e0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80059e2:	2317      	movs	r3, #23
 80059e4:	18fb      	adds	r3, r7, r3
 80059e6:	2201      	movs	r2, #1
 80059e8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059ea:	4baa      	ldr	r3, [pc, #680]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	2380      	movs	r3, #128	; 0x80
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	4013      	ands	r3, r2
 80059f4:	d11a      	bne.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059f6:	4ba7      	ldr	r3, [pc, #668]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	4ba6      	ldr	r3, [pc, #664]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80059fc:	2180      	movs	r1, #128	; 0x80
 80059fe:	0049      	lsls	r1, r1, #1
 8005a00:	430a      	orrs	r2, r1
 8005a02:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a04:	f7fe f9f4 	bl	8003df0 <HAL_GetTick>
 8005a08:	0003      	movs	r3, r0
 8005a0a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a0c:	e008      	b.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a0e:	f7fe f9ef 	bl	8003df0 <HAL_GetTick>
 8005a12:	0002      	movs	r2, r0
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	2b64      	cmp	r3, #100	; 0x64
 8005a1a:	d901      	bls.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e133      	b.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a20:	4b9c      	ldr	r3, [pc, #624]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	2380      	movs	r3, #128	; 0x80
 8005a26:	005b      	lsls	r3, r3, #1
 8005a28:	4013      	ands	r3, r2
 8005a2a:	d0f0      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005a2c:	4b98      	ldr	r3, [pc, #608]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	23c0      	movs	r3, #192	; 0xc0
 8005a32:	039b      	lsls	r3, r3, #14
 8005a34:	4013      	ands	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	23c0      	movs	r3, #192	; 0xc0
 8005a3e:	039b      	lsls	r3, r3, #14
 8005a40:	4013      	ands	r3, r2
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d107      	bne.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	689a      	ldr	r2, [r3, #8]
 8005a4c:	23c0      	movs	r3, #192	; 0xc0
 8005a4e:	039b      	lsls	r3, r3, #14
 8005a50:	4013      	ands	r3, r2
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d013      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	23c0      	movs	r3, #192	; 0xc0
 8005a5e:	029b      	lsls	r3, r3, #10
 8005a60:	401a      	ands	r2, r3
 8005a62:	23c0      	movs	r3, #192	; 0xc0
 8005a64:	029b      	lsls	r3, r3, #10
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d10a      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005a6a:	4b89      	ldr	r3, [pc, #548]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	2380      	movs	r3, #128	; 0x80
 8005a70:	029b      	lsls	r3, r3, #10
 8005a72:	401a      	ands	r2, r3
 8005a74:	2380      	movs	r3, #128	; 0x80
 8005a76:	029b      	lsls	r3, r3, #10
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d101      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e103      	b.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005a80:	4b83      	ldr	r3, [pc, #524]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005a82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a84:	23c0      	movs	r3, #192	; 0xc0
 8005a86:	029b      	lsls	r3, r3, #10
 8005a88:	4013      	ands	r3, r2
 8005a8a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d049      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	23c0      	movs	r3, #192	; 0xc0
 8005a98:	029b      	lsls	r3, r3, #10
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d004      	beq.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	d10d      	bne.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689a      	ldr	r2, [r3, #8]
 8005ab0:	23c0      	movs	r3, #192	; 0xc0
 8005ab2:	029b      	lsls	r3, r3, #10
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d034      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	2380      	movs	r3, #128	; 0x80
 8005ac2:	011b      	lsls	r3, r3, #4
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	d02e      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005ac8:	4b71      	ldr	r3, [pc, #452]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005acc:	4a72      	ldr	r2, [pc, #456]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8005ace:	4013      	ands	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ad2:	4b6f      	ldr	r3, [pc, #444]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005ad4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ad6:	4b6e      	ldr	r3, [pc, #440]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005ad8:	2180      	movs	r1, #128	; 0x80
 8005ada:	0309      	lsls	r1, r1, #12
 8005adc:	430a      	orrs	r2, r1
 8005ade:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ae0:	4b6b      	ldr	r3, [pc, #428]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005ae2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ae4:	4b6a      	ldr	r3, [pc, #424]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005ae6:	496d      	ldr	r1, [pc, #436]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8005ae8:	400a      	ands	r2, r1
 8005aea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005aec:	4b68      	ldr	r3, [pc, #416]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	2380      	movs	r3, #128	; 0x80
 8005af6:	005b      	lsls	r3, r3, #1
 8005af8:	4013      	ands	r3, r2
 8005afa:	d014      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005afc:	f7fe f978 	bl	8003df0 <HAL_GetTick>
 8005b00:	0003      	movs	r3, r0
 8005b02:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b04:	e009      	b.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b06:	f7fe f973 	bl	8003df0 <HAL_GetTick>
 8005b0a:	0002      	movs	r2, r0
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	4a63      	ldr	r2, [pc, #396]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e0b6      	b.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b1a:	4b5d      	ldr	r3, [pc, #372]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005b1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b1e:	2380      	movs	r3, #128	; 0x80
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4013      	ands	r3, r2
 8005b24:	d0ef      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	2380      	movs	r3, #128	; 0x80
 8005b2c:	011b      	lsls	r3, r3, #4
 8005b2e:	4013      	ands	r3, r2
 8005b30:	d01f      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	689a      	ldr	r2, [r3, #8]
 8005b36:	23c0      	movs	r3, #192	; 0xc0
 8005b38:	029b      	lsls	r3, r3, #10
 8005b3a:	401a      	ands	r2, r3
 8005b3c:	23c0      	movs	r3, #192	; 0xc0
 8005b3e:	029b      	lsls	r3, r3, #10
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d10c      	bne.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8005b44:	4b52      	ldr	r3, [pc, #328]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a56      	ldr	r2, [pc, #344]	; (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	0019      	movs	r1, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	689a      	ldr	r2, [r3, #8]
 8005b52:	23c0      	movs	r3, #192	; 0xc0
 8005b54:	039b      	lsls	r3, r3, #14
 8005b56:	401a      	ands	r2, r3
 8005b58:	4b4d      	ldr	r3, [pc, #308]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	4b4c      	ldr	r3, [pc, #304]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005b60:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	689a      	ldr	r2, [r3, #8]
 8005b66:	23c0      	movs	r3, #192	; 0xc0
 8005b68:	029b      	lsls	r3, r3, #10
 8005b6a:	401a      	ands	r2, r3
 8005b6c:	4b48      	ldr	r3, [pc, #288]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2220      	movs	r2, #32
 8005b78:	4013      	ands	r3, r2
 8005b7a:	d01f      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	685a      	ldr	r2, [r3, #4]
 8005b80:	23c0      	movs	r3, #192	; 0xc0
 8005b82:	029b      	lsls	r3, r3, #10
 8005b84:	401a      	ands	r2, r3
 8005b86:	23c0      	movs	r3, #192	; 0xc0
 8005b88:	029b      	lsls	r3, r3, #10
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d10c      	bne.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8005b8e:	4b40      	ldr	r3, [pc, #256]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a44      	ldr	r2, [pc, #272]	; (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005b94:	4013      	ands	r3, r2
 8005b96:	0019      	movs	r1, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	23c0      	movs	r3, #192	; 0xc0
 8005b9e:	039b      	lsls	r3, r3, #14
 8005ba0:	401a      	ands	r2, r3
 8005ba2:	4b3b      	ldr	r3, [pc, #236]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	4b39      	ldr	r3, [pc, #228]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005baa:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	23c0      	movs	r3, #192	; 0xc0
 8005bb2:	029b      	lsls	r3, r3, #10
 8005bb4:	401a      	ands	r2, r3
 8005bb6:	4b36      	ldr	r3, [pc, #216]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005bb8:	430a      	orrs	r2, r1
 8005bba:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005bbc:	2317      	movs	r3, #23
 8005bbe:	18fb      	adds	r3, r7, r3
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d105      	bne.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bc6:	4b32      	ldr	r3, [pc, #200]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005bc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bca:	4b31      	ldr	r3, [pc, #196]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005bcc:	4936      	ldr	r1, [pc, #216]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005bce:	400a      	ands	r2, r1
 8005bd0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	4013      	ands	r3, r2
 8005bda:	d009      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bdc:	4b2c      	ldr	r3, [pc, #176]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005be0:	2203      	movs	r2, #3
 8005be2:	4393      	bics	r3, r2
 8005be4:	0019      	movs	r1, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68da      	ldr	r2, [r3, #12]
 8005bea:	4b29      	ldr	r3, [pc, #164]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005bec:	430a      	orrs	r2, r1
 8005bee:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2202      	movs	r2, #2
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d009      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bfa:	4b25      	ldr	r3, [pc, #148]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bfe:	220c      	movs	r2, #12
 8005c00:	4393      	bics	r3, r2
 8005c02:	0019      	movs	r1, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	691a      	ldr	r2, [r3, #16]
 8005c08:	4b21      	ldr	r3, [pc, #132]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2204      	movs	r2, #4
 8005c14:	4013      	ands	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c18:	4b1d      	ldr	r3, [pc, #116]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c1c:	4a23      	ldr	r2, [pc, #140]	; (8005cac <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8005c1e:	4013      	ands	r3, r2
 8005c20:	0019      	movs	r1, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	695a      	ldr	r2, [r3, #20]
 8005c26:	4b1a      	ldr	r3, [pc, #104]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2208      	movs	r2, #8
 8005c32:	4013      	ands	r3, r2
 8005c34:	d009      	beq.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c36:	4b16      	ldr	r3, [pc, #88]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c3a:	4a1d      	ldr	r2, [pc, #116]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	0019      	movs	r1, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	699a      	ldr	r2, [r3, #24]
 8005c44:	4b12      	ldr	r3, [pc, #72]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c46:	430a      	orrs	r2, r1
 8005c48:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2240      	movs	r2, #64	; 0x40
 8005c50:	4013      	ands	r3, r2
 8005c52:	d009      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c54:	4b0e      	ldr	r3, [pc, #56]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c58:	4a16      	ldr	r2, [pc, #88]	; (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	0019      	movs	r1, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a1a      	ldr	r2, [r3, #32]
 8005c62:	4b0b      	ldr	r3, [pc, #44]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c64:	430a      	orrs	r2, r1
 8005c66:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2280      	movs	r2, #128	; 0x80
 8005c6e:	4013      	ands	r3, r2
 8005c70:	d009      	beq.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005c72:	4b07      	ldr	r3, [pc, #28]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c76:	4a10      	ldr	r2, [pc, #64]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8005c78:	4013      	ands	r3, r2
 8005c7a:	0019      	movs	r1, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	69da      	ldr	r2, [r3, #28]
 8005c80:	4b03      	ldr	r3, [pc, #12]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005c82:	430a      	orrs	r2, r1
 8005c84:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	0018      	movs	r0, r3
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	b006      	add	sp, #24
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	40021000 	.word	0x40021000
 8005c94:	40007000 	.word	0x40007000
 8005c98:	fffcffff 	.word	0xfffcffff
 8005c9c:	fff7ffff 	.word	0xfff7ffff
 8005ca0:	00001388 	.word	0x00001388
 8005ca4:	ffcfffff 	.word	0xffcfffff
 8005ca8:	efffffff 	.word	0xefffffff
 8005cac:	fffff3ff 	.word	0xfffff3ff
 8005cb0:	ffffcfff 	.word	0xffffcfff
 8005cb4:	fbffffff 	.word	0xfbffffff
 8005cb8:	fff3ffff 	.word	0xfff3ffff

08005cbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b082      	sub	sp, #8
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e083      	b.n	8005dd6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d109      	bne.n	8005cea <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685a      	ldr	r2, [r3, #4]
 8005cda:	2382      	movs	r3, #130	; 0x82
 8005cdc:	005b      	lsls	r3, r3, #1
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d009      	beq.n	8005cf6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	61da      	str	r2, [r3, #28]
 8005ce8:	e005      	b.n	8005cf6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2251      	movs	r2, #81	; 0x51
 8005d00:	5c9b      	ldrb	r3, [r3, r2]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d107      	bne.n	8005d18 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2250      	movs	r2, #80	; 0x50
 8005d0c:	2100      	movs	r1, #0
 8005d0e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	0018      	movs	r0, r3
 8005d14:	f7fd fcae 	bl	8003674 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2251      	movs	r2, #81	; 0x51
 8005d1c:	2102      	movs	r1, #2
 8005d1e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2140      	movs	r1, #64	; 0x40
 8005d2c:	438a      	bics	r2, r1
 8005d2e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	2382      	movs	r3, #130	; 0x82
 8005d36:	005b      	lsls	r3, r3, #1
 8005d38:	401a      	ands	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6899      	ldr	r1, [r3, #8]
 8005d3e:	2384      	movs	r3, #132	; 0x84
 8005d40:	021b      	lsls	r3, r3, #8
 8005d42:	400b      	ands	r3, r1
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68d9      	ldr	r1, [r3, #12]
 8005d4a:	2380      	movs	r3, #128	; 0x80
 8005d4c:	011b      	lsls	r3, r3, #4
 8005d4e:	400b      	ands	r3, r1
 8005d50:	431a      	orrs	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	2102      	movs	r1, #2
 8005d58:	400b      	ands	r3, r1
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	695b      	ldr	r3, [r3, #20]
 8005d60:	2101      	movs	r1, #1
 8005d62:	400b      	ands	r3, r1
 8005d64:	431a      	orrs	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6999      	ldr	r1, [r3, #24]
 8005d6a:	2380      	movs	r3, #128	; 0x80
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	400b      	ands	r3, r1
 8005d70:	431a      	orrs	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	2138      	movs	r1, #56	; 0x38
 8005d78:	400b      	ands	r3, r1
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	2180      	movs	r1, #128	; 0x80
 8005d82:	400b      	ands	r3, r1
 8005d84:	431a      	orrs	r2, r3
 8005d86:	0011      	movs	r1, r2
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d8c:	2380      	movs	r3, #128	; 0x80
 8005d8e:	019b      	lsls	r3, r3, #6
 8005d90:	401a      	ands	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	430a      	orrs	r2, r1
 8005d98:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	0c1b      	lsrs	r3, r3, #16
 8005da0:	2204      	movs	r2, #4
 8005da2:	4013      	ands	r3, r2
 8005da4:	0019      	movs	r1, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005daa:	2210      	movs	r2, #16
 8005dac:	401a      	ands	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	430a      	orrs	r2, r1
 8005db4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	69da      	ldr	r2, [r3, #28]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4907      	ldr	r1, [pc, #28]	; (8005de0 <HAL_SPI_Init+0x124>)
 8005dc2:	400a      	ands	r2, r1
 8005dc4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2251      	movs	r2, #81	; 0x51
 8005dd0:	2101      	movs	r1, #1
 8005dd2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dd4:	2300      	movs	r3, #0
}
 8005dd6:	0018      	movs	r0, r3
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	b002      	add	sp, #8
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	46c0      	nop			; (mov r8, r8)
 8005de0:	fffff7ff 	.word	0xfffff7ff

08005de4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b088      	sub	sp, #32
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	603b      	str	r3, [r7, #0]
 8005df0:	1dbb      	adds	r3, r7, #6
 8005df2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005df4:	231f      	movs	r3, #31
 8005df6:	18fb      	adds	r3, r7, r3
 8005df8:	2200      	movs	r2, #0
 8005dfa:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2250      	movs	r2, #80	; 0x50
 8005e00:	5c9b      	ldrb	r3, [r3, r2]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d101      	bne.n	8005e0a <HAL_SPI_Transmit+0x26>
 8005e06:	2302      	movs	r3, #2
 8005e08:	e145      	b.n	8006096 <HAL_SPI_Transmit+0x2b2>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2250      	movs	r2, #80	; 0x50
 8005e0e:	2101      	movs	r1, #1
 8005e10:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e12:	f7fd ffed 	bl	8003df0 <HAL_GetTick>
 8005e16:	0003      	movs	r3, r0
 8005e18:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005e1a:	2316      	movs	r3, #22
 8005e1c:	18fb      	adds	r3, r7, r3
 8005e1e:	1dba      	adds	r2, r7, #6
 8005e20:	8812      	ldrh	r2, [r2, #0]
 8005e22:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2251      	movs	r2, #81	; 0x51
 8005e28:	5c9b      	ldrb	r3, [r3, r2]
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d004      	beq.n	8005e3a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005e30:	231f      	movs	r3, #31
 8005e32:	18fb      	adds	r3, r7, r3
 8005e34:	2202      	movs	r2, #2
 8005e36:	701a      	strb	r2, [r3, #0]
    goto error;
 8005e38:	e126      	b.n	8006088 <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d003      	beq.n	8005e48 <HAL_SPI_Transmit+0x64>
 8005e40:	1dbb      	adds	r3, r7, #6
 8005e42:	881b      	ldrh	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d104      	bne.n	8005e52 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005e48:	231f      	movs	r3, #31
 8005e4a:	18fb      	adds	r3, r7, r3
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	701a      	strb	r2, [r3, #0]
    goto error;
 8005e50:	e11a      	b.n	8006088 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2251      	movs	r2, #81	; 0x51
 8005e56:	2103      	movs	r1, #3
 8005e58:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	1dba      	adds	r2, r7, #6
 8005e6a:	8812      	ldrh	r2, [r2, #0]
 8005e6c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	1dba      	adds	r2, r7, #6
 8005e72:	8812      	ldrh	r2, [r2, #0]
 8005e74:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2200      	movs	r2, #0
 8005e92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	689a      	ldr	r2, [r3, #8]
 8005e98:	2380      	movs	r3, #128	; 0x80
 8005e9a:	021b      	lsls	r3, r3, #8
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d110      	bne.n	8005ec2 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2140      	movs	r1, #64	; 0x40
 8005eac:	438a      	bics	r2, r1
 8005eae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2180      	movs	r1, #128	; 0x80
 8005ebc:	01c9      	lsls	r1, r1, #7
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2240      	movs	r2, #64	; 0x40
 8005eca:	4013      	ands	r3, r2
 8005ecc:	2b40      	cmp	r3, #64	; 0x40
 8005ece:	d007      	beq.n	8005ee0 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2140      	movs	r1, #64	; 0x40
 8005edc:	430a      	orrs	r2, r1
 8005ede:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	68da      	ldr	r2, [r3, #12]
 8005ee4:	2380      	movs	r3, #128	; 0x80
 8005ee6:	011b      	lsls	r3, r3, #4
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d152      	bne.n	8005f92 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d004      	beq.n	8005efe <HAL_SPI_Transmit+0x11a>
 8005ef4:	2316      	movs	r3, #22
 8005ef6:	18fb      	adds	r3, r7, r3
 8005ef8:	881b      	ldrh	r3, [r3, #0]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d143      	bne.n	8005f86 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f02:	881a      	ldrh	r2, [r3, #0]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f0e:	1c9a      	adds	r2, r3, #2
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f22:	e030      	b.n	8005f86 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d112      	bne.n	8005f58 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f36:	881a      	ldrh	r2, [r3, #0]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f42:	1c9a      	adds	r2, r3, #2
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	b29a      	uxth	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	86da      	strh	r2, [r3, #54]	; 0x36
 8005f56:	e016      	b.n	8005f86 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f58:	f7fd ff4a 	bl	8003df0 <HAL_GetTick>
 8005f5c:	0002      	movs	r2, r0
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	683a      	ldr	r2, [r7, #0]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d802      	bhi.n	8005f6e <HAL_SPI_Transmit+0x18a>
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	3301      	adds	r3, #1
 8005f6c:	d102      	bne.n	8005f74 <HAL_SPI_Transmit+0x190>
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d108      	bne.n	8005f86 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8005f74:	231f      	movs	r3, #31
 8005f76:	18fb      	adds	r3, r7, r3
 8005f78:	2203      	movs	r2, #3
 8005f7a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2251      	movs	r2, #81	; 0x51
 8005f80:	2101      	movs	r1, #1
 8005f82:	5499      	strb	r1, [r3, r2]
          goto error;
 8005f84:	e080      	b.n	8006088 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d1c9      	bne.n	8005f24 <HAL_SPI_Transmit+0x140>
 8005f90:	e053      	b.n	800603a <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d004      	beq.n	8005fa4 <HAL_SPI_Transmit+0x1c0>
 8005f9a:	2316      	movs	r3, #22
 8005f9c:	18fb      	adds	r3, r7, r3
 8005f9e:	881b      	ldrh	r3, [r3, #0]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d145      	bne.n	8006030 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	330c      	adds	r3, #12
 8005fae:	7812      	ldrb	r2, [r2, #0]
 8005fb0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb6:	1c5a      	adds	r2, r3, #1
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	b29a      	uxth	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005fca:	e031      	b.n	8006030 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d113      	bne.n	8006002 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	330c      	adds	r3, #12
 8005fe4:	7812      	ldrb	r2, [r2, #0]
 8005fe6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fec:	1c5a      	adds	r2, r3, #1
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	3b01      	subs	r3, #1
 8005ffa:	b29a      	uxth	r2, r3
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	86da      	strh	r2, [r3, #54]	; 0x36
 8006000:	e016      	b.n	8006030 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006002:	f7fd fef5 	bl	8003df0 <HAL_GetTick>
 8006006:	0002      	movs	r2, r0
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	683a      	ldr	r2, [r7, #0]
 800600e:	429a      	cmp	r2, r3
 8006010:	d802      	bhi.n	8006018 <HAL_SPI_Transmit+0x234>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	3301      	adds	r3, #1
 8006016:	d102      	bne.n	800601e <HAL_SPI_Transmit+0x23a>
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d108      	bne.n	8006030 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 800601e:	231f      	movs	r3, #31
 8006020:	18fb      	adds	r3, r7, r3
 8006022:	2203      	movs	r2, #3
 8006024:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2251      	movs	r2, #81	; 0x51
 800602a:	2101      	movs	r1, #1
 800602c:	5499      	strb	r1, [r3, r2]
          goto error;
 800602e:	e02b      	b.n	8006088 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006034:	b29b      	uxth	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1c8      	bne.n	8005fcc <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800603a:	69ba      	ldr	r2, [r7, #24]
 800603c:	6839      	ldr	r1, [r7, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	0018      	movs	r0, r3
 8006042:	f000 fc1f 	bl	8006884 <SPI_EndRxTxTransaction>
 8006046:	1e03      	subs	r3, r0, #0
 8006048:	d002      	beq.n	8006050 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2220      	movs	r2, #32
 800604e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d10a      	bne.n	800606e <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006058:	2300      	movs	r3, #0
 800605a:	613b      	str	r3, [r7, #16]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	613b      	str	r3, [r7, #16]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	613b      	str	r3, [r7, #16]
 800606c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006072:	2b00      	cmp	r3, #0
 8006074:	d004      	beq.n	8006080 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8006076:	231f      	movs	r3, #31
 8006078:	18fb      	adds	r3, r7, r3
 800607a:	2201      	movs	r2, #1
 800607c:	701a      	strb	r2, [r3, #0]
 800607e:	e003      	b.n	8006088 <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2251      	movs	r2, #81	; 0x51
 8006084:	2101      	movs	r1, #1
 8006086:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2250      	movs	r2, #80	; 0x50
 800608c:	2100      	movs	r1, #0
 800608e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006090:	231f      	movs	r3, #31
 8006092:	18fb      	adds	r3, r7, r3
 8006094:	781b      	ldrb	r3, [r3, #0]
}
 8006096:	0018      	movs	r0, r3
 8006098:	46bd      	mov	sp, r7
 800609a:	b008      	add	sp, #32
 800609c:	bd80      	pop	{r7, pc}
	...

080060a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060a0:	b590      	push	{r4, r7, lr}
 80060a2:	b089      	sub	sp, #36	; 0x24
 80060a4:	af02      	add	r7, sp, #8
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	603b      	str	r3, [r7, #0]
 80060ac:	1dbb      	adds	r3, r7, #6
 80060ae:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060b0:	2117      	movs	r1, #23
 80060b2:	187b      	adds	r3, r7, r1
 80060b4:	2200      	movs	r2, #0
 80060b6:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2251      	movs	r2, #81	; 0x51
 80060bc:	5c9b      	ldrb	r3, [r3, r2]
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d003      	beq.n	80060cc <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80060c4:	187b      	adds	r3, r7, r1
 80060c6:	2202      	movs	r2, #2
 80060c8:	701a      	strb	r2, [r3, #0]
    goto error;
 80060ca:	e109      	b.n	80062e0 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	2382      	movs	r3, #130	; 0x82
 80060d2:	005b      	lsls	r3, r3, #1
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d113      	bne.n	8006100 <HAL_SPI_Receive+0x60>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10f      	bne.n	8006100 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2251      	movs	r2, #81	; 0x51
 80060e4:	2104      	movs	r1, #4
 80060e6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80060e8:	1dbb      	adds	r3, r7, #6
 80060ea:	881c      	ldrh	r4, [r3, #0]
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	68b9      	ldr	r1, [r7, #8]
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	9300      	str	r3, [sp, #0]
 80060f6:	0023      	movs	r3, r4
 80060f8:	f000 f900 	bl	80062fc <HAL_SPI_TransmitReceive>
 80060fc:	0003      	movs	r3, r0
 80060fe:	e0f6      	b.n	80062ee <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2250      	movs	r2, #80	; 0x50
 8006104:	5c9b      	ldrb	r3, [r3, r2]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d101      	bne.n	800610e <HAL_SPI_Receive+0x6e>
 800610a:	2302      	movs	r3, #2
 800610c:	e0ef      	b.n	80062ee <HAL_SPI_Receive+0x24e>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2250      	movs	r2, #80	; 0x50
 8006112:	2101      	movs	r1, #1
 8006114:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006116:	f7fd fe6b 	bl	8003df0 <HAL_GetTick>
 800611a:	0003      	movs	r3, r0
 800611c:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <HAL_SPI_Receive+0x8c>
 8006124:	1dbb      	adds	r3, r7, #6
 8006126:	881b      	ldrh	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d104      	bne.n	8006136 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 800612c:	2317      	movs	r3, #23
 800612e:	18fb      	adds	r3, r7, r3
 8006130:	2201      	movs	r2, #1
 8006132:	701a      	strb	r2, [r3, #0]
    goto error;
 8006134:	e0d4      	b.n	80062e0 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2251      	movs	r2, #81	; 0x51
 800613a:	2104      	movs	r1, #4
 800613c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	68ba      	ldr	r2, [r7, #8]
 8006148:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	1dba      	adds	r2, r7, #6
 800614e:	8812      	ldrh	r2, [r2, #0]
 8006150:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	1dba      	adds	r2, r7, #6
 8006156:	8812      	ldrh	r2, [r2, #0]
 8006158:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2200      	movs	r2, #0
 8006164:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	689a      	ldr	r2, [r3, #8]
 800617c:	2380      	movs	r3, #128	; 0x80
 800617e:	021b      	lsls	r3, r3, #8
 8006180:	429a      	cmp	r2, r3
 8006182:	d10f      	bne.n	80061a4 <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2140      	movs	r1, #64	; 0x40
 8006190:	438a      	bics	r2, r1
 8006192:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4956      	ldr	r1, [pc, #344]	; (80062f8 <HAL_SPI_Receive+0x258>)
 80061a0:	400a      	ands	r2, r1
 80061a2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2240      	movs	r2, #64	; 0x40
 80061ac:	4013      	ands	r3, r2
 80061ae:	2b40      	cmp	r3, #64	; 0x40
 80061b0:	d007      	beq.n	80061c2 <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2140      	movs	r1, #64	; 0x40
 80061be:	430a      	orrs	r2, r1
 80061c0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d000      	beq.n	80061cc <HAL_SPI_Receive+0x12c>
 80061ca:	e06c      	b.n	80062a6 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80061cc:	e033      	b.n	8006236 <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	2201      	movs	r2, #1
 80061d6:	4013      	ands	r3, r2
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d115      	bne.n	8006208 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	330c      	adds	r3, #12
 80061e2:	001a      	movs	r2, r3
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e8:	7812      	ldrb	r2, [r2, #0]
 80061ea:	b2d2      	uxtb	r2, r2
 80061ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f2:	1c5a      	adds	r2, r3, #1
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	3b01      	subs	r3, #1
 8006200:	b29a      	uxth	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006206:	e016      	b.n	8006236 <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006208:	f7fd fdf2 	bl	8003df0 <HAL_GetTick>
 800620c:	0002      	movs	r2, r0
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d802      	bhi.n	800621e <HAL_SPI_Receive+0x17e>
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	3301      	adds	r3, #1
 800621c:	d102      	bne.n	8006224 <HAL_SPI_Receive+0x184>
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d108      	bne.n	8006236 <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8006224:	2317      	movs	r3, #23
 8006226:	18fb      	adds	r3, r7, r3
 8006228:	2203      	movs	r2, #3
 800622a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2251      	movs	r2, #81	; 0x51
 8006230:	2101      	movs	r1, #1
 8006232:	5499      	strb	r1, [r3, r2]
          goto error;
 8006234:	e054      	b.n	80062e0 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800623a:	b29b      	uxth	r3, r3
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1c6      	bne.n	80061ce <HAL_SPI_Receive+0x12e>
 8006240:	e036      	b.n	80062b0 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	2201      	movs	r2, #1
 800624a:	4013      	ands	r3, r2
 800624c:	2b01      	cmp	r3, #1
 800624e:	d113      	bne.n	8006278 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68da      	ldr	r2, [r3, #12]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625a:	b292      	uxth	r2, r2
 800625c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006262:	1c9a      	adds	r2, r3, #2
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800626c:	b29b      	uxth	r3, r3
 800626e:	3b01      	subs	r3, #1
 8006270:	b29a      	uxth	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006276:	e016      	b.n	80062a6 <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006278:	f7fd fdba 	bl	8003df0 <HAL_GetTick>
 800627c:	0002      	movs	r2, r0
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	429a      	cmp	r2, r3
 8006286:	d802      	bhi.n	800628e <HAL_SPI_Receive+0x1ee>
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	3301      	adds	r3, #1
 800628c:	d102      	bne.n	8006294 <HAL_SPI_Receive+0x1f4>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d108      	bne.n	80062a6 <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 8006294:	2317      	movs	r3, #23
 8006296:	18fb      	adds	r3, r7, r3
 8006298:	2203      	movs	r2, #3
 800629a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2251      	movs	r2, #81	; 0x51
 80062a0:	2101      	movs	r1, #1
 80062a2:	5499      	strb	r1, [r3, r2]
          goto error;
 80062a4:	e01c      	b.n	80062e0 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1c8      	bne.n	8006242 <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	6839      	ldr	r1, [r7, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	0018      	movs	r0, r3
 80062b8:	f000 fa7a 	bl	80067b0 <SPI_EndRxTransaction>
 80062bc:	1e03      	subs	r3, r0, #0
 80062be:	d002      	beq.n	80062c6 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2220      	movs	r2, #32
 80062c4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d004      	beq.n	80062d8 <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 80062ce:	2317      	movs	r3, #23
 80062d0:	18fb      	adds	r3, r7, r3
 80062d2:	2201      	movs	r2, #1
 80062d4:	701a      	strb	r2, [r3, #0]
 80062d6:	e003      	b.n	80062e0 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2251      	movs	r2, #81	; 0x51
 80062dc:	2101      	movs	r1, #1
 80062de:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2250      	movs	r2, #80	; 0x50
 80062e4:	2100      	movs	r1, #0
 80062e6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80062e8:	2317      	movs	r3, #23
 80062ea:	18fb      	adds	r3, r7, r3
 80062ec:	781b      	ldrb	r3, [r3, #0]
}
 80062ee:	0018      	movs	r0, r3
 80062f0:	46bd      	mov	sp, r7
 80062f2:	b007      	add	sp, #28
 80062f4:	bd90      	pop	{r4, r7, pc}
 80062f6:	46c0      	nop			; (mov r8, r8)
 80062f8:	ffffbfff 	.word	0xffffbfff

080062fc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b08c      	sub	sp, #48	; 0x30
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
 8006308:	001a      	movs	r2, r3
 800630a:	1cbb      	adds	r3, r7, #2
 800630c:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800630e:	2301      	movs	r3, #1
 8006310:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006312:	232b      	movs	r3, #43	; 0x2b
 8006314:	18fb      	adds	r3, r7, r3
 8006316:	2200      	movs	r2, #0
 8006318:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2250      	movs	r2, #80	; 0x50
 800631e:	5c9b      	ldrb	r3, [r3, r2]
 8006320:	2b01      	cmp	r3, #1
 8006322:	d101      	bne.n	8006328 <HAL_SPI_TransmitReceive+0x2c>
 8006324:	2302      	movs	r3, #2
 8006326:	e1b0      	b.n	800668a <HAL_SPI_TransmitReceive+0x38e>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2250      	movs	r2, #80	; 0x50
 800632c:	2101      	movs	r1, #1
 800632e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006330:	f7fd fd5e 	bl	8003df0 <HAL_GetTick>
 8006334:	0003      	movs	r3, r0
 8006336:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006338:	2023      	movs	r0, #35	; 0x23
 800633a:	183b      	adds	r3, r7, r0
 800633c:	68fa      	ldr	r2, [r7, #12]
 800633e:	2151      	movs	r1, #81	; 0x51
 8006340:	5c52      	ldrb	r2, [r2, r1]
 8006342:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800634a:	231a      	movs	r3, #26
 800634c:	18fb      	adds	r3, r7, r3
 800634e:	1cba      	adds	r2, r7, #2
 8006350:	8812      	ldrh	r2, [r2, #0]
 8006352:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006354:	183b      	adds	r3, r7, r0
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d011      	beq.n	8006380 <HAL_SPI_TransmitReceive+0x84>
 800635c:	69fa      	ldr	r2, [r7, #28]
 800635e:	2382      	movs	r3, #130	; 0x82
 8006360:	005b      	lsls	r3, r3, #1
 8006362:	429a      	cmp	r2, r3
 8006364:	d107      	bne.n	8006376 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d103      	bne.n	8006376 <HAL_SPI_TransmitReceive+0x7a>
 800636e:	183b      	adds	r3, r7, r0
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	2b04      	cmp	r3, #4
 8006374:	d004      	beq.n	8006380 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006376:	232b      	movs	r3, #43	; 0x2b
 8006378:	18fb      	adds	r3, r7, r3
 800637a:	2202      	movs	r2, #2
 800637c:	701a      	strb	r2, [r3, #0]
    goto error;
 800637e:	e17d      	b.n	800667c <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d006      	beq.n	8006394 <HAL_SPI_TransmitReceive+0x98>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d003      	beq.n	8006394 <HAL_SPI_TransmitReceive+0x98>
 800638c:	1cbb      	adds	r3, r7, #2
 800638e:	881b      	ldrh	r3, [r3, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d104      	bne.n	800639e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006394:	232b      	movs	r3, #43	; 0x2b
 8006396:	18fb      	adds	r3, r7, r3
 8006398:	2201      	movs	r2, #1
 800639a:	701a      	strb	r2, [r3, #0]
    goto error;
 800639c:	e16e      	b.n	800667c <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2251      	movs	r2, #81	; 0x51
 80063a2:	5c9b      	ldrb	r3, [r3, r2]
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b04      	cmp	r3, #4
 80063a8:	d003      	beq.n	80063b2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2251      	movs	r2, #81	; 0x51
 80063ae:	2105      	movs	r1, #5
 80063b0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	1cba      	adds	r2, r7, #2
 80063c2:	8812      	ldrh	r2, [r2, #0]
 80063c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	1cba      	adds	r2, r7, #2
 80063ca:	8812      	ldrh	r2, [r2, #0]
 80063cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	1cba      	adds	r2, r7, #2
 80063d8:	8812      	ldrh	r2, [r2, #0]
 80063da:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	1cba      	adds	r2, r7, #2
 80063e0:	8812      	ldrh	r2, [r2, #0]
 80063e2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2240      	movs	r2, #64	; 0x40
 80063f8:	4013      	ands	r3, r2
 80063fa:	2b40      	cmp	r3, #64	; 0x40
 80063fc:	d007      	beq.n	800640e <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2140      	movs	r1, #64	; 0x40
 800640a:	430a      	orrs	r2, r1
 800640c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	68da      	ldr	r2, [r3, #12]
 8006412:	2380      	movs	r3, #128	; 0x80
 8006414:	011b      	lsls	r3, r3, #4
 8006416:	429a      	cmp	r2, r3
 8006418:	d000      	beq.n	800641c <HAL_SPI_TransmitReceive+0x120>
 800641a:	e07f      	b.n	800651c <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d005      	beq.n	8006430 <HAL_SPI_TransmitReceive+0x134>
 8006424:	231a      	movs	r3, #26
 8006426:	18fb      	adds	r3, r7, r3
 8006428:	881b      	ldrh	r3, [r3, #0]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d000      	beq.n	8006430 <HAL_SPI_TransmitReceive+0x134>
 800642e:	e06a      	b.n	8006506 <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006434:	881a      	ldrh	r2, [r3, #0]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006440:	1c9a      	adds	r2, r3, #2
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800644a:	b29b      	uxth	r3, r3
 800644c:	3b01      	subs	r3, #1
 800644e:	b29a      	uxth	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006454:	e057      	b.n	8006506 <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	2202      	movs	r2, #2
 800645e:	4013      	ands	r3, r2
 8006460:	2b02      	cmp	r3, #2
 8006462:	d11b      	bne.n	800649c <HAL_SPI_TransmitReceive+0x1a0>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006468:	b29b      	uxth	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d016      	beq.n	800649c <HAL_SPI_TransmitReceive+0x1a0>
 800646e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006470:	2b01      	cmp	r3, #1
 8006472:	d113      	bne.n	800649c <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006478:	881a      	ldrh	r2, [r3, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006484:	1c9a      	adds	r2, r3, #2
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800648e:	b29b      	uxth	r3, r3
 8006490:	3b01      	subs	r3, #1
 8006492:	b29a      	uxth	r2, r3
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006498:	2300      	movs	r3, #0
 800649a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	2201      	movs	r2, #1
 80064a4:	4013      	ands	r3, r2
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d119      	bne.n	80064de <HAL_SPI_TransmitReceive+0x1e2>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d014      	beq.n	80064de <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68da      	ldr	r2, [r3, #12]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064be:	b292      	uxth	r2, r2
 80064c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c6:	1c9a      	adds	r2, r3, #2
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	3b01      	subs	r3, #1
 80064d4:	b29a      	uxth	r2, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064da:	2301      	movs	r3, #1
 80064dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80064de:	f7fd fc87 	bl	8003df0 <HAL_GetTick>
 80064e2:	0002      	movs	r2, r0
 80064e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d80b      	bhi.n	8006506 <HAL_SPI_TransmitReceive+0x20a>
 80064ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f0:	3301      	adds	r3, #1
 80064f2:	d008      	beq.n	8006506 <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 80064f4:	232b      	movs	r3, #43	; 0x2b
 80064f6:	18fb      	adds	r3, r7, r3
 80064f8:	2203      	movs	r2, #3
 80064fa:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2251      	movs	r2, #81	; 0x51
 8006500:	2101      	movs	r1, #1
 8006502:	5499      	strb	r1, [r3, r2]
        goto error;
 8006504:	e0ba      	b.n	800667c <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800650a:	b29b      	uxth	r3, r3
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1a2      	bne.n	8006456 <HAL_SPI_TransmitReceive+0x15a>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006514:	b29b      	uxth	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d19d      	bne.n	8006456 <HAL_SPI_TransmitReceive+0x15a>
 800651a:	e083      	b.n	8006624 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d005      	beq.n	8006530 <HAL_SPI_TransmitReceive+0x234>
 8006524:	231a      	movs	r3, #26
 8006526:	18fb      	adds	r3, r7, r3
 8006528:	881b      	ldrh	r3, [r3, #0]
 800652a:	2b01      	cmp	r3, #1
 800652c:	d000      	beq.n	8006530 <HAL_SPI_TransmitReceive+0x234>
 800652e:	e06f      	b.n	8006610 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	330c      	adds	r3, #12
 800653a:	7812      	ldrb	r2, [r2, #0]
 800653c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006542:	1c5a      	adds	r2, r3, #1
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800654c:	b29b      	uxth	r3, r3
 800654e:	3b01      	subs	r3, #1
 8006550:	b29a      	uxth	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006556:	e05b      	b.n	8006610 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	2202      	movs	r2, #2
 8006560:	4013      	ands	r3, r2
 8006562:	2b02      	cmp	r3, #2
 8006564:	d11c      	bne.n	80065a0 <HAL_SPI_TransmitReceive+0x2a4>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800656a:	b29b      	uxth	r3, r3
 800656c:	2b00      	cmp	r3, #0
 800656e:	d017      	beq.n	80065a0 <HAL_SPI_TransmitReceive+0x2a4>
 8006570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006572:	2b01      	cmp	r3, #1
 8006574:	d114      	bne.n	80065a0 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	330c      	adds	r3, #12
 8006580:	7812      	ldrb	r2, [r2, #0]
 8006582:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006588:	1c5a      	adds	r2, r3, #1
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006592:	b29b      	uxth	r3, r3
 8006594:	3b01      	subs	r3, #1
 8006596:	b29a      	uxth	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800659c:	2300      	movs	r3, #0
 800659e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	2201      	movs	r2, #1
 80065a8:	4013      	ands	r3, r2
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d119      	bne.n	80065e2 <HAL_SPI_TransmitReceive+0x2e6>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d014      	beq.n	80065e2 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68da      	ldr	r2, [r3, #12]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c2:	b2d2      	uxtb	r2, r2
 80065c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ca:	1c5a      	adds	r2, r3, #1
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	3b01      	subs	r3, #1
 80065d8:	b29a      	uxth	r2, r3
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80065de:	2301      	movs	r3, #1
 80065e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80065e2:	f7fd fc05 	bl	8003df0 <HAL_GetTick>
 80065e6:	0002      	movs	r2, r0
 80065e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ea:	1ad3      	subs	r3, r2, r3
 80065ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d802      	bhi.n	80065f8 <HAL_SPI_TransmitReceive+0x2fc>
 80065f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065f4:	3301      	adds	r3, #1
 80065f6:	d102      	bne.n	80065fe <HAL_SPI_TransmitReceive+0x302>
 80065f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d108      	bne.n	8006610 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 80065fe:	232b      	movs	r3, #43	; 0x2b
 8006600:	18fb      	adds	r3, r7, r3
 8006602:	2203      	movs	r2, #3
 8006604:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2251      	movs	r2, #81	; 0x51
 800660a:	2101      	movs	r1, #1
 800660c:	5499      	strb	r1, [r3, r2]
        goto error;
 800660e:	e035      	b.n	800667c <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006614:	b29b      	uxth	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d19e      	bne.n	8006558 <HAL_SPI_TransmitReceive+0x25c>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800661e:	b29b      	uxth	r3, r3
 8006620:	2b00      	cmp	r3, #0
 8006622:	d199      	bne.n	8006558 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006626:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	0018      	movs	r0, r3
 800662c:	f000 f92a 	bl	8006884 <SPI_EndRxTxTransaction>
 8006630:	1e03      	subs	r3, r0, #0
 8006632:	d007      	beq.n	8006644 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8006634:	232b      	movs	r3, #43	; 0x2b
 8006636:	18fb      	adds	r3, r7, r3
 8006638:	2201      	movs	r2, #1
 800663a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2220      	movs	r2, #32
 8006640:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006642:	e01b      	b.n	800667c <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10a      	bne.n	8006662 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800664c:	2300      	movs	r3, #0
 800664e:	617b      	str	r3, [r7, #20]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	617b      	str	r3, [r7, #20]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	617b      	str	r3, [r7, #20]
 8006660:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006666:	2b00      	cmp	r3, #0
 8006668:	d004      	beq.n	8006674 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 800666a:	232b      	movs	r3, #43	; 0x2b
 800666c:	18fb      	adds	r3, r7, r3
 800666e:	2201      	movs	r2, #1
 8006670:	701a      	strb	r2, [r3, #0]
 8006672:	e003      	b.n	800667c <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2251      	movs	r2, #81	; 0x51
 8006678:	2101      	movs	r1, #1
 800667a:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2250      	movs	r2, #80	; 0x50
 8006680:	2100      	movs	r1, #0
 8006682:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006684:	232b      	movs	r3, #43	; 0x2b
 8006686:	18fb      	adds	r3, r7, r3
 8006688:	781b      	ldrb	r3, [r3, #0]
}
 800668a:	0018      	movs	r0, r3
 800668c:	46bd      	mov	sp, r7
 800668e:	b00c      	add	sp, #48	; 0x30
 8006690:	bd80      	pop	{r7, pc}
	...

08006694 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b088      	sub	sp, #32
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	603b      	str	r3, [r7, #0]
 80066a0:	1dfb      	adds	r3, r7, #7
 80066a2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066a4:	f7fd fba4 	bl	8003df0 <HAL_GetTick>
 80066a8:	0002      	movs	r2, r0
 80066aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ac:	1a9b      	subs	r3, r3, r2
 80066ae:	683a      	ldr	r2, [r7, #0]
 80066b0:	18d3      	adds	r3, r2, r3
 80066b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066b4:	f7fd fb9c 	bl	8003df0 <HAL_GetTick>
 80066b8:	0003      	movs	r3, r0
 80066ba:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066bc:	4b3a      	ldr	r3, [pc, #232]	; (80067a8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	015b      	lsls	r3, r3, #5
 80066c2:	0d1b      	lsrs	r3, r3, #20
 80066c4:	69fa      	ldr	r2, [r7, #28]
 80066c6:	4353      	muls	r3, r2
 80066c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066ca:	e058      	b.n	800677e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	3301      	adds	r3, #1
 80066d0:	d055      	beq.n	800677e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066d2:	f7fd fb8d 	bl	8003df0 <HAL_GetTick>
 80066d6:	0002      	movs	r2, r0
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	69fa      	ldr	r2, [r7, #28]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d902      	bls.n	80066e8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d142      	bne.n	800676e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	21e0      	movs	r1, #224	; 0xe0
 80066f4:	438a      	bics	r2, r1
 80066f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	685a      	ldr	r2, [r3, #4]
 80066fc:	2382      	movs	r3, #130	; 0x82
 80066fe:	005b      	lsls	r3, r3, #1
 8006700:	429a      	cmp	r2, r3
 8006702:	d113      	bne.n	800672c <SPI_WaitFlagStateUntilTimeout+0x98>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	689a      	ldr	r2, [r3, #8]
 8006708:	2380      	movs	r3, #128	; 0x80
 800670a:	021b      	lsls	r3, r3, #8
 800670c:	429a      	cmp	r2, r3
 800670e:	d005      	beq.n	800671c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	689a      	ldr	r2, [r3, #8]
 8006714:	2380      	movs	r3, #128	; 0x80
 8006716:	00db      	lsls	r3, r3, #3
 8006718:	429a      	cmp	r2, r3
 800671a:	d107      	bne.n	800672c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2140      	movs	r1, #64	; 0x40
 8006728:	438a      	bics	r2, r1
 800672a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006730:	2380      	movs	r3, #128	; 0x80
 8006732:	019b      	lsls	r3, r3, #6
 8006734:	429a      	cmp	r2, r3
 8006736:	d110      	bne.n	800675a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	491a      	ldr	r1, [pc, #104]	; (80067ac <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006744:	400a      	ands	r2, r1
 8006746:	601a      	str	r2, [r3, #0]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2180      	movs	r1, #128	; 0x80
 8006754:	0189      	lsls	r1, r1, #6
 8006756:	430a      	orrs	r2, r1
 8006758:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2251      	movs	r2, #81	; 0x51
 800675e:	2101      	movs	r1, #1
 8006760:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2250      	movs	r2, #80	; 0x50
 8006766:	2100      	movs	r1, #0
 8006768:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e017      	b.n	800679e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	3b01      	subs	r3, #1
 800677c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	4013      	ands	r3, r2
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	425a      	negs	r2, r3
 800678e:	4153      	adcs	r3, r2
 8006790:	b2db      	uxtb	r3, r3
 8006792:	001a      	movs	r2, r3
 8006794:	1dfb      	adds	r3, r7, #7
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	429a      	cmp	r2, r3
 800679a:	d197      	bne.n	80066cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	0018      	movs	r0, r3
 80067a0:	46bd      	mov	sp, r7
 80067a2:	b008      	add	sp, #32
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	46c0      	nop			; (mov r8, r8)
 80067a8:	20000000 	.word	0x20000000
 80067ac:	ffffdfff 	.word	0xffffdfff

080067b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af02      	add	r7, sp, #8
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	2382      	movs	r3, #130	; 0x82
 80067c2:	005b      	lsls	r3, r3, #1
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d113      	bne.n	80067f0 <SPI_EndRxTransaction+0x40>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	689a      	ldr	r2, [r3, #8]
 80067cc:	2380      	movs	r3, #128	; 0x80
 80067ce:	021b      	lsls	r3, r3, #8
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d005      	beq.n	80067e0 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689a      	ldr	r2, [r3, #8]
 80067d8:	2380      	movs	r3, #128	; 0x80
 80067da:	00db      	lsls	r3, r3, #3
 80067dc:	429a      	cmp	r2, r3
 80067de:	d107      	bne.n	80067f0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2140      	movs	r1, #64	; 0x40
 80067ec:	438a      	bics	r2, r1
 80067ee:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	2382      	movs	r3, #130	; 0x82
 80067f6:	005b      	lsls	r3, r3, #1
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d12b      	bne.n	8006854 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	2380      	movs	r3, #128	; 0x80
 8006802:	00db      	lsls	r3, r3, #3
 8006804:	429a      	cmp	r2, r3
 8006806:	d012      	beq.n	800682e <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	0013      	movs	r3, r2
 8006812:	2200      	movs	r2, #0
 8006814:	2180      	movs	r1, #128	; 0x80
 8006816:	f7ff ff3d 	bl	8006694 <SPI_WaitFlagStateUntilTimeout>
 800681a:	1e03      	subs	r3, r0, #0
 800681c:	d02d      	beq.n	800687a <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006822:	2220      	movs	r2, #32
 8006824:	431a      	orrs	r2, r3
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e026      	b.n	800687c <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800682e:	68ba      	ldr	r2, [r7, #8]
 8006830:	68f8      	ldr	r0, [r7, #12]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	9300      	str	r3, [sp, #0]
 8006836:	0013      	movs	r3, r2
 8006838:	2200      	movs	r2, #0
 800683a:	2101      	movs	r1, #1
 800683c:	f7ff ff2a 	bl	8006694 <SPI_WaitFlagStateUntilTimeout>
 8006840:	1e03      	subs	r3, r0, #0
 8006842:	d01a      	beq.n	800687a <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006848:	2220      	movs	r2, #32
 800684a:	431a      	orrs	r2, r3
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	e013      	b.n	800687c <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006854:	68ba      	ldr	r2, [r7, #8]
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	9300      	str	r3, [sp, #0]
 800685c:	0013      	movs	r3, r2
 800685e:	2200      	movs	r2, #0
 8006860:	2101      	movs	r1, #1
 8006862:	f7ff ff17 	bl	8006694 <SPI_WaitFlagStateUntilTimeout>
 8006866:	1e03      	subs	r3, r0, #0
 8006868:	d007      	beq.n	800687a <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800686e:	2220      	movs	r2, #32
 8006870:	431a      	orrs	r2, r3
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006876:	2303      	movs	r3, #3
 8006878:	e000      	b.n	800687c <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 800687a:	2300      	movs	r3, #0
}
 800687c:	0018      	movs	r0, r3
 800687e:	46bd      	mov	sp, r7
 8006880:	b004      	add	sp, #16
 8006882:	bd80      	pop	{r7, pc}

08006884 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b088      	sub	sp, #32
 8006888:	af02      	add	r7, sp, #8
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006890:	4b1d      	ldr	r3, [pc, #116]	; (8006908 <SPI_EndRxTxTransaction+0x84>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	491d      	ldr	r1, [pc, #116]	; (800690c <SPI_EndRxTxTransaction+0x88>)
 8006896:	0018      	movs	r0, r3
 8006898:	f7f9 fc52 	bl	8000140 <__udivsi3>
 800689c:	0003      	movs	r3, r0
 800689e:	001a      	movs	r2, r3
 80068a0:	0013      	movs	r3, r2
 80068a2:	015b      	lsls	r3, r3, #5
 80068a4:	1a9b      	subs	r3, r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	189b      	adds	r3, r3, r2
 80068aa:	00db      	lsls	r3, r3, #3
 80068ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	685a      	ldr	r2, [r3, #4]
 80068b2:	2382      	movs	r3, #130	; 0x82
 80068b4:	005b      	lsls	r3, r3, #1
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d112      	bne.n	80068e0 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068ba:	68ba      	ldr	r2, [r7, #8]
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	0013      	movs	r3, r2
 80068c4:	2200      	movs	r2, #0
 80068c6:	2180      	movs	r1, #128	; 0x80
 80068c8:	f7ff fee4 	bl	8006694 <SPI_WaitFlagStateUntilTimeout>
 80068cc:	1e03      	subs	r3, r0, #0
 80068ce:	d016      	beq.n	80068fe <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068d4:	2220      	movs	r2, #32
 80068d6:	431a      	orrs	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e00f      	b.n	8006900 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00a      	beq.n	80068fc <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	3b01      	subs	r3, #1
 80068ea:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	2280      	movs	r2, #128	; 0x80
 80068f4:	4013      	ands	r3, r2
 80068f6:	2b80      	cmp	r3, #128	; 0x80
 80068f8:	d0f2      	beq.n	80068e0 <SPI_EndRxTxTransaction+0x5c>
 80068fa:	e000      	b.n	80068fe <SPI_EndRxTxTransaction+0x7a>
        break;
 80068fc:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80068fe:	2300      	movs	r3, #0
}
 8006900:	0018      	movs	r0, r3
 8006902:	46bd      	mov	sp, r7
 8006904:	b006      	add	sp, #24
 8006906:	bd80      	pop	{r7, pc}
 8006908:	20000000 	.word	0x20000000
 800690c:	016e3600 	.word	0x016e3600

08006910 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e032      	b.n	8006988 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2239      	movs	r2, #57	; 0x39
 8006926:	5c9b      	ldrb	r3, [r3, r2]
 8006928:	b2db      	uxtb	r3, r3
 800692a:	2b00      	cmp	r3, #0
 800692c:	d107      	bne.n	800693e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2238      	movs	r2, #56	; 0x38
 8006932:	2100      	movs	r1, #0
 8006934:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	0018      	movs	r0, r3
 800693a:	f7fd f861 	bl	8003a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2239      	movs	r2, #57	; 0x39
 8006942:	2102      	movs	r1, #2
 8006944:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	3304      	adds	r3, #4
 800694e:	0019      	movs	r1, r3
 8006950:	0010      	movs	r0, r2
 8006952:	f000 f971 	bl	8006c38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	223e      	movs	r2, #62	; 0x3e
 800695a:	2101      	movs	r1, #1
 800695c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	223a      	movs	r2, #58	; 0x3a
 8006962:	2101      	movs	r1, #1
 8006964:	5499      	strb	r1, [r3, r2]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	223b      	movs	r2, #59	; 0x3b
 800696a:	2101      	movs	r1, #1
 800696c:	5499      	strb	r1, [r3, r2]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	223c      	movs	r2, #60	; 0x3c
 8006972:	2101      	movs	r1, #1
 8006974:	5499      	strb	r1, [r3, r2]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	223d      	movs	r2, #61	; 0x3d
 800697a:	2101      	movs	r1, #1
 800697c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2239      	movs	r2, #57	; 0x39
 8006982:	2101      	movs	r1, #1
 8006984:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006986:	2300      	movs	r3, #0
}
 8006988:	0018      	movs	r0, r3
 800698a:	46bd      	mov	sp, r7
 800698c:	b002      	add	sp, #8
 800698e:	bd80      	pop	{r7, pc}

08006990 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2239      	movs	r2, #57	; 0x39
 800699c:	5c9b      	ldrb	r3, [r3, r2]
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d001      	beq.n	80069a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e036      	b.n	8006a16 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2239      	movs	r2, #57	; 0x39
 80069ac:	2102      	movs	r1, #2
 80069ae:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68da      	ldr	r2, [r3, #12]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2101      	movs	r1, #1
 80069bc:	430a      	orrs	r2, r1
 80069be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	2380      	movs	r3, #128	; 0x80
 80069c6:	05db      	lsls	r3, r3, #23
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d009      	beq.n	80069e0 <HAL_TIM_Base_Start_IT+0x50>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a13      	ldr	r2, [pc, #76]	; (8006a20 <HAL_TIM_Base_Start_IT+0x90>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d004      	beq.n	80069e0 <HAL_TIM_Base_Start_IT+0x50>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a12      	ldr	r2, [pc, #72]	; (8006a24 <HAL_TIM_Base_Start_IT+0x94>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d111      	bne.n	8006a04 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	2207      	movs	r2, #7
 80069e8:	4013      	ands	r3, r2
 80069ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2b06      	cmp	r3, #6
 80069f0:	d010      	beq.n	8006a14 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	2101      	movs	r1, #1
 80069fe:	430a      	orrs	r2, r1
 8006a00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a02:	e007      	b.n	8006a14 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2101      	movs	r1, #1
 8006a10:	430a      	orrs	r2, r1
 8006a12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	0018      	movs	r0, r3
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	b004      	add	sp, #16
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	46c0      	nop			; (mov r8, r8)
 8006a20:	40010800 	.word	0x40010800
 8006a24:	40011400 	.word	0x40011400

08006a28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	2202      	movs	r2, #2
 8006a38:	4013      	ands	r3, r2
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d124      	bne.n	8006a88 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	2202      	movs	r2, #2
 8006a46:	4013      	ands	r3, r2
 8006a48:	2b02      	cmp	r3, #2
 8006a4a:	d11d      	bne.n	8006a88 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2203      	movs	r2, #3
 8006a52:	4252      	negs	r2, r2
 8006a54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	2203      	movs	r2, #3
 8006a64:	4013      	ands	r3, r2
 8006a66:	d004      	beq.n	8006a72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	0018      	movs	r0, r3
 8006a6c:	f000 f8cc 	bl	8006c08 <HAL_TIM_IC_CaptureCallback>
 8006a70:	e007      	b.n	8006a82 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	0018      	movs	r0, r3
 8006a76:	f000 f8bf 	bl	8006bf8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	0018      	movs	r0, r3
 8006a7e:	f000 f8cb 	bl	8006c18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	2204      	movs	r2, #4
 8006a90:	4013      	ands	r3, r2
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d125      	bne.n	8006ae2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	2204      	movs	r2, #4
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	2b04      	cmp	r3, #4
 8006aa2:	d11e      	bne.n	8006ae2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2205      	movs	r2, #5
 8006aaa:	4252      	negs	r2, r2
 8006aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2202      	movs	r2, #2
 8006ab2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	699a      	ldr	r2, [r3, #24]
 8006aba:	23c0      	movs	r3, #192	; 0xc0
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	4013      	ands	r3, r2
 8006ac0:	d004      	beq.n	8006acc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	0018      	movs	r0, r3
 8006ac6:	f000 f89f 	bl	8006c08 <HAL_TIM_IC_CaptureCallback>
 8006aca:	e007      	b.n	8006adc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	0018      	movs	r0, r3
 8006ad0:	f000 f892 	bl	8006bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	0018      	movs	r0, r3
 8006ad8:	f000 f89e 	bl	8006c18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	2208      	movs	r2, #8
 8006aea:	4013      	ands	r3, r2
 8006aec:	2b08      	cmp	r3, #8
 8006aee:	d124      	bne.n	8006b3a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	2208      	movs	r2, #8
 8006af8:	4013      	ands	r3, r2
 8006afa:	2b08      	cmp	r3, #8
 8006afc:	d11d      	bne.n	8006b3a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2209      	movs	r2, #9
 8006b04:	4252      	negs	r2, r2
 8006b06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2204      	movs	r2, #4
 8006b0c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	2203      	movs	r2, #3
 8006b16:	4013      	ands	r3, r2
 8006b18:	d004      	beq.n	8006b24 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	f000 f873 	bl	8006c08 <HAL_TIM_IC_CaptureCallback>
 8006b22:	e007      	b.n	8006b34 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	0018      	movs	r0, r3
 8006b28:	f000 f866 	bl	8006bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	0018      	movs	r0, r3
 8006b30:	f000 f872 	bl	8006c18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	691b      	ldr	r3, [r3, #16]
 8006b40:	2210      	movs	r2, #16
 8006b42:	4013      	ands	r3, r2
 8006b44:	2b10      	cmp	r3, #16
 8006b46:	d125      	bne.n	8006b94 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68db      	ldr	r3, [r3, #12]
 8006b4e:	2210      	movs	r2, #16
 8006b50:	4013      	ands	r3, r2
 8006b52:	2b10      	cmp	r3, #16
 8006b54:	d11e      	bne.n	8006b94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2211      	movs	r2, #17
 8006b5c:	4252      	negs	r2, r2
 8006b5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2208      	movs	r2, #8
 8006b64:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	69da      	ldr	r2, [r3, #28]
 8006b6c:	23c0      	movs	r3, #192	; 0xc0
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4013      	ands	r3, r2
 8006b72:	d004      	beq.n	8006b7e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	0018      	movs	r0, r3
 8006b78:	f000 f846 	bl	8006c08 <HAL_TIM_IC_CaptureCallback>
 8006b7c:	e007      	b.n	8006b8e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	0018      	movs	r0, r3
 8006b82:	f000 f839 	bl	8006bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	0018      	movs	r0, r3
 8006b8a:	f000 f845 	bl	8006c18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d10f      	bne.n	8006bc2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	4013      	ands	r3, r2
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d108      	bne.n	8006bc2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2202      	movs	r2, #2
 8006bb6:	4252      	negs	r2, r2
 8006bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	0018      	movs	r0, r3
 8006bbe:	f7fb ff1d 	bl	80029fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	2240      	movs	r2, #64	; 0x40
 8006bca:	4013      	ands	r3, r2
 8006bcc:	2b40      	cmp	r3, #64	; 0x40
 8006bce:	d10f      	bne.n	8006bf0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	2240      	movs	r2, #64	; 0x40
 8006bd8:	4013      	ands	r3, r2
 8006bda:	2b40      	cmp	r3, #64	; 0x40
 8006bdc:	d108      	bne.n	8006bf0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	2241      	movs	r2, #65	; 0x41
 8006be4:	4252      	negs	r2, r2
 8006be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	0018      	movs	r0, r3
 8006bec:	f000 f81c 	bl	8006c28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bf0:	46c0      	nop			; (mov r8, r8)
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	b002      	add	sp, #8
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c00:	46c0      	nop			; (mov r8, r8)
 8006c02:	46bd      	mov	sp, r7
 8006c04:	b002      	add	sp, #8
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c10:	46c0      	nop			; (mov r8, r8)
 8006c12:	46bd      	mov	sp, r7
 8006c14:	b002      	add	sp, #8
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c20:	46c0      	nop			; (mov r8, r8)
 8006c22:	46bd      	mov	sp, r7
 8006c24:	b002      	add	sp, #8
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c30:	46c0      	nop			; (mov r8, r8)
 8006c32:	46bd      	mov	sp, r7
 8006c34:	b002      	add	sp, #8
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	2380      	movs	r3, #128	; 0x80
 8006c4c:	05db      	lsls	r3, r3, #23
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d007      	beq.n	8006c62 <TIM_Base_SetConfig+0x2a>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a1f      	ldr	r2, [pc, #124]	; (8006cd4 <TIM_Base_SetConfig+0x9c>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d003      	beq.n	8006c62 <TIM_Base_SetConfig+0x2a>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a1e      	ldr	r2, [pc, #120]	; (8006cd8 <TIM_Base_SetConfig+0xa0>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d108      	bne.n	8006c74 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2270      	movs	r2, #112	; 0x70
 8006c66:	4393      	bics	r3, r2
 8006c68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	2380      	movs	r3, #128	; 0x80
 8006c78:	05db      	lsls	r3, r3, #23
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d007      	beq.n	8006c8e <TIM_Base_SetConfig+0x56>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a14      	ldr	r2, [pc, #80]	; (8006cd4 <TIM_Base_SetConfig+0x9c>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d003      	beq.n	8006c8e <TIM_Base_SetConfig+0x56>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a13      	ldr	r2, [pc, #76]	; (8006cd8 <TIM_Base_SetConfig+0xa0>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d108      	bne.n	8006ca0 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4a12      	ldr	r2, [pc, #72]	; (8006cdc <TIM_Base_SetConfig+0xa4>)
 8006c92:	4013      	ands	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2280      	movs	r2, #128	; 0x80
 8006ca4:	4393      	bics	r3, r2
 8006ca6:	001a      	movs	r2, r3
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	689a      	ldr	r2, [r3, #8]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	615a      	str	r2, [r3, #20]
}
 8006ccc:	46c0      	nop			; (mov r8, r8)
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	b004      	add	sp, #16
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	40010800 	.word	0x40010800
 8006cd8:	40011400 	.word	0x40011400
 8006cdc:	fffffcff 	.word	0xfffffcff

08006ce0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2238      	movs	r2, #56	; 0x38
 8006cee:	5c9b      	ldrb	r3, [r3, r2]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d101      	bne.n	8006cf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	e042      	b.n	8006d7e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2238      	movs	r2, #56	; 0x38
 8006cfc:	2101      	movs	r1, #1
 8006cfe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2239      	movs	r2, #57	; 0x39
 8006d04:	2102      	movs	r1, #2
 8006d06:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2270      	movs	r2, #112	; 0x70
 8006d1c:	4393      	bics	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	2380      	movs	r3, #128	; 0x80
 8006d38:	05db      	lsls	r3, r3, #23
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d009      	beq.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a11      	ldr	r2, [pc, #68]	; (8006d88 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d004      	beq.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a0f      	ldr	r2, [pc, #60]	; (8006d8c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d10c      	bne.n	8006d6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	2280      	movs	r2, #128	; 0x80
 8006d56:	4393      	bics	r3, r2
 8006d58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	68ba      	ldr	r2, [r7, #8]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2239      	movs	r2, #57	; 0x39
 8006d70:	2101      	movs	r1, #1
 8006d72:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2238      	movs	r2, #56	; 0x38
 8006d78:	2100      	movs	r1, #0
 8006d7a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	0018      	movs	r0, r3
 8006d80:	46bd      	mov	sp, r7
 8006d82:	b004      	add	sp, #16
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	46c0      	nop			; (mov r8, r8)
 8006d88:	40010800 	.word	0x40010800
 8006d8c:	40011400 	.word	0x40011400

08006d90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e044      	b.n	8006e2c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d107      	bne.n	8006dba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2278      	movs	r2, #120	; 0x78
 8006dae:	2100      	movs	r1, #0
 8006db0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	0018      	movs	r0, r3
 8006db6:	f7fc fed9 	bl	8003b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2224      	movs	r2, #36	; 0x24
 8006dbe:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2101      	movs	r1, #1
 8006dcc:	438a      	bics	r2, r1
 8006dce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	0018      	movs	r0, r3
 8006dd4:	f000 fbce 	bl	8007574 <UART_SetConfig>
 8006dd8:	0003      	movs	r3, r0
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d101      	bne.n	8006de2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e024      	b.n	8006e2c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d003      	beq.n	8006df2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	0018      	movs	r0, r3
 8006dee:	f000 fe45 	bl	8007a7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	685a      	ldr	r2, [r3, #4]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	490d      	ldr	r1, [pc, #52]	; (8006e34 <HAL_UART_Init+0xa4>)
 8006dfe:	400a      	ands	r2, r1
 8006e00:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689a      	ldr	r2, [r3, #8]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	212a      	movs	r1, #42	; 0x2a
 8006e0e:	438a      	bics	r2, r1
 8006e10:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2101      	movs	r1, #1
 8006e1e:	430a      	orrs	r2, r1
 8006e20:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	0018      	movs	r0, r3
 8006e26:	f000 fedd 	bl	8007be4 <UART_CheckIdleState>
 8006e2a:	0003      	movs	r3, r0
}
 8006e2c:	0018      	movs	r0, r3
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	b002      	add	sp, #8
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	ffffb7ff 	.word	0xffffb7ff

08006e38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b08a      	sub	sp, #40	; 0x28
 8006e3c:	af02      	add	r7, sp, #8
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	603b      	str	r3, [r7, #0]
 8006e44:	1dbb      	adds	r3, r7, #6
 8006e46:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e4c:	2b20      	cmp	r3, #32
 8006e4e:	d000      	beq.n	8006e52 <HAL_UART_Transmit+0x1a>
 8006e50:	e08c      	b.n	8006f6c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d003      	beq.n	8006e60 <HAL_UART_Transmit+0x28>
 8006e58:	1dbb      	adds	r3, r7, #6
 8006e5a:	881b      	ldrh	r3, [r3, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e084      	b.n	8006f6e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	689a      	ldr	r2, [r3, #8]
 8006e68:	2380      	movs	r3, #128	; 0x80
 8006e6a:	015b      	lsls	r3, r3, #5
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d109      	bne.n	8006e84 <HAL_UART_Transmit+0x4c>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d105      	bne.n	8006e84 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	d001      	beq.n	8006e84 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e074      	b.n	8006f6e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2284      	movs	r2, #132	; 0x84
 8006e88:	2100      	movs	r1, #0
 8006e8a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2221      	movs	r2, #33	; 0x21
 8006e90:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e92:	f7fc ffad 	bl	8003df0 <HAL_GetTick>
 8006e96:	0003      	movs	r3, r0
 8006e98:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	1dba      	adds	r2, r7, #6
 8006e9e:	2150      	movs	r1, #80	; 0x50
 8006ea0:	8812      	ldrh	r2, [r2, #0]
 8006ea2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	1dba      	adds	r2, r7, #6
 8006ea8:	2152      	movs	r1, #82	; 0x52
 8006eaa:	8812      	ldrh	r2, [r2, #0]
 8006eac:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	689a      	ldr	r2, [r3, #8]
 8006eb2:	2380      	movs	r3, #128	; 0x80
 8006eb4:	015b      	lsls	r3, r3, #5
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d108      	bne.n	8006ecc <HAL_UART_Transmit+0x94>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d104      	bne.n	8006ecc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	61bb      	str	r3, [r7, #24]
 8006eca:	e003      	b.n	8006ed4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ed4:	e02f      	b.n	8006f36 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	0013      	movs	r3, r2
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	2180      	movs	r1, #128	; 0x80
 8006ee4:	f000 ff26 	bl	8007d34 <UART_WaitOnFlagUntilTimeout>
 8006ee8:	1e03      	subs	r3, r0, #0
 8006eea:	d004      	beq.n	8006ef6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006ef2:	2303      	movs	r3, #3
 8006ef4:	e03b      	b.n	8006f6e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10b      	bne.n	8006f14 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	881b      	ldrh	r3, [r3, #0]
 8006f00:	001a      	movs	r2, r3
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	05d2      	lsls	r2, r2, #23
 8006f08:	0dd2      	lsrs	r2, r2, #23
 8006f0a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	3302      	adds	r3, #2
 8006f10:	61bb      	str	r3, [r7, #24]
 8006f12:	e007      	b.n	8006f24 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	781a      	ldrb	r2, [r3, #0]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	3301      	adds	r3, #1
 8006f22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2252      	movs	r2, #82	; 0x52
 8006f28:	5a9b      	ldrh	r3, [r3, r2]
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	b299      	uxth	r1, r3
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2252      	movs	r2, #82	; 0x52
 8006f34:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2252      	movs	r2, #82	; 0x52
 8006f3a:	5a9b      	ldrh	r3, [r3, r2]
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1c9      	bne.n	8006ed6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	0013      	movs	r3, r2
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	2140      	movs	r1, #64	; 0x40
 8006f50:	f000 fef0 	bl	8007d34 <UART_WaitOnFlagUntilTimeout>
 8006f54:	1e03      	subs	r3, r0, #0
 8006f56:	d004      	beq.n	8006f62 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2220      	movs	r2, #32
 8006f5c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e005      	b.n	8006f6e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2220      	movs	r2, #32
 8006f66:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	e000      	b.n	8006f6e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006f6c:	2302      	movs	r3, #2
  }
}
 8006f6e:	0018      	movs	r0, r3
 8006f70:	46bd      	mov	sp, r7
 8006f72:	b008      	add	sp, #32
 8006f74:	bd80      	pop	{r7, pc}
	...

08006f78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f78:	b590      	push	{r4, r7, lr}
 8006f7a:	b0ab      	sub	sp, #172	; 0xac
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	69db      	ldr	r3, [r3, #28]
 8006f86:	22a4      	movs	r2, #164	; 0xa4
 8006f88:	18b9      	adds	r1, r7, r2
 8006f8a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	20a0      	movs	r0, #160	; 0xa0
 8006f94:	1839      	adds	r1, r7, r0
 8006f96:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	219c      	movs	r1, #156	; 0x9c
 8006fa0:	1879      	adds	r1, r7, r1
 8006fa2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fa4:	0011      	movs	r1, r2
 8006fa6:	18bb      	adds	r3, r7, r2
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a99      	ldr	r2, [pc, #612]	; (8007210 <HAL_UART_IRQHandler+0x298>)
 8006fac:	4013      	ands	r3, r2
 8006fae:	2298      	movs	r2, #152	; 0x98
 8006fb0:	18bc      	adds	r4, r7, r2
 8006fb2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8006fb4:	18bb      	adds	r3, r7, r2
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d114      	bne.n	8006fe6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fbc:	187b      	adds	r3, r7, r1
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2220      	movs	r2, #32
 8006fc2:	4013      	ands	r3, r2
 8006fc4:	d00f      	beq.n	8006fe6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fc6:	183b      	adds	r3, r7, r0
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2220      	movs	r2, #32
 8006fcc:	4013      	ands	r3, r2
 8006fce:	d00a      	beq.n	8006fe6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d100      	bne.n	8006fda <HAL_UART_IRQHandler+0x62>
 8006fd8:	e2a0      	b.n	800751c <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	0010      	movs	r0, r2
 8006fe2:	4798      	blx	r3
      }
      return;
 8006fe4:	e29a      	b.n	800751c <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006fe6:	2398      	movs	r3, #152	; 0x98
 8006fe8:	18fb      	adds	r3, r7, r3
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d100      	bne.n	8006ff2 <HAL_UART_IRQHandler+0x7a>
 8006ff0:	e114      	b.n	800721c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006ff2:	239c      	movs	r3, #156	; 0x9c
 8006ff4:	18fb      	adds	r3, r7, r3
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	d106      	bne.n	800700c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006ffe:	23a0      	movs	r3, #160	; 0xa0
 8007000:	18fb      	adds	r3, r7, r3
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a83      	ldr	r2, [pc, #524]	; (8007214 <HAL_UART_IRQHandler+0x29c>)
 8007006:	4013      	ands	r3, r2
 8007008:	d100      	bne.n	800700c <HAL_UART_IRQHandler+0x94>
 800700a:	e107      	b.n	800721c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800700c:	23a4      	movs	r3, #164	; 0xa4
 800700e:	18fb      	adds	r3, r7, r3
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2201      	movs	r2, #1
 8007014:	4013      	ands	r3, r2
 8007016:	d012      	beq.n	800703e <HAL_UART_IRQHandler+0xc6>
 8007018:	23a0      	movs	r3, #160	; 0xa0
 800701a:	18fb      	adds	r3, r7, r3
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	2380      	movs	r3, #128	; 0x80
 8007020:	005b      	lsls	r3, r3, #1
 8007022:	4013      	ands	r3, r2
 8007024:	d00b      	beq.n	800703e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	2201      	movs	r2, #1
 800702c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2284      	movs	r2, #132	; 0x84
 8007032:	589b      	ldr	r3, [r3, r2]
 8007034:	2201      	movs	r2, #1
 8007036:	431a      	orrs	r2, r3
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2184      	movs	r1, #132	; 0x84
 800703c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800703e:	23a4      	movs	r3, #164	; 0xa4
 8007040:	18fb      	adds	r3, r7, r3
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2202      	movs	r2, #2
 8007046:	4013      	ands	r3, r2
 8007048:	d011      	beq.n	800706e <HAL_UART_IRQHandler+0xf6>
 800704a:	239c      	movs	r3, #156	; 0x9c
 800704c:	18fb      	adds	r3, r7, r3
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	2201      	movs	r2, #1
 8007052:	4013      	ands	r3, r2
 8007054:	d00b      	beq.n	800706e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2202      	movs	r2, #2
 800705c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2284      	movs	r2, #132	; 0x84
 8007062:	589b      	ldr	r3, [r3, r2]
 8007064:	2204      	movs	r2, #4
 8007066:	431a      	orrs	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2184      	movs	r1, #132	; 0x84
 800706c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800706e:	23a4      	movs	r3, #164	; 0xa4
 8007070:	18fb      	adds	r3, r7, r3
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2204      	movs	r2, #4
 8007076:	4013      	ands	r3, r2
 8007078:	d011      	beq.n	800709e <HAL_UART_IRQHandler+0x126>
 800707a:	239c      	movs	r3, #156	; 0x9c
 800707c:	18fb      	adds	r3, r7, r3
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2201      	movs	r2, #1
 8007082:	4013      	ands	r3, r2
 8007084:	d00b      	beq.n	800709e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2204      	movs	r2, #4
 800708c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2284      	movs	r2, #132	; 0x84
 8007092:	589b      	ldr	r3, [r3, r2]
 8007094:	2202      	movs	r2, #2
 8007096:	431a      	orrs	r2, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2184      	movs	r1, #132	; 0x84
 800709c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800709e:	23a4      	movs	r3, #164	; 0xa4
 80070a0:	18fb      	adds	r3, r7, r3
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2208      	movs	r2, #8
 80070a6:	4013      	ands	r3, r2
 80070a8:	d017      	beq.n	80070da <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070aa:	23a0      	movs	r3, #160	; 0xa0
 80070ac:	18fb      	adds	r3, r7, r3
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2220      	movs	r2, #32
 80070b2:	4013      	ands	r3, r2
 80070b4:	d105      	bne.n	80070c2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80070b6:	239c      	movs	r3, #156	; 0x9c
 80070b8:	18fb      	adds	r3, r7, r3
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2201      	movs	r2, #1
 80070be:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070c0:	d00b      	beq.n	80070da <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2208      	movs	r2, #8
 80070c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2284      	movs	r2, #132	; 0x84
 80070ce:	589b      	ldr	r3, [r3, r2]
 80070d0:	2208      	movs	r2, #8
 80070d2:	431a      	orrs	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2184      	movs	r1, #132	; 0x84
 80070d8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80070da:	23a4      	movs	r3, #164	; 0xa4
 80070dc:	18fb      	adds	r3, r7, r3
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	2380      	movs	r3, #128	; 0x80
 80070e2:	011b      	lsls	r3, r3, #4
 80070e4:	4013      	ands	r3, r2
 80070e6:	d013      	beq.n	8007110 <HAL_UART_IRQHandler+0x198>
 80070e8:	23a0      	movs	r3, #160	; 0xa0
 80070ea:	18fb      	adds	r3, r7, r3
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	2380      	movs	r3, #128	; 0x80
 80070f0:	04db      	lsls	r3, r3, #19
 80070f2:	4013      	ands	r3, r2
 80070f4:	d00c      	beq.n	8007110 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2280      	movs	r2, #128	; 0x80
 80070fc:	0112      	lsls	r2, r2, #4
 80070fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2284      	movs	r2, #132	; 0x84
 8007104:	589b      	ldr	r3, [r3, r2]
 8007106:	2220      	movs	r2, #32
 8007108:	431a      	orrs	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2184      	movs	r1, #132	; 0x84
 800710e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2284      	movs	r2, #132	; 0x84
 8007114:	589b      	ldr	r3, [r3, r2]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d100      	bne.n	800711c <HAL_UART_IRQHandler+0x1a4>
 800711a:	e201      	b.n	8007520 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800711c:	23a4      	movs	r3, #164	; 0xa4
 800711e:	18fb      	adds	r3, r7, r3
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2220      	movs	r2, #32
 8007124:	4013      	ands	r3, r2
 8007126:	d00e      	beq.n	8007146 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007128:	23a0      	movs	r3, #160	; 0xa0
 800712a:	18fb      	adds	r3, r7, r3
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2220      	movs	r2, #32
 8007130:	4013      	ands	r3, r2
 8007132:	d008      	beq.n	8007146 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007138:	2b00      	cmp	r3, #0
 800713a:	d004      	beq.n	8007146 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	0010      	movs	r0, r2
 8007144:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2284      	movs	r2, #132	; 0x84
 800714a:	589b      	ldr	r3, [r3, r2]
 800714c:	2194      	movs	r1, #148	; 0x94
 800714e:	187a      	adds	r2, r7, r1
 8007150:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	2240      	movs	r2, #64	; 0x40
 800715a:	4013      	ands	r3, r2
 800715c:	2b40      	cmp	r3, #64	; 0x40
 800715e:	d004      	beq.n	800716a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007160:	187b      	adds	r3, r7, r1
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2228      	movs	r2, #40	; 0x28
 8007166:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007168:	d047      	beq.n	80071fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	0018      	movs	r0, r3
 800716e:	f000 fe4b 	bl	8007e08 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	2240      	movs	r2, #64	; 0x40
 800717a:	4013      	ands	r3, r2
 800717c:	2b40      	cmp	r3, #64	; 0x40
 800717e:	d137      	bne.n	80071f0 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007180:	f3ef 8310 	mrs	r3, PRIMASK
 8007184:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007186:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007188:	2090      	movs	r0, #144	; 0x90
 800718a:	183a      	adds	r2, r7, r0
 800718c:	6013      	str	r3, [r2, #0]
 800718e:	2301      	movs	r3, #1
 8007190:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007192:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007194:	f383 8810 	msr	PRIMASK, r3
}
 8007198:	46c0      	nop			; (mov r8, r8)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689a      	ldr	r2, [r3, #8]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2140      	movs	r1, #64	; 0x40
 80071a6:	438a      	bics	r2, r1
 80071a8:	609a      	str	r2, [r3, #8]
 80071aa:	183b      	adds	r3, r7, r0
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071b2:	f383 8810 	msr	PRIMASK, r3
}
 80071b6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d012      	beq.n	80071e6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071c4:	4a14      	ldr	r2, [pc, #80]	; (8007218 <HAL_UART_IRQHandler+0x2a0>)
 80071c6:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071cc:	0018      	movs	r0, r3
 80071ce:	f7fd fa07 	bl	80045e0 <HAL_DMA_Abort_IT>
 80071d2:	1e03      	subs	r3, r0, #0
 80071d4:	d01a      	beq.n	800720c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071e0:	0018      	movs	r0, r3
 80071e2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071e4:	e012      	b.n	800720c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	0018      	movs	r0, r3
 80071ea:	f000 f9af 	bl	800754c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ee:	e00d      	b.n	800720c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	0018      	movs	r0, r3
 80071f4:	f000 f9aa 	bl	800754c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071f8:	e008      	b.n	800720c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	0018      	movs	r0, r3
 80071fe:	f000 f9a5 	bl	800754c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2284      	movs	r2, #132	; 0x84
 8007206:	2100      	movs	r1, #0
 8007208:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800720a:	e189      	b.n	8007520 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800720c:	46c0      	nop			; (mov r8, r8)
    return;
 800720e:	e187      	b.n	8007520 <HAL_UART_IRQHandler+0x5a8>
 8007210:	0000080f 	.word	0x0000080f
 8007214:	04000120 	.word	0x04000120
 8007218:	08007ed1 	.word	0x08007ed1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007220:	2b01      	cmp	r3, #1
 8007222:	d000      	beq.n	8007226 <HAL_UART_IRQHandler+0x2ae>
 8007224:	e13b      	b.n	800749e <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007226:	23a4      	movs	r3, #164	; 0xa4
 8007228:	18fb      	adds	r3, r7, r3
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2210      	movs	r2, #16
 800722e:	4013      	ands	r3, r2
 8007230:	d100      	bne.n	8007234 <HAL_UART_IRQHandler+0x2bc>
 8007232:	e134      	b.n	800749e <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007234:	23a0      	movs	r3, #160	; 0xa0
 8007236:	18fb      	adds	r3, r7, r3
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2210      	movs	r2, #16
 800723c:	4013      	ands	r3, r2
 800723e:	d100      	bne.n	8007242 <HAL_UART_IRQHandler+0x2ca>
 8007240:	e12d      	b.n	800749e <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2210      	movs	r2, #16
 8007248:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	2240      	movs	r2, #64	; 0x40
 8007252:	4013      	ands	r3, r2
 8007254:	2b40      	cmp	r3, #64	; 0x40
 8007256:	d000      	beq.n	800725a <HAL_UART_IRQHandler+0x2e2>
 8007258:	e0a1      	b.n	800739e <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	217e      	movs	r1, #126	; 0x7e
 8007264:	187b      	adds	r3, r7, r1
 8007266:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007268:	187b      	adds	r3, r7, r1
 800726a:	881b      	ldrh	r3, [r3, #0]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d100      	bne.n	8007272 <HAL_UART_IRQHandler+0x2fa>
 8007270:	e158      	b.n	8007524 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2258      	movs	r2, #88	; 0x58
 8007276:	5a9b      	ldrh	r3, [r3, r2]
 8007278:	187a      	adds	r2, r7, r1
 800727a:	8812      	ldrh	r2, [r2, #0]
 800727c:	429a      	cmp	r2, r3
 800727e:	d300      	bcc.n	8007282 <HAL_UART_IRQHandler+0x30a>
 8007280:	e150      	b.n	8007524 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	187a      	adds	r2, r7, r1
 8007286:	215a      	movs	r1, #90	; 0x5a
 8007288:	8812      	ldrh	r2, [r2, #0]
 800728a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2220      	movs	r2, #32
 8007296:	4013      	ands	r3, r2
 8007298:	d16f      	bne.n	800737a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800729a:	f3ef 8310 	mrs	r3, PRIMASK
 800729e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80072a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072a2:	67bb      	str	r3, [r7, #120]	; 0x78
 80072a4:	2301      	movs	r3, #1
 80072a6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072aa:	f383 8810 	msr	PRIMASK, r3
}
 80072ae:	46c0      	nop			; (mov r8, r8)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	499e      	ldr	r1, [pc, #632]	; (8007534 <HAL_UART_IRQHandler+0x5bc>)
 80072bc:	400a      	ands	r2, r1
 80072be:	601a      	str	r2, [r3, #0]
 80072c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072c2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c6:	f383 8810 	msr	PRIMASK, r3
}
 80072ca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072cc:	f3ef 8310 	mrs	r3, PRIMASK
 80072d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80072d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072d4:	677b      	str	r3, [r7, #116]	; 0x74
 80072d6:	2301      	movs	r3, #1
 80072d8:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072dc:	f383 8810 	msr	PRIMASK, r3
}
 80072e0:	46c0      	nop			; (mov r8, r8)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689a      	ldr	r2, [r3, #8]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2101      	movs	r1, #1
 80072ee:	438a      	bics	r2, r1
 80072f0:	609a      	str	r2, [r3, #8]
 80072f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072f4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072f8:	f383 8810 	msr	PRIMASK, r3
}
 80072fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007302:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007304:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007306:	673b      	str	r3, [r7, #112]	; 0x70
 8007308:	2301      	movs	r3, #1
 800730a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800730c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800730e:	f383 8810 	msr	PRIMASK, r3
}
 8007312:	46c0      	nop			; (mov r8, r8)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	689a      	ldr	r2, [r3, #8]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2140      	movs	r1, #64	; 0x40
 8007320:	438a      	bics	r2, r1
 8007322:	609a      	str	r2, [r3, #8]
 8007324:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007326:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007328:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800732a:	f383 8810 	msr	PRIMASK, r3
}
 800732e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2280      	movs	r2, #128	; 0x80
 8007334:	2120      	movs	r1, #32
 8007336:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800733e:	f3ef 8310 	mrs	r3, PRIMASK
 8007342:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8007344:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007346:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007348:	2301      	movs	r3, #1
 800734a:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800734c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800734e:	f383 8810 	msr	PRIMASK, r3
}
 8007352:	46c0      	nop			; (mov r8, r8)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2110      	movs	r1, #16
 8007360:	438a      	bics	r2, r1
 8007362:	601a      	str	r2, [r3, #0]
 8007364:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007366:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007368:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800736a:	f383 8810 	msr	PRIMASK, r3
}
 800736e:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007374:	0018      	movs	r0, r3
 8007376:	f7fd f8f3 	bl	8004560 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2202      	movs	r2, #2
 800737e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2258      	movs	r2, #88	; 0x58
 8007384:	5a9a      	ldrh	r2, [r3, r2]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	215a      	movs	r1, #90	; 0x5a
 800738a:	5a5b      	ldrh	r3, [r3, r1]
 800738c:	b29b      	uxth	r3, r3
 800738e:	1ad3      	subs	r3, r2, r3
 8007390:	b29a      	uxth	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	0011      	movs	r1, r2
 8007396:	0018      	movs	r0, r3
 8007398:	f000 f8e0 	bl	800755c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800739c:	e0c2      	b.n	8007524 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2258      	movs	r2, #88	; 0x58
 80073a2:	5a99      	ldrh	r1, [r3, r2]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	225a      	movs	r2, #90	; 0x5a
 80073a8:	5a9b      	ldrh	r3, [r3, r2]
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	208e      	movs	r0, #142	; 0x8e
 80073ae:	183b      	adds	r3, r7, r0
 80073b0:	1a8a      	subs	r2, r1, r2
 80073b2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	225a      	movs	r2, #90	; 0x5a
 80073b8:	5a9b      	ldrh	r3, [r3, r2]
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d100      	bne.n	80073c2 <HAL_UART_IRQHandler+0x44a>
 80073c0:	e0b2      	b.n	8007528 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 80073c2:	183b      	adds	r3, r7, r0
 80073c4:	881b      	ldrh	r3, [r3, #0]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d100      	bne.n	80073cc <HAL_UART_IRQHandler+0x454>
 80073ca:	e0ad      	b.n	8007528 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073cc:	f3ef 8310 	mrs	r3, PRIMASK
 80073d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80073d2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073d4:	2488      	movs	r4, #136	; 0x88
 80073d6:	193a      	adds	r2, r7, r4
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	2301      	movs	r3, #1
 80073dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	f383 8810 	msr	PRIMASK, r3
}
 80073e4:	46c0      	nop			; (mov r8, r8)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4951      	ldr	r1, [pc, #324]	; (8007538 <HAL_UART_IRQHandler+0x5c0>)
 80073f2:	400a      	ands	r2, r1
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	193b      	adds	r3, r7, r4
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f383 8810 	msr	PRIMASK, r3
}
 8007402:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007404:	f3ef 8310 	mrs	r3, PRIMASK
 8007408:	61bb      	str	r3, [r7, #24]
  return(result);
 800740a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800740c:	2484      	movs	r4, #132	; 0x84
 800740e:	193a      	adds	r2, r7, r4
 8007410:	6013      	str	r3, [r2, #0]
 8007412:	2301      	movs	r3, #1
 8007414:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	f383 8810 	msr	PRIMASK, r3
}
 800741c:	46c0      	nop			; (mov r8, r8)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	689a      	ldr	r2, [r3, #8]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2101      	movs	r1, #1
 800742a:	438a      	bics	r2, r1
 800742c:	609a      	str	r2, [r3, #8]
 800742e:	193b      	adds	r3, r7, r4
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007434:	6a3b      	ldr	r3, [r7, #32]
 8007436:	f383 8810 	msr	PRIMASK, r3
}
 800743a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2280      	movs	r2, #128	; 0x80
 8007440:	2120      	movs	r1, #32
 8007442:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2200      	movs	r2, #0
 800744e:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007450:	f3ef 8310 	mrs	r3, PRIMASK
 8007454:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007456:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007458:	2480      	movs	r4, #128	; 0x80
 800745a:	193a      	adds	r2, r7, r4
 800745c:	6013      	str	r3, [r2, #0]
 800745e:	2301      	movs	r3, #1
 8007460:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007464:	f383 8810 	msr	PRIMASK, r3
}
 8007468:	46c0      	nop			; (mov r8, r8)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2110      	movs	r1, #16
 8007476:	438a      	bics	r2, r1
 8007478:	601a      	str	r2, [r3, #0]
 800747a:	193b      	adds	r3, r7, r4
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007482:	f383 8810 	msr	PRIMASK, r3
}
 8007486:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2202      	movs	r2, #2
 800748c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800748e:	183b      	adds	r3, r7, r0
 8007490:	881a      	ldrh	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	0011      	movs	r1, r2
 8007496:	0018      	movs	r0, r3
 8007498:	f000 f860 	bl	800755c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800749c:	e044      	b.n	8007528 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800749e:	23a4      	movs	r3, #164	; 0xa4
 80074a0:	18fb      	adds	r3, r7, r3
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	2380      	movs	r3, #128	; 0x80
 80074a6:	035b      	lsls	r3, r3, #13
 80074a8:	4013      	ands	r3, r2
 80074aa:	d010      	beq.n	80074ce <HAL_UART_IRQHandler+0x556>
 80074ac:	239c      	movs	r3, #156	; 0x9c
 80074ae:	18fb      	adds	r3, r7, r3
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	2380      	movs	r3, #128	; 0x80
 80074b4:	03db      	lsls	r3, r3, #15
 80074b6:	4013      	ands	r3, r2
 80074b8:	d009      	beq.n	80074ce <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2280      	movs	r2, #128	; 0x80
 80074c0:	0352      	lsls	r2, r2, #13
 80074c2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	0018      	movs	r0, r3
 80074c8:	f000 fd44 	bl	8007f54 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074cc:	e02f      	b.n	800752e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80074ce:	23a4      	movs	r3, #164	; 0xa4
 80074d0:	18fb      	adds	r3, r7, r3
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2280      	movs	r2, #128	; 0x80
 80074d6:	4013      	ands	r3, r2
 80074d8:	d00f      	beq.n	80074fa <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80074da:	23a0      	movs	r3, #160	; 0xa0
 80074dc:	18fb      	adds	r3, r7, r3
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2280      	movs	r2, #128	; 0x80
 80074e2:	4013      	ands	r3, r2
 80074e4:	d009      	beq.n	80074fa <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d01e      	beq.n	800752c <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	0010      	movs	r0, r2
 80074f6:	4798      	blx	r3
    }
    return;
 80074f8:	e018      	b.n	800752c <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80074fa:	23a4      	movs	r3, #164	; 0xa4
 80074fc:	18fb      	adds	r3, r7, r3
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2240      	movs	r2, #64	; 0x40
 8007502:	4013      	ands	r3, r2
 8007504:	d013      	beq.n	800752e <HAL_UART_IRQHandler+0x5b6>
 8007506:	23a0      	movs	r3, #160	; 0xa0
 8007508:	18fb      	adds	r3, r7, r3
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2240      	movs	r2, #64	; 0x40
 800750e:	4013      	ands	r3, r2
 8007510:	d00d      	beq.n	800752e <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	0018      	movs	r0, r3
 8007516:	f000 fcf2 	bl	8007efe <UART_EndTransmit_IT>
    return;
 800751a:	e008      	b.n	800752e <HAL_UART_IRQHandler+0x5b6>
      return;
 800751c:	46c0      	nop			; (mov r8, r8)
 800751e:	e006      	b.n	800752e <HAL_UART_IRQHandler+0x5b6>
    return;
 8007520:	46c0      	nop			; (mov r8, r8)
 8007522:	e004      	b.n	800752e <HAL_UART_IRQHandler+0x5b6>
      return;
 8007524:	46c0      	nop			; (mov r8, r8)
 8007526:	e002      	b.n	800752e <HAL_UART_IRQHandler+0x5b6>
      return;
 8007528:	46c0      	nop			; (mov r8, r8)
 800752a:	e000      	b.n	800752e <HAL_UART_IRQHandler+0x5b6>
    return;
 800752c:	46c0      	nop			; (mov r8, r8)
  }

}
 800752e:	46bd      	mov	sp, r7
 8007530:	b02b      	add	sp, #172	; 0xac
 8007532:	bd90      	pop	{r4, r7, pc}
 8007534:	fffffeff 	.word	0xfffffeff
 8007538:	fffffedf 	.word	0xfffffedf

0800753c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007544:	46c0      	nop			; (mov r8, r8)
 8007546:	46bd      	mov	sp, r7
 8007548:	b002      	add	sp, #8
 800754a:	bd80      	pop	{r7, pc}

0800754c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007554:	46c0      	nop			; (mov r8, r8)
 8007556:	46bd      	mov	sp, r7
 8007558:	b002      	add	sp, #8
 800755a:	bd80      	pop	{r7, pc}

0800755c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b082      	sub	sp, #8
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	000a      	movs	r2, r1
 8007566:	1cbb      	adds	r3, r7, #2
 8007568:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800756a:	46c0      	nop			; (mov r8, r8)
 800756c:	46bd      	mov	sp, r7
 800756e:	b002      	add	sp, #8
 8007570:	bd80      	pop	{r7, pc}
	...

08007574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007574:	b5b0      	push	{r4, r5, r7, lr}
 8007576:	b08e      	sub	sp, #56	; 0x38
 8007578:	af00      	add	r7, sp, #0
 800757a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800757c:	231a      	movs	r3, #26
 800757e:	2218      	movs	r2, #24
 8007580:	189b      	adds	r3, r3, r2
 8007582:	19db      	adds	r3, r3, r7
 8007584:	2200      	movs	r2, #0
 8007586:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	689a      	ldr	r2, [r3, #8]
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	691b      	ldr	r3, [r3, #16]
 8007590:	431a      	orrs	r2, r3
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	431a      	orrs	r2, r3
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	69db      	ldr	r3, [r3, #28]
 800759c:	4313      	orrs	r3, r2
 800759e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4ac6      	ldr	r2, [pc, #792]	; (80078c0 <UART_SetConfig+0x34c>)
 80075a8:	4013      	ands	r3, r2
 80075aa:	0019      	movs	r1, r3
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075b2:	430a      	orrs	r2, r1
 80075b4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	4ac1      	ldr	r2, [pc, #772]	; (80078c4 <UART_SetConfig+0x350>)
 80075be:	4013      	ands	r3, r2
 80075c0:	0019      	movs	r1, r3
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	68da      	ldr	r2, [r3, #12]
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	430a      	orrs	r2, r1
 80075cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	699b      	ldr	r3, [r3, #24]
 80075d2:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80075d4:	69fb      	ldr	r3, [r7, #28]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4abb      	ldr	r2, [pc, #748]	; (80078c8 <UART_SetConfig+0x354>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d004      	beq.n	80075e8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	6a1b      	ldr	r3, [r3, #32]
 80075e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075e4:	4313      	orrs	r3, r2
 80075e6:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	4ab7      	ldr	r2, [pc, #732]	; (80078cc <UART_SetConfig+0x358>)
 80075f0:	4013      	ands	r3, r2
 80075f2:	0019      	movs	r1, r3
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075fa:	430a      	orrs	r2, r1
 80075fc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4ab3      	ldr	r2, [pc, #716]	; (80078d0 <UART_SetConfig+0x35c>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d131      	bne.n	800766c <UART_SetConfig+0xf8>
 8007608:	4bb2      	ldr	r3, [pc, #712]	; (80078d4 <UART_SetConfig+0x360>)
 800760a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800760c:	2203      	movs	r2, #3
 800760e:	4013      	ands	r3, r2
 8007610:	2b03      	cmp	r3, #3
 8007612:	d01d      	beq.n	8007650 <UART_SetConfig+0xdc>
 8007614:	d823      	bhi.n	800765e <UART_SetConfig+0xea>
 8007616:	2b02      	cmp	r3, #2
 8007618:	d00c      	beq.n	8007634 <UART_SetConfig+0xc0>
 800761a:	d820      	bhi.n	800765e <UART_SetConfig+0xea>
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <UART_SetConfig+0xb2>
 8007620:	2b01      	cmp	r3, #1
 8007622:	d00e      	beq.n	8007642 <UART_SetConfig+0xce>
 8007624:	e01b      	b.n	800765e <UART_SetConfig+0xea>
 8007626:	231b      	movs	r3, #27
 8007628:	2218      	movs	r2, #24
 800762a:	189b      	adds	r3, r3, r2
 800762c:	19db      	adds	r3, r3, r7
 800762e:	2201      	movs	r2, #1
 8007630:	701a      	strb	r2, [r3, #0]
 8007632:	e09c      	b.n	800776e <UART_SetConfig+0x1fa>
 8007634:	231b      	movs	r3, #27
 8007636:	2218      	movs	r2, #24
 8007638:	189b      	adds	r3, r3, r2
 800763a:	19db      	adds	r3, r3, r7
 800763c:	2202      	movs	r2, #2
 800763e:	701a      	strb	r2, [r3, #0]
 8007640:	e095      	b.n	800776e <UART_SetConfig+0x1fa>
 8007642:	231b      	movs	r3, #27
 8007644:	2218      	movs	r2, #24
 8007646:	189b      	adds	r3, r3, r2
 8007648:	19db      	adds	r3, r3, r7
 800764a:	2204      	movs	r2, #4
 800764c:	701a      	strb	r2, [r3, #0]
 800764e:	e08e      	b.n	800776e <UART_SetConfig+0x1fa>
 8007650:	231b      	movs	r3, #27
 8007652:	2218      	movs	r2, #24
 8007654:	189b      	adds	r3, r3, r2
 8007656:	19db      	adds	r3, r3, r7
 8007658:	2208      	movs	r2, #8
 800765a:	701a      	strb	r2, [r3, #0]
 800765c:	e087      	b.n	800776e <UART_SetConfig+0x1fa>
 800765e:	231b      	movs	r3, #27
 8007660:	2218      	movs	r2, #24
 8007662:	189b      	adds	r3, r3, r2
 8007664:	19db      	adds	r3, r3, r7
 8007666:	2210      	movs	r2, #16
 8007668:	701a      	strb	r2, [r3, #0]
 800766a:	e080      	b.n	800776e <UART_SetConfig+0x1fa>
 800766c:	69fb      	ldr	r3, [r7, #28]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a99      	ldr	r2, [pc, #612]	; (80078d8 <UART_SetConfig+0x364>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d131      	bne.n	80076da <UART_SetConfig+0x166>
 8007676:	4b97      	ldr	r3, [pc, #604]	; (80078d4 <UART_SetConfig+0x360>)
 8007678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800767a:	220c      	movs	r2, #12
 800767c:	4013      	ands	r3, r2
 800767e:	2b0c      	cmp	r3, #12
 8007680:	d01d      	beq.n	80076be <UART_SetConfig+0x14a>
 8007682:	d823      	bhi.n	80076cc <UART_SetConfig+0x158>
 8007684:	2b08      	cmp	r3, #8
 8007686:	d00c      	beq.n	80076a2 <UART_SetConfig+0x12e>
 8007688:	d820      	bhi.n	80076cc <UART_SetConfig+0x158>
 800768a:	2b00      	cmp	r3, #0
 800768c:	d002      	beq.n	8007694 <UART_SetConfig+0x120>
 800768e:	2b04      	cmp	r3, #4
 8007690:	d00e      	beq.n	80076b0 <UART_SetConfig+0x13c>
 8007692:	e01b      	b.n	80076cc <UART_SetConfig+0x158>
 8007694:	231b      	movs	r3, #27
 8007696:	2218      	movs	r2, #24
 8007698:	189b      	adds	r3, r3, r2
 800769a:	19db      	adds	r3, r3, r7
 800769c:	2200      	movs	r2, #0
 800769e:	701a      	strb	r2, [r3, #0]
 80076a0:	e065      	b.n	800776e <UART_SetConfig+0x1fa>
 80076a2:	231b      	movs	r3, #27
 80076a4:	2218      	movs	r2, #24
 80076a6:	189b      	adds	r3, r3, r2
 80076a8:	19db      	adds	r3, r3, r7
 80076aa:	2202      	movs	r2, #2
 80076ac:	701a      	strb	r2, [r3, #0]
 80076ae:	e05e      	b.n	800776e <UART_SetConfig+0x1fa>
 80076b0:	231b      	movs	r3, #27
 80076b2:	2218      	movs	r2, #24
 80076b4:	189b      	adds	r3, r3, r2
 80076b6:	19db      	adds	r3, r3, r7
 80076b8:	2204      	movs	r2, #4
 80076ba:	701a      	strb	r2, [r3, #0]
 80076bc:	e057      	b.n	800776e <UART_SetConfig+0x1fa>
 80076be:	231b      	movs	r3, #27
 80076c0:	2218      	movs	r2, #24
 80076c2:	189b      	adds	r3, r3, r2
 80076c4:	19db      	adds	r3, r3, r7
 80076c6:	2208      	movs	r2, #8
 80076c8:	701a      	strb	r2, [r3, #0]
 80076ca:	e050      	b.n	800776e <UART_SetConfig+0x1fa>
 80076cc:	231b      	movs	r3, #27
 80076ce:	2218      	movs	r2, #24
 80076d0:	189b      	adds	r3, r3, r2
 80076d2:	19db      	adds	r3, r3, r7
 80076d4:	2210      	movs	r2, #16
 80076d6:	701a      	strb	r2, [r3, #0]
 80076d8:	e049      	b.n	800776e <UART_SetConfig+0x1fa>
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a7a      	ldr	r2, [pc, #488]	; (80078c8 <UART_SetConfig+0x354>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d13e      	bne.n	8007762 <UART_SetConfig+0x1ee>
 80076e4:	4b7b      	ldr	r3, [pc, #492]	; (80078d4 <UART_SetConfig+0x360>)
 80076e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80076e8:	23c0      	movs	r3, #192	; 0xc0
 80076ea:	011b      	lsls	r3, r3, #4
 80076ec:	4013      	ands	r3, r2
 80076ee:	22c0      	movs	r2, #192	; 0xc0
 80076f0:	0112      	lsls	r2, r2, #4
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d027      	beq.n	8007746 <UART_SetConfig+0x1d2>
 80076f6:	22c0      	movs	r2, #192	; 0xc0
 80076f8:	0112      	lsls	r2, r2, #4
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d82a      	bhi.n	8007754 <UART_SetConfig+0x1e0>
 80076fe:	2280      	movs	r2, #128	; 0x80
 8007700:	0112      	lsls	r2, r2, #4
 8007702:	4293      	cmp	r3, r2
 8007704:	d011      	beq.n	800772a <UART_SetConfig+0x1b6>
 8007706:	2280      	movs	r2, #128	; 0x80
 8007708:	0112      	lsls	r2, r2, #4
 800770a:	4293      	cmp	r3, r2
 800770c:	d822      	bhi.n	8007754 <UART_SetConfig+0x1e0>
 800770e:	2b00      	cmp	r3, #0
 8007710:	d004      	beq.n	800771c <UART_SetConfig+0x1a8>
 8007712:	2280      	movs	r2, #128	; 0x80
 8007714:	00d2      	lsls	r2, r2, #3
 8007716:	4293      	cmp	r3, r2
 8007718:	d00e      	beq.n	8007738 <UART_SetConfig+0x1c4>
 800771a:	e01b      	b.n	8007754 <UART_SetConfig+0x1e0>
 800771c:	231b      	movs	r3, #27
 800771e:	2218      	movs	r2, #24
 8007720:	189b      	adds	r3, r3, r2
 8007722:	19db      	adds	r3, r3, r7
 8007724:	2200      	movs	r2, #0
 8007726:	701a      	strb	r2, [r3, #0]
 8007728:	e021      	b.n	800776e <UART_SetConfig+0x1fa>
 800772a:	231b      	movs	r3, #27
 800772c:	2218      	movs	r2, #24
 800772e:	189b      	adds	r3, r3, r2
 8007730:	19db      	adds	r3, r3, r7
 8007732:	2202      	movs	r2, #2
 8007734:	701a      	strb	r2, [r3, #0]
 8007736:	e01a      	b.n	800776e <UART_SetConfig+0x1fa>
 8007738:	231b      	movs	r3, #27
 800773a:	2218      	movs	r2, #24
 800773c:	189b      	adds	r3, r3, r2
 800773e:	19db      	adds	r3, r3, r7
 8007740:	2204      	movs	r2, #4
 8007742:	701a      	strb	r2, [r3, #0]
 8007744:	e013      	b.n	800776e <UART_SetConfig+0x1fa>
 8007746:	231b      	movs	r3, #27
 8007748:	2218      	movs	r2, #24
 800774a:	189b      	adds	r3, r3, r2
 800774c:	19db      	adds	r3, r3, r7
 800774e:	2208      	movs	r2, #8
 8007750:	701a      	strb	r2, [r3, #0]
 8007752:	e00c      	b.n	800776e <UART_SetConfig+0x1fa>
 8007754:	231b      	movs	r3, #27
 8007756:	2218      	movs	r2, #24
 8007758:	189b      	adds	r3, r3, r2
 800775a:	19db      	adds	r3, r3, r7
 800775c:	2210      	movs	r2, #16
 800775e:	701a      	strb	r2, [r3, #0]
 8007760:	e005      	b.n	800776e <UART_SetConfig+0x1fa>
 8007762:	231b      	movs	r3, #27
 8007764:	2218      	movs	r2, #24
 8007766:	189b      	adds	r3, r3, r2
 8007768:	19db      	adds	r3, r3, r7
 800776a:	2210      	movs	r2, #16
 800776c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a55      	ldr	r2, [pc, #340]	; (80078c8 <UART_SetConfig+0x354>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d000      	beq.n	800777a <UART_SetConfig+0x206>
 8007778:	e084      	b.n	8007884 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800777a:	231b      	movs	r3, #27
 800777c:	2218      	movs	r2, #24
 800777e:	189b      	adds	r3, r3, r2
 8007780:	19db      	adds	r3, r3, r7
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	2b08      	cmp	r3, #8
 8007786:	d01d      	beq.n	80077c4 <UART_SetConfig+0x250>
 8007788:	dc20      	bgt.n	80077cc <UART_SetConfig+0x258>
 800778a:	2b04      	cmp	r3, #4
 800778c:	d015      	beq.n	80077ba <UART_SetConfig+0x246>
 800778e:	dc1d      	bgt.n	80077cc <UART_SetConfig+0x258>
 8007790:	2b00      	cmp	r3, #0
 8007792:	d002      	beq.n	800779a <UART_SetConfig+0x226>
 8007794:	2b02      	cmp	r3, #2
 8007796:	d005      	beq.n	80077a4 <UART_SetConfig+0x230>
 8007798:	e018      	b.n	80077cc <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800779a:	f7fe f8d5 	bl	8005948 <HAL_RCC_GetPCLK1Freq>
 800779e:	0003      	movs	r3, r0
 80077a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80077a2:	e01c      	b.n	80077de <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077a4:	4b4b      	ldr	r3, [pc, #300]	; (80078d4 <UART_SetConfig+0x360>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2210      	movs	r2, #16
 80077aa:	4013      	ands	r3, r2
 80077ac:	d002      	beq.n	80077b4 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80077ae:	4b4b      	ldr	r3, [pc, #300]	; (80078dc <UART_SetConfig+0x368>)
 80077b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80077b2:	e014      	b.n	80077de <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80077b4:	4b4a      	ldr	r3, [pc, #296]	; (80078e0 <UART_SetConfig+0x36c>)
 80077b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80077b8:	e011      	b.n	80077de <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077ba:	f7fe f815 	bl	80057e8 <HAL_RCC_GetSysClockFreq>
 80077be:	0003      	movs	r3, r0
 80077c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80077c2:	e00c      	b.n	80077de <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077c4:	2380      	movs	r3, #128	; 0x80
 80077c6:	021b      	lsls	r3, r3, #8
 80077c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80077ca:	e008      	b.n	80077de <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80077cc:	2300      	movs	r3, #0
 80077ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80077d0:	231a      	movs	r3, #26
 80077d2:	2218      	movs	r2, #24
 80077d4:	189b      	adds	r3, r3, r2
 80077d6:	19db      	adds	r3, r3, r7
 80077d8:	2201      	movs	r2, #1
 80077da:	701a      	strb	r2, [r3, #0]
        break;
 80077dc:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80077de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d100      	bne.n	80077e6 <UART_SetConfig+0x272>
 80077e4:	e132      	b.n	8007a4c <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80077e6:	69fb      	ldr	r3, [r7, #28]
 80077e8:	685a      	ldr	r2, [r3, #4]
 80077ea:	0013      	movs	r3, r2
 80077ec:	005b      	lsls	r3, r3, #1
 80077ee:	189b      	adds	r3, r3, r2
 80077f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d305      	bcc.n	8007802 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80077fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077fe:	429a      	cmp	r2, r3
 8007800:	d906      	bls.n	8007810 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8007802:	231a      	movs	r3, #26
 8007804:	2218      	movs	r2, #24
 8007806:	189b      	adds	r3, r3, r2
 8007808:	19db      	adds	r3, r3, r7
 800780a:	2201      	movs	r2, #1
 800780c:	701a      	strb	r2, [r3, #0]
 800780e:	e11d      	b.n	8007a4c <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007812:	613b      	str	r3, [r7, #16]
 8007814:	2300      	movs	r3, #0
 8007816:	617b      	str	r3, [r7, #20]
 8007818:	6939      	ldr	r1, [r7, #16]
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	000b      	movs	r3, r1
 800781e:	0e1b      	lsrs	r3, r3, #24
 8007820:	0010      	movs	r0, r2
 8007822:	0205      	lsls	r5, r0, #8
 8007824:	431d      	orrs	r5, r3
 8007826:	000b      	movs	r3, r1
 8007828:	021c      	lsls	r4, r3, #8
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	085b      	lsrs	r3, r3, #1
 8007830:	60bb      	str	r3, [r7, #8]
 8007832:	2300      	movs	r3, #0
 8007834:	60fb      	str	r3, [r7, #12]
 8007836:	68b8      	ldr	r0, [r7, #8]
 8007838:	68f9      	ldr	r1, [r7, #12]
 800783a:	1900      	adds	r0, r0, r4
 800783c:	4169      	adcs	r1, r5
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	603b      	str	r3, [r7, #0]
 8007844:	2300      	movs	r3, #0
 8007846:	607b      	str	r3, [r7, #4]
 8007848:	683a      	ldr	r2, [r7, #0]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f7f8 fe2c 	bl	80004a8 <__aeabi_uldivmod>
 8007850:	0002      	movs	r2, r0
 8007852:	000b      	movs	r3, r1
 8007854:	0013      	movs	r3, r2
 8007856:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007858:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800785a:	23c0      	movs	r3, #192	; 0xc0
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	429a      	cmp	r2, r3
 8007860:	d309      	bcc.n	8007876 <UART_SetConfig+0x302>
 8007862:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007864:	2380      	movs	r3, #128	; 0x80
 8007866:	035b      	lsls	r3, r3, #13
 8007868:	429a      	cmp	r2, r3
 800786a:	d204      	bcs.n	8007876 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007872:	60da      	str	r2, [r3, #12]
 8007874:	e0ea      	b.n	8007a4c <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8007876:	231a      	movs	r3, #26
 8007878:	2218      	movs	r2, #24
 800787a:	189b      	adds	r3, r3, r2
 800787c:	19db      	adds	r3, r3, r7
 800787e:	2201      	movs	r2, #1
 8007880:	701a      	strb	r2, [r3, #0]
 8007882:	e0e3      	b.n	8007a4c <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	69da      	ldr	r2, [r3, #28]
 8007888:	2380      	movs	r3, #128	; 0x80
 800788a:	021b      	lsls	r3, r3, #8
 800788c:	429a      	cmp	r2, r3
 800788e:	d000      	beq.n	8007892 <UART_SetConfig+0x31e>
 8007890:	e085      	b.n	800799e <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8007892:	231b      	movs	r3, #27
 8007894:	2218      	movs	r2, #24
 8007896:	189b      	adds	r3, r3, r2
 8007898:	19db      	adds	r3, r3, r7
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	2b08      	cmp	r3, #8
 800789e:	d837      	bhi.n	8007910 <UART_SetConfig+0x39c>
 80078a0:	009a      	lsls	r2, r3, #2
 80078a2:	4b10      	ldr	r3, [pc, #64]	; (80078e4 <UART_SetConfig+0x370>)
 80078a4:	18d3      	adds	r3, r2, r3
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078aa:	f7fe f84d 	bl	8005948 <HAL_RCC_GetPCLK1Freq>
 80078ae:	0003      	movs	r3, r0
 80078b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80078b2:	e036      	b.n	8007922 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078b4:	f7fe f85e 	bl	8005974 <HAL_RCC_GetPCLK2Freq>
 80078b8:	0003      	movs	r3, r0
 80078ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80078bc:	e031      	b.n	8007922 <UART_SetConfig+0x3ae>
 80078be:	46c0      	nop			; (mov r8, r8)
 80078c0:	efff69f3 	.word	0xefff69f3
 80078c4:	ffffcfff 	.word	0xffffcfff
 80078c8:	40004800 	.word	0x40004800
 80078cc:	fffff4ff 	.word	0xfffff4ff
 80078d0:	40013800 	.word	0x40013800
 80078d4:	40021000 	.word	0x40021000
 80078d8:	40004400 	.word	0x40004400
 80078dc:	003d0900 	.word	0x003d0900
 80078e0:	00f42400 	.word	0x00f42400
 80078e4:	0800c92c 	.word	0x0800c92c
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078e8:	4b60      	ldr	r3, [pc, #384]	; (8007a6c <UART_SetConfig+0x4f8>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2210      	movs	r2, #16
 80078ee:	4013      	ands	r3, r2
 80078f0:	d002      	beq.n	80078f8 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80078f2:	4b5f      	ldr	r3, [pc, #380]	; (8007a70 <UART_SetConfig+0x4fc>)
 80078f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80078f6:	e014      	b.n	8007922 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80078f8:	4b5e      	ldr	r3, [pc, #376]	; (8007a74 <UART_SetConfig+0x500>)
 80078fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80078fc:	e011      	b.n	8007922 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078fe:	f7fd ff73 	bl	80057e8 <HAL_RCC_GetSysClockFreq>
 8007902:	0003      	movs	r3, r0
 8007904:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007906:	e00c      	b.n	8007922 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007908:	2380      	movs	r3, #128	; 0x80
 800790a:	021b      	lsls	r3, r3, #8
 800790c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800790e:	e008      	b.n	8007922 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8007910:	2300      	movs	r3, #0
 8007912:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007914:	231a      	movs	r3, #26
 8007916:	2218      	movs	r2, #24
 8007918:	189b      	adds	r3, r3, r2
 800791a:	19db      	adds	r3, r3, r7
 800791c:	2201      	movs	r2, #1
 800791e:	701a      	strb	r2, [r3, #0]
        break;
 8007920:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007924:	2b00      	cmp	r3, #0
 8007926:	d100      	bne.n	800792a <UART_SetConfig+0x3b6>
 8007928:	e090      	b.n	8007a4c <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800792a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800792c:	005a      	lsls	r2, r3, #1
 800792e:	69fb      	ldr	r3, [r7, #28]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	085b      	lsrs	r3, r3, #1
 8007934:	18d2      	adds	r2, r2, r3
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	0019      	movs	r1, r3
 800793c:	0010      	movs	r0, r2
 800793e:	f7f8 fbff 	bl	8000140 <__udivsi3>
 8007942:	0003      	movs	r3, r0
 8007944:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007948:	2b0f      	cmp	r3, #15
 800794a:	d921      	bls.n	8007990 <UART_SetConfig+0x41c>
 800794c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800794e:	2380      	movs	r3, #128	; 0x80
 8007950:	025b      	lsls	r3, r3, #9
 8007952:	429a      	cmp	r2, r3
 8007954:	d21c      	bcs.n	8007990 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007958:	b29a      	uxth	r2, r3
 800795a:	200e      	movs	r0, #14
 800795c:	2418      	movs	r4, #24
 800795e:	1903      	adds	r3, r0, r4
 8007960:	19db      	adds	r3, r3, r7
 8007962:	210f      	movs	r1, #15
 8007964:	438a      	bics	r2, r1
 8007966:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800796a:	085b      	lsrs	r3, r3, #1
 800796c:	b29b      	uxth	r3, r3
 800796e:	2207      	movs	r2, #7
 8007970:	4013      	ands	r3, r2
 8007972:	b299      	uxth	r1, r3
 8007974:	1903      	adds	r3, r0, r4
 8007976:	19db      	adds	r3, r3, r7
 8007978:	1902      	adds	r2, r0, r4
 800797a:	19d2      	adds	r2, r2, r7
 800797c:	8812      	ldrh	r2, [r2, #0]
 800797e:	430a      	orrs	r2, r1
 8007980:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	1902      	adds	r2, r0, r4
 8007988:	19d2      	adds	r2, r2, r7
 800798a:	8812      	ldrh	r2, [r2, #0]
 800798c:	60da      	str	r2, [r3, #12]
 800798e:	e05d      	b.n	8007a4c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8007990:	231a      	movs	r3, #26
 8007992:	2218      	movs	r2, #24
 8007994:	189b      	adds	r3, r3, r2
 8007996:	19db      	adds	r3, r3, r7
 8007998:	2201      	movs	r2, #1
 800799a:	701a      	strb	r2, [r3, #0]
 800799c:	e056      	b.n	8007a4c <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800799e:	231b      	movs	r3, #27
 80079a0:	2218      	movs	r2, #24
 80079a2:	189b      	adds	r3, r3, r2
 80079a4:	19db      	adds	r3, r3, r7
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	2b08      	cmp	r3, #8
 80079aa:	d822      	bhi.n	80079f2 <UART_SetConfig+0x47e>
 80079ac:	009a      	lsls	r2, r3, #2
 80079ae:	4b32      	ldr	r3, [pc, #200]	; (8007a78 <UART_SetConfig+0x504>)
 80079b0:	18d3      	adds	r3, r2, r3
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079b6:	f7fd ffc7 	bl	8005948 <HAL_RCC_GetPCLK1Freq>
 80079ba:	0003      	movs	r3, r0
 80079bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80079be:	e021      	b.n	8007a04 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079c0:	f7fd ffd8 	bl	8005974 <HAL_RCC_GetPCLK2Freq>
 80079c4:	0003      	movs	r3, r0
 80079c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80079c8:	e01c      	b.n	8007a04 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079ca:	4b28      	ldr	r3, [pc, #160]	; (8007a6c <UART_SetConfig+0x4f8>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2210      	movs	r2, #16
 80079d0:	4013      	ands	r3, r2
 80079d2:	d002      	beq.n	80079da <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80079d4:	4b26      	ldr	r3, [pc, #152]	; (8007a70 <UART_SetConfig+0x4fc>)
 80079d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80079d8:	e014      	b.n	8007a04 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80079da:	4b26      	ldr	r3, [pc, #152]	; (8007a74 <UART_SetConfig+0x500>)
 80079dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80079de:	e011      	b.n	8007a04 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079e0:	f7fd ff02 	bl	80057e8 <HAL_RCC_GetSysClockFreq>
 80079e4:	0003      	movs	r3, r0
 80079e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80079e8:	e00c      	b.n	8007a04 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079ea:	2380      	movs	r3, #128	; 0x80
 80079ec:	021b      	lsls	r3, r3, #8
 80079ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80079f0:	e008      	b.n	8007a04 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80079f2:	2300      	movs	r3, #0
 80079f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80079f6:	231a      	movs	r3, #26
 80079f8:	2218      	movs	r2, #24
 80079fa:	189b      	adds	r3, r3, r2
 80079fc:	19db      	adds	r3, r3, r7
 80079fe:	2201      	movs	r2, #1
 8007a00:	701a      	strb	r2, [r3, #0]
        break;
 8007a02:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d020      	beq.n	8007a4c <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	085a      	lsrs	r2, r3, #1
 8007a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a12:	18d2      	adds	r2, r2, r3
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	0019      	movs	r1, r3
 8007a1a:	0010      	movs	r0, r2
 8007a1c:	f7f8 fb90 	bl	8000140 <__udivsi3>
 8007a20:	0003      	movs	r3, r0
 8007a22:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a26:	2b0f      	cmp	r3, #15
 8007a28:	d90a      	bls.n	8007a40 <UART_SetConfig+0x4cc>
 8007a2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a2c:	2380      	movs	r3, #128	; 0x80
 8007a2e:	025b      	lsls	r3, r3, #9
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d205      	bcs.n	8007a40 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	60da      	str	r2, [r3, #12]
 8007a3e:	e005      	b.n	8007a4c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8007a40:	231a      	movs	r3, #26
 8007a42:	2218      	movs	r2, #24
 8007a44:	189b      	adds	r3, r3, r2
 8007a46:	19db      	adds	r3, r3, r7
 8007a48:	2201      	movs	r2, #1
 8007a4a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	2200      	movs	r2, #0
 8007a56:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007a58:	231a      	movs	r3, #26
 8007a5a:	2218      	movs	r2, #24
 8007a5c:	189b      	adds	r3, r3, r2
 8007a5e:	19db      	adds	r3, r3, r7
 8007a60:	781b      	ldrb	r3, [r3, #0]
}
 8007a62:	0018      	movs	r0, r3
 8007a64:	46bd      	mov	sp, r7
 8007a66:	b00e      	add	sp, #56	; 0x38
 8007a68:	bdb0      	pop	{r4, r5, r7, pc}
 8007a6a:	46c0      	nop			; (mov r8, r8)
 8007a6c:	40021000 	.word	0x40021000
 8007a70:	003d0900 	.word	0x003d0900
 8007a74:	00f42400 	.word	0x00f42400
 8007a78:	0800c950 	.word	0x0800c950

08007a7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a88:	2201      	movs	r2, #1
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	d00b      	beq.n	8007aa6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	4a4a      	ldr	r2, [pc, #296]	; (8007bc0 <UART_AdvFeatureConfig+0x144>)
 8007a96:	4013      	ands	r3, r2
 8007a98:	0019      	movs	r1, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aaa:	2202      	movs	r2, #2
 8007aac:	4013      	ands	r3, r2
 8007aae:	d00b      	beq.n	8007ac8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	4a43      	ldr	r2, [pc, #268]	; (8007bc4 <UART_AdvFeatureConfig+0x148>)
 8007ab8:	4013      	ands	r3, r2
 8007aba:	0019      	movs	r1, r3
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	430a      	orrs	r2, r1
 8007ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007acc:	2204      	movs	r2, #4
 8007ace:	4013      	ands	r3, r2
 8007ad0:	d00b      	beq.n	8007aea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	4a3b      	ldr	r2, [pc, #236]	; (8007bc8 <UART_AdvFeatureConfig+0x14c>)
 8007ada:	4013      	ands	r3, r2
 8007adc:	0019      	movs	r1, r3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	430a      	orrs	r2, r1
 8007ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aee:	2208      	movs	r2, #8
 8007af0:	4013      	ands	r3, r2
 8007af2:	d00b      	beq.n	8007b0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	4a34      	ldr	r2, [pc, #208]	; (8007bcc <UART_AdvFeatureConfig+0x150>)
 8007afc:	4013      	ands	r3, r2
 8007afe:	0019      	movs	r1, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	430a      	orrs	r2, r1
 8007b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b10:	2210      	movs	r2, #16
 8007b12:	4013      	ands	r3, r2
 8007b14:	d00b      	beq.n	8007b2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	4a2c      	ldr	r2, [pc, #176]	; (8007bd0 <UART_AdvFeatureConfig+0x154>)
 8007b1e:	4013      	ands	r3, r2
 8007b20:	0019      	movs	r1, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	430a      	orrs	r2, r1
 8007b2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b32:	2220      	movs	r2, #32
 8007b34:	4013      	ands	r3, r2
 8007b36:	d00b      	beq.n	8007b50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	4a25      	ldr	r2, [pc, #148]	; (8007bd4 <UART_AdvFeatureConfig+0x158>)
 8007b40:	4013      	ands	r3, r2
 8007b42:	0019      	movs	r1, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	430a      	orrs	r2, r1
 8007b4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b54:	2240      	movs	r2, #64	; 0x40
 8007b56:	4013      	ands	r3, r2
 8007b58:	d01d      	beq.n	8007b96 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	4a1d      	ldr	r2, [pc, #116]	; (8007bd8 <UART_AdvFeatureConfig+0x15c>)
 8007b62:	4013      	ands	r3, r2
 8007b64:	0019      	movs	r1, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	430a      	orrs	r2, r1
 8007b70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b76:	2380      	movs	r3, #128	; 0x80
 8007b78:	035b      	lsls	r3, r3, #13
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d10b      	bne.n	8007b96 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	4a15      	ldr	r2, [pc, #84]	; (8007bdc <UART_AdvFeatureConfig+0x160>)
 8007b86:	4013      	ands	r3, r2
 8007b88:	0019      	movs	r1, r3
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	430a      	orrs	r2, r1
 8007b94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b9a:	2280      	movs	r2, #128	; 0x80
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	d00b      	beq.n	8007bb8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	685b      	ldr	r3, [r3, #4]
 8007ba6:	4a0e      	ldr	r2, [pc, #56]	; (8007be0 <UART_AdvFeatureConfig+0x164>)
 8007ba8:	4013      	ands	r3, r2
 8007baa:	0019      	movs	r1, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	605a      	str	r2, [r3, #4]
  }
}
 8007bb8:	46c0      	nop			; (mov r8, r8)
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	b002      	add	sp, #8
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	fffdffff 	.word	0xfffdffff
 8007bc4:	fffeffff 	.word	0xfffeffff
 8007bc8:	fffbffff 	.word	0xfffbffff
 8007bcc:	ffff7fff 	.word	0xffff7fff
 8007bd0:	ffffefff 	.word	0xffffefff
 8007bd4:	ffffdfff 	.word	0xffffdfff
 8007bd8:	ffefffff 	.word	0xffefffff
 8007bdc:	ff9fffff 	.word	0xff9fffff
 8007be0:	fff7ffff 	.word	0xfff7ffff

08007be4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b092      	sub	sp, #72	; 0x48
 8007be8:	af02      	add	r7, sp, #8
 8007bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2284      	movs	r2, #132	; 0x84
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bf4:	f7fc f8fc 	bl	8003df0 <HAL_GetTick>
 8007bf8:	0003      	movs	r3, r0
 8007bfa:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2208      	movs	r2, #8
 8007c04:	4013      	ands	r3, r2
 8007c06:	2b08      	cmp	r3, #8
 8007c08:	d12c      	bne.n	8007c64 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c0c:	2280      	movs	r2, #128	; 0x80
 8007c0e:	0391      	lsls	r1, r2, #14
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	4a46      	ldr	r2, [pc, #280]	; (8007d2c <UART_CheckIdleState+0x148>)
 8007c14:	9200      	str	r2, [sp, #0]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f000 f88c 	bl	8007d34 <UART_WaitOnFlagUntilTimeout>
 8007c1c:	1e03      	subs	r3, r0, #0
 8007c1e:	d021      	beq.n	8007c64 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c20:	f3ef 8310 	mrs	r3, PRIMASK
 8007c24:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c28:	63bb      	str	r3, [r7, #56]	; 0x38
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c30:	f383 8810 	msr	PRIMASK, r3
}
 8007c34:	46c0      	nop			; (mov r8, r8)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2180      	movs	r1, #128	; 0x80
 8007c42:	438a      	bics	r2, r1
 8007c44:	601a      	str	r2, [r3, #0]
 8007c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c48:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4c:	f383 8810 	msr	PRIMASK, r3
}
 8007c50:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2220      	movs	r2, #32
 8007c56:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2278      	movs	r2, #120	; 0x78
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c60:	2303      	movs	r3, #3
 8007c62:	e05f      	b.n	8007d24 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	2204      	movs	r2, #4
 8007c6c:	4013      	ands	r3, r2
 8007c6e:	2b04      	cmp	r3, #4
 8007c70:	d146      	bne.n	8007d00 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c74:	2280      	movs	r2, #128	; 0x80
 8007c76:	03d1      	lsls	r1, r2, #15
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	4a2c      	ldr	r2, [pc, #176]	; (8007d2c <UART_CheckIdleState+0x148>)
 8007c7c:	9200      	str	r2, [sp, #0]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f000 f858 	bl	8007d34 <UART_WaitOnFlagUntilTimeout>
 8007c84:	1e03      	subs	r3, r0, #0
 8007c86:	d03b      	beq.n	8007d00 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c88:	f3ef 8310 	mrs	r3, PRIMASK
 8007c8c:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c90:	637b      	str	r3, [r7, #52]	; 0x34
 8007c92:	2301      	movs	r3, #1
 8007c94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	f383 8810 	msr	PRIMASK, r3
}
 8007c9c:	46c0      	nop			; (mov r8, r8)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4921      	ldr	r1, [pc, #132]	; (8007d30 <UART_CheckIdleState+0x14c>)
 8007caa:	400a      	ands	r2, r1
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cb0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	f383 8810 	msr	PRIMASK, r3
}
 8007cb8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cba:	f3ef 8310 	mrs	r3, PRIMASK
 8007cbe:	61bb      	str	r3, [r7, #24]
  return(result);
 8007cc0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cc2:	633b      	str	r3, [r7, #48]	; 0x30
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	f383 8810 	msr	PRIMASK, r3
}
 8007cce:	46c0      	nop			; (mov r8, r8)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	689a      	ldr	r2, [r3, #8]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	2101      	movs	r1, #1
 8007cdc:	438a      	bics	r2, r1
 8007cde:	609a      	str	r2, [r3, #8]
 8007ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ce4:	6a3b      	ldr	r3, [r7, #32]
 8007ce6:	f383 8810 	msr	PRIMASK, r3
}
 8007cea:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2280      	movs	r2, #128	; 0x80
 8007cf0:	2120      	movs	r1, #32
 8007cf2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2278      	movs	r2, #120	; 0x78
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e011      	b.n	8007d24 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2220      	movs	r2, #32
 8007d04:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2280      	movs	r2, #128	; 0x80
 8007d0a:	2120      	movs	r1, #32
 8007d0c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2278      	movs	r2, #120	; 0x78
 8007d1e:	2100      	movs	r1, #0
 8007d20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d22:	2300      	movs	r3, #0
}
 8007d24:	0018      	movs	r0, r3
 8007d26:	46bd      	mov	sp, r7
 8007d28:	b010      	add	sp, #64	; 0x40
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	01ffffff 	.word	0x01ffffff
 8007d30:	fffffedf 	.word	0xfffffedf

08007d34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	603b      	str	r3, [r7, #0]
 8007d40:	1dfb      	adds	r3, r7, #7
 8007d42:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d44:	e04b      	b.n	8007dde <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	3301      	adds	r3, #1
 8007d4a:	d048      	beq.n	8007dde <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d4c:	f7fc f850 	bl	8003df0 <HAL_GetTick>
 8007d50:	0002      	movs	r2, r0
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	69ba      	ldr	r2, [r7, #24]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d302      	bcc.n	8007d62 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d101      	bne.n	8007d66 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007d62:	2303      	movs	r3, #3
 8007d64:	e04b      	b.n	8007dfe <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2204      	movs	r2, #4
 8007d6e:	4013      	ands	r3, r2
 8007d70:	d035      	beq.n	8007dde <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	69db      	ldr	r3, [r3, #28]
 8007d78:	2208      	movs	r2, #8
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	2b08      	cmp	r3, #8
 8007d7e:	d111      	bne.n	8007da4 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2208      	movs	r2, #8
 8007d86:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	0018      	movs	r0, r3
 8007d8c:	f000 f83c 	bl	8007e08 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2284      	movs	r2, #132	; 0x84
 8007d94:	2108      	movs	r1, #8
 8007d96:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2278      	movs	r2, #120	; 0x78
 8007d9c:	2100      	movs	r1, #0
 8007d9e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e02c      	b.n	8007dfe <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	69da      	ldr	r2, [r3, #28]
 8007daa:	2380      	movs	r3, #128	; 0x80
 8007dac:	011b      	lsls	r3, r3, #4
 8007dae:	401a      	ands	r2, r3
 8007db0:	2380      	movs	r3, #128	; 0x80
 8007db2:	011b      	lsls	r3, r3, #4
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d112      	bne.n	8007dde <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2280      	movs	r2, #128	; 0x80
 8007dbe:	0112      	lsls	r2, r2, #4
 8007dc0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	0018      	movs	r0, r3
 8007dc6:	f000 f81f 	bl	8007e08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2284      	movs	r2, #132	; 0x84
 8007dce:	2120      	movs	r1, #32
 8007dd0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2278      	movs	r2, #120	; 0x78
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e00f      	b.n	8007dfe <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	69db      	ldr	r3, [r3, #28]
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	4013      	ands	r3, r2
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	1ad3      	subs	r3, r2, r3
 8007dec:	425a      	negs	r2, r3
 8007dee:	4153      	adcs	r3, r2
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	001a      	movs	r2, r3
 8007df4:	1dfb      	adds	r3, r7, #7
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	429a      	cmp	r2, r3
 8007dfa:	d0a4      	beq.n	8007d46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	0018      	movs	r0, r3
 8007e00:	46bd      	mov	sp, r7
 8007e02:	b004      	add	sp, #16
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08e      	sub	sp, #56	; 0x38
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e10:	f3ef 8310 	mrs	r3, PRIMASK
 8007e14:	617b      	str	r3, [r7, #20]
  return(result);
 8007e16:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e18:	637b      	str	r3, [r7, #52]	; 0x34
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e1e:	69bb      	ldr	r3, [r7, #24]
 8007e20:	f383 8810 	msr	PRIMASK, r3
}
 8007e24:	46c0      	nop			; (mov r8, r8)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4926      	ldr	r1, [pc, #152]	; (8007ecc <UART_EndRxTransfer+0xc4>)
 8007e32:	400a      	ands	r2, r1
 8007e34:	601a      	str	r2, [r3, #0]
 8007e36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e3a:	69fb      	ldr	r3, [r7, #28]
 8007e3c:	f383 8810 	msr	PRIMASK, r3
}
 8007e40:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e42:	f3ef 8310 	mrs	r3, PRIMASK
 8007e46:	623b      	str	r3, [r7, #32]
  return(result);
 8007e48:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e4a:	633b      	str	r3, [r7, #48]	; 0x30
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e52:	f383 8810 	msr	PRIMASK, r3
}
 8007e56:	46c0      	nop			; (mov r8, r8)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	689a      	ldr	r2, [r3, #8]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	2101      	movs	r1, #1
 8007e64:	438a      	bics	r2, r1
 8007e66:	609a      	str	r2, [r3, #8]
 8007e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e6e:	f383 8810 	msr	PRIMASK, r3
}
 8007e72:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	d118      	bne.n	8007eae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e80:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e82:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e86:	2301      	movs	r3, #1
 8007e88:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f383 8810 	msr	PRIMASK, r3
}
 8007e90:	46c0      	nop			; (mov r8, r8)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2110      	movs	r1, #16
 8007e9e:	438a      	bics	r2, r1
 8007ea0:	601a      	str	r2, [r3, #0]
 8007ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	f383 8810 	msr	PRIMASK, r3
}
 8007eac:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2280      	movs	r2, #128	; 0x80
 8007eb2:	2120      	movs	r1, #32
 8007eb4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007ec2:	46c0      	nop			; (mov r8, r8)
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	b00e      	add	sp, #56	; 0x38
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	46c0      	nop			; (mov r8, r8)
 8007ecc:	fffffedf 	.word	0xfffffedf

08007ed0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007edc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	225a      	movs	r2, #90	; 0x5a
 8007ee2:	2100      	movs	r1, #0
 8007ee4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2252      	movs	r2, #82	; 0x52
 8007eea:	2100      	movs	r1, #0
 8007eec:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	0018      	movs	r0, r3
 8007ef2:	f7ff fb2b 	bl	800754c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ef6:	46c0      	nop			; (mov r8, r8)
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	b004      	add	sp, #16
 8007efc:	bd80      	pop	{r7, pc}

08007efe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b086      	sub	sp, #24
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f06:	f3ef 8310 	mrs	r3, PRIMASK
 8007f0a:	60bb      	str	r3, [r7, #8]
  return(result);
 8007f0c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f0e:	617b      	str	r3, [r7, #20]
 8007f10:	2301      	movs	r3, #1
 8007f12:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f383 8810 	msr	PRIMASK, r3
}
 8007f1a:	46c0      	nop			; (mov r8, r8)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	2140      	movs	r1, #64	; 0x40
 8007f28:	438a      	bics	r2, r1
 8007f2a:	601a      	str	r2, [r3, #0]
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	f383 8810 	msr	PRIMASK, r3
}
 8007f36:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	0018      	movs	r0, r3
 8007f48:	f7ff faf8 	bl	800753c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f4c:	46c0      	nop			; (mov r8, r8)
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	b006      	add	sp, #24
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b082      	sub	sp, #8
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007f5c:	46c0      	nop			; (mov r8, r8)
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	b002      	add	sp, #8
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <sulp>:
 8007f64:	b570      	push	{r4, r5, r6, lr}
 8007f66:	0016      	movs	r6, r2
 8007f68:	000d      	movs	r5, r1
 8007f6a:	f003 fe5d 	bl	800bc28 <__ulp>
 8007f6e:	2e00      	cmp	r6, #0
 8007f70:	d00d      	beq.n	8007f8e <sulp+0x2a>
 8007f72:	236b      	movs	r3, #107	; 0x6b
 8007f74:	006a      	lsls	r2, r5, #1
 8007f76:	0d52      	lsrs	r2, r2, #21
 8007f78:	1a9b      	subs	r3, r3, r2
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	dd07      	ble.n	8007f8e <sulp+0x2a>
 8007f7e:	2400      	movs	r4, #0
 8007f80:	4a03      	ldr	r2, [pc, #12]	; (8007f90 <sulp+0x2c>)
 8007f82:	051b      	lsls	r3, r3, #20
 8007f84:	189d      	adds	r5, r3, r2
 8007f86:	002b      	movs	r3, r5
 8007f88:	0022      	movs	r2, r4
 8007f8a:	f7f9 fb71 	bl	8001670 <__aeabi_dmul>
 8007f8e:	bd70      	pop	{r4, r5, r6, pc}
 8007f90:	3ff00000 	.word	0x3ff00000

08007f94 <_strtod_l>:
 8007f94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f96:	b0a1      	sub	sp, #132	; 0x84
 8007f98:	9219      	str	r2, [sp, #100]	; 0x64
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	2600      	movs	r6, #0
 8007f9e:	2700      	movs	r7, #0
 8007fa0:	9004      	str	r0, [sp, #16]
 8007fa2:	9107      	str	r1, [sp, #28]
 8007fa4:	921c      	str	r2, [sp, #112]	; 0x70
 8007fa6:	911b      	str	r1, [sp, #108]	; 0x6c
 8007fa8:	780a      	ldrb	r2, [r1, #0]
 8007faa:	2a2b      	cmp	r2, #43	; 0x2b
 8007fac:	d055      	beq.n	800805a <_strtod_l+0xc6>
 8007fae:	d841      	bhi.n	8008034 <_strtod_l+0xa0>
 8007fb0:	2a0d      	cmp	r2, #13
 8007fb2:	d83b      	bhi.n	800802c <_strtod_l+0x98>
 8007fb4:	2a08      	cmp	r2, #8
 8007fb6:	d83b      	bhi.n	8008030 <_strtod_l+0x9c>
 8007fb8:	2a00      	cmp	r2, #0
 8007fba:	d044      	beq.n	8008046 <_strtod_l+0xb2>
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	920f      	str	r2, [sp, #60]	; 0x3c
 8007fc0:	2100      	movs	r1, #0
 8007fc2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007fc4:	9109      	str	r1, [sp, #36]	; 0x24
 8007fc6:	782a      	ldrb	r2, [r5, #0]
 8007fc8:	2a30      	cmp	r2, #48	; 0x30
 8007fca:	d000      	beq.n	8007fce <_strtod_l+0x3a>
 8007fcc:	e085      	b.n	80080da <_strtod_l+0x146>
 8007fce:	786a      	ldrb	r2, [r5, #1]
 8007fd0:	3120      	adds	r1, #32
 8007fd2:	438a      	bics	r2, r1
 8007fd4:	2a58      	cmp	r2, #88	; 0x58
 8007fd6:	d000      	beq.n	8007fda <_strtod_l+0x46>
 8007fd8:	e075      	b.n	80080c6 <_strtod_l+0x132>
 8007fda:	9302      	str	r3, [sp, #8]
 8007fdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007fde:	4a97      	ldr	r2, [pc, #604]	; (800823c <_strtod_l+0x2a8>)
 8007fe0:	9301      	str	r3, [sp, #4]
 8007fe2:	ab1c      	add	r3, sp, #112	; 0x70
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	9804      	ldr	r0, [sp, #16]
 8007fe8:	ab1d      	add	r3, sp, #116	; 0x74
 8007fea:	a91b      	add	r1, sp, #108	; 0x6c
 8007fec:	f002 fed4 	bl	800ad98 <__gethex>
 8007ff0:	230f      	movs	r3, #15
 8007ff2:	0002      	movs	r2, r0
 8007ff4:	401a      	ands	r2, r3
 8007ff6:	0004      	movs	r4, r0
 8007ff8:	9205      	str	r2, [sp, #20]
 8007ffa:	4218      	tst	r0, r3
 8007ffc:	d005      	beq.n	800800a <_strtod_l+0x76>
 8007ffe:	2a06      	cmp	r2, #6
 8008000:	d12d      	bne.n	800805e <_strtod_l+0xca>
 8008002:	1c6b      	adds	r3, r5, #1
 8008004:	931b      	str	r3, [sp, #108]	; 0x6c
 8008006:	2300      	movs	r3, #0
 8008008:	930f      	str	r3, [sp, #60]	; 0x3c
 800800a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800800c:	2b00      	cmp	r3, #0
 800800e:	d002      	beq.n	8008016 <_strtod_l+0x82>
 8008010:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008012:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008014:	6013      	str	r3, [r2, #0]
 8008016:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008018:	2b00      	cmp	r3, #0
 800801a:	d01b      	beq.n	8008054 <_strtod_l+0xc0>
 800801c:	2380      	movs	r3, #128	; 0x80
 800801e:	0032      	movs	r2, r6
 8008020:	061b      	lsls	r3, r3, #24
 8008022:	18fb      	adds	r3, r7, r3
 8008024:	0010      	movs	r0, r2
 8008026:	0019      	movs	r1, r3
 8008028:	b021      	add	sp, #132	; 0x84
 800802a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800802c:	2a20      	cmp	r2, #32
 800802e:	d1c5      	bne.n	8007fbc <_strtod_l+0x28>
 8008030:	3101      	adds	r1, #1
 8008032:	e7b8      	b.n	8007fa6 <_strtod_l+0x12>
 8008034:	2a2d      	cmp	r2, #45	; 0x2d
 8008036:	d1c1      	bne.n	8007fbc <_strtod_l+0x28>
 8008038:	3a2c      	subs	r2, #44	; 0x2c
 800803a:	920f      	str	r2, [sp, #60]	; 0x3c
 800803c:	1c4a      	adds	r2, r1, #1
 800803e:	921b      	str	r2, [sp, #108]	; 0x6c
 8008040:	784a      	ldrb	r2, [r1, #1]
 8008042:	2a00      	cmp	r2, #0
 8008044:	d1bc      	bne.n	8007fc0 <_strtod_l+0x2c>
 8008046:	9b07      	ldr	r3, [sp, #28]
 8008048:	931b      	str	r3, [sp, #108]	; 0x6c
 800804a:	2300      	movs	r3, #0
 800804c:	930f      	str	r3, [sp, #60]	; 0x3c
 800804e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008050:	2b00      	cmp	r3, #0
 8008052:	d1dd      	bne.n	8008010 <_strtod_l+0x7c>
 8008054:	0032      	movs	r2, r6
 8008056:	003b      	movs	r3, r7
 8008058:	e7e4      	b.n	8008024 <_strtod_l+0x90>
 800805a:	2200      	movs	r2, #0
 800805c:	e7ed      	b.n	800803a <_strtod_l+0xa6>
 800805e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008060:	2a00      	cmp	r2, #0
 8008062:	d007      	beq.n	8008074 <_strtod_l+0xe0>
 8008064:	2135      	movs	r1, #53	; 0x35
 8008066:	a81e      	add	r0, sp, #120	; 0x78
 8008068:	f003 fecf 	bl	800be0a <__copybits>
 800806c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800806e:	9804      	ldr	r0, [sp, #16]
 8008070:	f003 fa98 	bl	800b5a4 <_Bfree>
 8008074:	9805      	ldr	r0, [sp, #20]
 8008076:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008078:	3801      	subs	r0, #1
 800807a:	2804      	cmp	r0, #4
 800807c:	d806      	bhi.n	800808c <_strtod_l+0xf8>
 800807e:	f7f8 f84b 	bl	8000118 <__gnu_thumb1_case_uqi>
 8008082:	0312      	.short	0x0312
 8008084:	1e1c      	.short	0x1e1c
 8008086:	12          	.byte	0x12
 8008087:	00          	.byte	0x00
 8008088:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800808a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800808c:	05e4      	lsls	r4, r4, #23
 800808e:	d502      	bpl.n	8008096 <_strtod_l+0x102>
 8008090:	2380      	movs	r3, #128	; 0x80
 8008092:	061b      	lsls	r3, r3, #24
 8008094:	431f      	orrs	r7, r3
 8008096:	4b6a      	ldr	r3, [pc, #424]	; (8008240 <_strtod_l+0x2ac>)
 8008098:	423b      	tst	r3, r7
 800809a:	d1b6      	bne.n	800800a <_strtod_l+0x76>
 800809c:	f001 fede 	bl	8009e5c <__errno>
 80080a0:	2322      	movs	r3, #34	; 0x22
 80080a2:	6003      	str	r3, [r0, #0]
 80080a4:	e7b1      	b.n	800800a <_strtod_l+0x76>
 80080a6:	4967      	ldr	r1, [pc, #412]	; (8008244 <_strtod_l+0x2b0>)
 80080a8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80080aa:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80080ac:	400a      	ands	r2, r1
 80080ae:	4966      	ldr	r1, [pc, #408]	; (8008248 <_strtod_l+0x2b4>)
 80080b0:	185b      	adds	r3, r3, r1
 80080b2:	051b      	lsls	r3, r3, #20
 80080b4:	431a      	orrs	r2, r3
 80080b6:	0017      	movs	r7, r2
 80080b8:	e7e8      	b.n	800808c <_strtod_l+0xf8>
 80080ba:	4f61      	ldr	r7, [pc, #388]	; (8008240 <_strtod_l+0x2ac>)
 80080bc:	e7e6      	b.n	800808c <_strtod_l+0xf8>
 80080be:	2601      	movs	r6, #1
 80080c0:	4f62      	ldr	r7, [pc, #392]	; (800824c <_strtod_l+0x2b8>)
 80080c2:	4276      	negs	r6, r6
 80080c4:	e7e2      	b.n	800808c <_strtod_l+0xf8>
 80080c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80080c8:	1c5a      	adds	r2, r3, #1
 80080ca:	921b      	str	r2, [sp, #108]	; 0x6c
 80080cc:	785b      	ldrb	r3, [r3, #1]
 80080ce:	2b30      	cmp	r3, #48	; 0x30
 80080d0:	d0f9      	beq.n	80080c6 <_strtod_l+0x132>
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d099      	beq.n	800800a <_strtod_l+0x76>
 80080d6:	2301      	movs	r3, #1
 80080d8:	9309      	str	r3, [sp, #36]	; 0x24
 80080da:	2500      	movs	r5, #0
 80080dc:	220a      	movs	r2, #10
 80080de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80080e0:	950d      	str	r5, [sp, #52]	; 0x34
 80080e2:	9310      	str	r3, [sp, #64]	; 0x40
 80080e4:	9508      	str	r5, [sp, #32]
 80080e6:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80080e8:	7804      	ldrb	r4, [r0, #0]
 80080ea:	0023      	movs	r3, r4
 80080ec:	3b30      	subs	r3, #48	; 0x30
 80080ee:	b2d9      	uxtb	r1, r3
 80080f0:	2909      	cmp	r1, #9
 80080f2:	d927      	bls.n	8008144 <_strtod_l+0x1b0>
 80080f4:	2201      	movs	r2, #1
 80080f6:	4956      	ldr	r1, [pc, #344]	; (8008250 <_strtod_l+0x2bc>)
 80080f8:	f001 fe4c 	bl	8009d94 <strncmp>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d031      	beq.n	8008164 <_strtod_l+0x1d0>
 8008100:	2000      	movs	r0, #0
 8008102:	0023      	movs	r3, r4
 8008104:	4684      	mov	ip, r0
 8008106:	9a08      	ldr	r2, [sp, #32]
 8008108:	900c      	str	r0, [sp, #48]	; 0x30
 800810a:	9205      	str	r2, [sp, #20]
 800810c:	2220      	movs	r2, #32
 800810e:	0019      	movs	r1, r3
 8008110:	4391      	bics	r1, r2
 8008112:	000a      	movs	r2, r1
 8008114:	2100      	movs	r1, #0
 8008116:	9106      	str	r1, [sp, #24]
 8008118:	2a45      	cmp	r2, #69	; 0x45
 800811a:	d000      	beq.n	800811e <_strtod_l+0x18a>
 800811c:	e0c2      	b.n	80082a4 <_strtod_l+0x310>
 800811e:	9b05      	ldr	r3, [sp, #20]
 8008120:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008122:	4303      	orrs	r3, r0
 8008124:	4313      	orrs	r3, r2
 8008126:	428b      	cmp	r3, r1
 8008128:	d08d      	beq.n	8008046 <_strtod_l+0xb2>
 800812a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800812c:	9307      	str	r3, [sp, #28]
 800812e:	3301      	adds	r3, #1
 8008130:	931b      	str	r3, [sp, #108]	; 0x6c
 8008132:	9b07      	ldr	r3, [sp, #28]
 8008134:	785b      	ldrb	r3, [r3, #1]
 8008136:	2b2b      	cmp	r3, #43	; 0x2b
 8008138:	d071      	beq.n	800821e <_strtod_l+0x28a>
 800813a:	000c      	movs	r4, r1
 800813c:	2b2d      	cmp	r3, #45	; 0x2d
 800813e:	d174      	bne.n	800822a <_strtod_l+0x296>
 8008140:	2401      	movs	r4, #1
 8008142:	e06d      	b.n	8008220 <_strtod_l+0x28c>
 8008144:	9908      	ldr	r1, [sp, #32]
 8008146:	2908      	cmp	r1, #8
 8008148:	dc09      	bgt.n	800815e <_strtod_l+0x1ca>
 800814a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800814c:	4351      	muls	r1, r2
 800814e:	185b      	adds	r3, r3, r1
 8008150:	930d      	str	r3, [sp, #52]	; 0x34
 8008152:	9b08      	ldr	r3, [sp, #32]
 8008154:	3001      	adds	r0, #1
 8008156:	3301      	adds	r3, #1
 8008158:	9308      	str	r3, [sp, #32]
 800815a:	901b      	str	r0, [sp, #108]	; 0x6c
 800815c:	e7c3      	b.n	80080e6 <_strtod_l+0x152>
 800815e:	4355      	muls	r5, r2
 8008160:	195d      	adds	r5, r3, r5
 8008162:	e7f6      	b.n	8008152 <_strtod_l+0x1be>
 8008164:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008166:	1c5a      	adds	r2, r3, #1
 8008168:	921b      	str	r2, [sp, #108]	; 0x6c
 800816a:	9a08      	ldr	r2, [sp, #32]
 800816c:	785b      	ldrb	r3, [r3, #1]
 800816e:	2a00      	cmp	r2, #0
 8008170:	d03a      	beq.n	80081e8 <_strtod_l+0x254>
 8008172:	900c      	str	r0, [sp, #48]	; 0x30
 8008174:	9205      	str	r2, [sp, #20]
 8008176:	001a      	movs	r2, r3
 8008178:	3a30      	subs	r2, #48	; 0x30
 800817a:	2a09      	cmp	r2, #9
 800817c:	d912      	bls.n	80081a4 <_strtod_l+0x210>
 800817e:	2201      	movs	r2, #1
 8008180:	4694      	mov	ip, r2
 8008182:	e7c3      	b.n	800810c <_strtod_l+0x178>
 8008184:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008186:	3001      	adds	r0, #1
 8008188:	1c5a      	adds	r2, r3, #1
 800818a:	921b      	str	r2, [sp, #108]	; 0x6c
 800818c:	785b      	ldrb	r3, [r3, #1]
 800818e:	2b30      	cmp	r3, #48	; 0x30
 8008190:	d0f8      	beq.n	8008184 <_strtod_l+0x1f0>
 8008192:	001a      	movs	r2, r3
 8008194:	3a31      	subs	r2, #49	; 0x31
 8008196:	2a08      	cmp	r2, #8
 8008198:	d83c      	bhi.n	8008214 <_strtod_l+0x280>
 800819a:	900c      	str	r0, [sp, #48]	; 0x30
 800819c:	2000      	movs	r0, #0
 800819e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80081a0:	9005      	str	r0, [sp, #20]
 80081a2:	9210      	str	r2, [sp, #64]	; 0x40
 80081a4:	001a      	movs	r2, r3
 80081a6:	1c41      	adds	r1, r0, #1
 80081a8:	3a30      	subs	r2, #48	; 0x30
 80081aa:	2b30      	cmp	r3, #48	; 0x30
 80081ac:	d016      	beq.n	80081dc <_strtod_l+0x248>
 80081ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081b0:	185b      	adds	r3, r3, r1
 80081b2:	930c      	str	r3, [sp, #48]	; 0x30
 80081b4:	9b05      	ldr	r3, [sp, #20]
 80081b6:	210a      	movs	r1, #10
 80081b8:	469c      	mov	ip, r3
 80081ba:	4484      	add	ip, r0
 80081bc:	4563      	cmp	r3, ip
 80081be:	d115      	bne.n	80081ec <_strtod_l+0x258>
 80081c0:	9905      	ldr	r1, [sp, #20]
 80081c2:	9b05      	ldr	r3, [sp, #20]
 80081c4:	3101      	adds	r1, #1
 80081c6:	1809      	adds	r1, r1, r0
 80081c8:	181b      	adds	r3, r3, r0
 80081ca:	9105      	str	r1, [sp, #20]
 80081cc:	2b08      	cmp	r3, #8
 80081ce:	dc19      	bgt.n	8008204 <_strtod_l+0x270>
 80081d0:	230a      	movs	r3, #10
 80081d2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80081d4:	434b      	muls	r3, r1
 80081d6:	2100      	movs	r1, #0
 80081d8:	18d3      	adds	r3, r2, r3
 80081da:	930d      	str	r3, [sp, #52]	; 0x34
 80081dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80081de:	0008      	movs	r0, r1
 80081e0:	1c5a      	adds	r2, r3, #1
 80081e2:	921b      	str	r2, [sp, #108]	; 0x6c
 80081e4:	785b      	ldrb	r3, [r3, #1]
 80081e6:	e7c6      	b.n	8008176 <_strtod_l+0x1e2>
 80081e8:	9808      	ldr	r0, [sp, #32]
 80081ea:	e7d0      	b.n	800818e <_strtod_l+0x1fa>
 80081ec:	1c5c      	adds	r4, r3, #1
 80081ee:	2b08      	cmp	r3, #8
 80081f0:	dc04      	bgt.n	80081fc <_strtod_l+0x268>
 80081f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081f4:	434b      	muls	r3, r1
 80081f6:	930d      	str	r3, [sp, #52]	; 0x34
 80081f8:	0023      	movs	r3, r4
 80081fa:	e7df      	b.n	80081bc <_strtod_l+0x228>
 80081fc:	2c10      	cmp	r4, #16
 80081fe:	dcfb      	bgt.n	80081f8 <_strtod_l+0x264>
 8008200:	434d      	muls	r5, r1
 8008202:	e7f9      	b.n	80081f8 <_strtod_l+0x264>
 8008204:	9b05      	ldr	r3, [sp, #20]
 8008206:	2100      	movs	r1, #0
 8008208:	2b10      	cmp	r3, #16
 800820a:	dce7      	bgt.n	80081dc <_strtod_l+0x248>
 800820c:	230a      	movs	r3, #10
 800820e:	435d      	muls	r5, r3
 8008210:	1955      	adds	r5, r2, r5
 8008212:	e7e3      	b.n	80081dc <_strtod_l+0x248>
 8008214:	2200      	movs	r2, #0
 8008216:	920c      	str	r2, [sp, #48]	; 0x30
 8008218:	9205      	str	r2, [sp, #20]
 800821a:	3201      	adds	r2, #1
 800821c:	e7b0      	b.n	8008180 <_strtod_l+0x1ec>
 800821e:	2400      	movs	r4, #0
 8008220:	9b07      	ldr	r3, [sp, #28]
 8008222:	3302      	adds	r3, #2
 8008224:	931b      	str	r3, [sp, #108]	; 0x6c
 8008226:	9b07      	ldr	r3, [sp, #28]
 8008228:	789b      	ldrb	r3, [r3, #2]
 800822a:	001a      	movs	r2, r3
 800822c:	3a30      	subs	r2, #48	; 0x30
 800822e:	2a09      	cmp	r2, #9
 8008230:	d914      	bls.n	800825c <_strtod_l+0x2c8>
 8008232:	9a07      	ldr	r2, [sp, #28]
 8008234:	921b      	str	r2, [sp, #108]	; 0x6c
 8008236:	2200      	movs	r2, #0
 8008238:	e033      	b.n	80082a2 <_strtod_l+0x30e>
 800823a:	46c0      	nop			; (mov r8, r8)
 800823c:	0800c978 	.word	0x0800c978
 8008240:	7ff00000 	.word	0x7ff00000
 8008244:	ffefffff 	.word	0xffefffff
 8008248:	00000433 	.word	0x00000433
 800824c:	7fffffff 	.word	0x7fffffff
 8008250:	0800c974 	.word	0x0800c974
 8008254:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008256:	1c5a      	adds	r2, r3, #1
 8008258:	921b      	str	r2, [sp, #108]	; 0x6c
 800825a:	785b      	ldrb	r3, [r3, #1]
 800825c:	2b30      	cmp	r3, #48	; 0x30
 800825e:	d0f9      	beq.n	8008254 <_strtod_l+0x2c0>
 8008260:	2200      	movs	r2, #0
 8008262:	9206      	str	r2, [sp, #24]
 8008264:	001a      	movs	r2, r3
 8008266:	3a31      	subs	r2, #49	; 0x31
 8008268:	2a08      	cmp	r2, #8
 800826a:	d81b      	bhi.n	80082a4 <_strtod_l+0x310>
 800826c:	3b30      	subs	r3, #48	; 0x30
 800826e:	930e      	str	r3, [sp, #56]	; 0x38
 8008270:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008272:	9306      	str	r3, [sp, #24]
 8008274:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008276:	1c59      	adds	r1, r3, #1
 8008278:	911b      	str	r1, [sp, #108]	; 0x6c
 800827a:	785b      	ldrb	r3, [r3, #1]
 800827c:	001a      	movs	r2, r3
 800827e:	3a30      	subs	r2, #48	; 0x30
 8008280:	2a09      	cmp	r2, #9
 8008282:	d93a      	bls.n	80082fa <_strtod_l+0x366>
 8008284:	9a06      	ldr	r2, [sp, #24]
 8008286:	1a8a      	subs	r2, r1, r2
 8008288:	49b2      	ldr	r1, [pc, #712]	; (8008554 <_strtod_l+0x5c0>)
 800828a:	9106      	str	r1, [sp, #24]
 800828c:	2a08      	cmp	r2, #8
 800828e:	dc04      	bgt.n	800829a <_strtod_l+0x306>
 8008290:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008292:	9206      	str	r2, [sp, #24]
 8008294:	428a      	cmp	r2, r1
 8008296:	dd00      	ble.n	800829a <_strtod_l+0x306>
 8008298:	9106      	str	r1, [sp, #24]
 800829a:	2c00      	cmp	r4, #0
 800829c:	d002      	beq.n	80082a4 <_strtod_l+0x310>
 800829e:	9a06      	ldr	r2, [sp, #24]
 80082a0:	4252      	negs	r2, r2
 80082a2:	9206      	str	r2, [sp, #24]
 80082a4:	9a05      	ldr	r2, [sp, #20]
 80082a6:	2a00      	cmp	r2, #0
 80082a8:	d14d      	bne.n	8008346 <_strtod_l+0x3b2>
 80082aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082ac:	4310      	orrs	r0, r2
 80082ae:	d000      	beq.n	80082b2 <_strtod_l+0x31e>
 80082b0:	e6ab      	b.n	800800a <_strtod_l+0x76>
 80082b2:	4662      	mov	r2, ip
 80082b4:	2a00      	cmp	r2, #0
 80082b6:	d000      	beq.n	80082ba <_strtod_l+0x326>
 80082b8:	e6c5      	b.n	8008046 <_strtod_l+0xb2>
 80082ba:	2b69      	cmp	r3, #105	; 0x69
 80082bc:	d027      	beq.n	800830e <_strtod_l+0x37a>
 80082be:	dc23      	bgt.n	8008308 <_strtod_l+0x374>
 80082c0:	2b49      	cmp	r3, #73	; 0x49
 80082c2:	d024      	beq.n	800830e <_strtod_l+0x37a>
 80082c4:	2b4e      	cmp	r3, #78	; 0x4e
 80082c6:	d000      	beq.n	80082ca <_strtod_l+0x336>
 80082c8:	e6bd      	b.n	8008046 <_strtod_l+0xb2>
 80082ca:	49a3      	ldr	r1, [pc, #652]	; (8008558 <_strtod_l+0x5c4>)
 80082cc:	a81b      	add	r0, sp, #108	; 0x6c
 80082ce:	f002 ff99 	bl	800b204 <__match>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	d100      	bne.n	80082d8 <_strtod_l+0x344>
 80082d6:	e6b6      	b.n	8008046 <_strtod_l+0xb2>
 80082d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082da:	781b      	ldrb	r3, [r3, #0]
 80082dc:	2b28      	cmp	r3, #40	; 0x28
 80082de:	d12c      	bne.n	800833a <_strtod_l+0x3a6>
 80082e0:	499e      	ldr	r1, [pc, #632]	; (800855c <_strtod_l+0x5c8>)
 80082e2:	aa1e      	add	r2, sp, #120	; 0x78
 80082e4:	a81b      	add	r0, sp, #108	; 0x6c
 80082e6:	f002 ffa1 	bl	800b22c <__hexnan>
 80082ea:	2805      	cmp	r0, #5
 80082ec:	d125      	bne.n	800833a <_strtod_l+0x3a6>
 80082ee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80082f0:	4a9b      	ldr	r2, [pc, #620]	; (8008560 <_strtod_l+0x5cc>)
 80082f2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80082f4:	431a      	orrs	r2, r3
 80082f6:	0017      	movs	r7, r2
 80082f8:	e687      	b.n	800800a <_strtod_l+0x76>
 80082fa:	220a      	movs	r2, #10
 80082fc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80082fe:	434a      	muls	r2, r1
 8008300:	18d2      	adds	r2, r2, r3
 8008302:	3a30      	subs	r2, #48	; 0x30
 8008304:	920e      	str	r2, [sp, #56]	; 0x38
 8008306:	e7b5      	b.n	8008274 <_strtod_l+0x2e0>
 8008308:	2b6e      	cmp	r3, #110	; 0x6e
 800830a:	d0de      	beq.n	80082ca <_strtod_l+0x336>
 800830c:	e69b      	b.n	8008046 <_strtod_l+0xb2>
 800830e:	4995      	ldr	r1, [pc, #596]	; (8008564 <_strtod_l+0x5d0>)
 8008310:	a81b      	add	r0, sp, #108	; 0x6c
 8008312:	f002 ff77 	bl	800b204 <__match>
 8008316:	2800      	cmp	r0, #0
 8008318:	d100      	bne.n	800831c <_strtod_l+0x388>
 800831a:	e694      	b.n	8008046 <_strtod_l+0xb2>
 800831c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800831e:	4992      	ldr	r1, [pc, #584]	; (8008568 <_strtod_l+0x5d4>)
 8008320:	3b01      	subs	r3, #1
 8008322:	a81b      	add	r0, sp, #108	; 0x6c
 8008324:	931b      	str	r3, [sp, #108]	; 0x6c
 8008326:	f002 ff6d 	bl	800b204 <__match>
 800832a:	2800      	cmp	r0, #0
 800832c:	d102      	bne.n	8008334 <_strtod_l+0x3a0>
 800832e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008330:	3301      	adds	r3, #1
 8008332:	931b      	str	r3, [sp, #108]	; 0x6c
 8008334:	2600      	movs	r6, #0
 8008336:	4f8a      	ldr	r7, [pc, #552]	; (8008560 <_strtod_l+0x5cc>)
 8008338:	e667      	b.n	800800a <_strtod_l+0x76>
 800833a:	488c      	ldr	r0, [pc, #560]	; (800856c <_strtod_l+0x5d8>)
 800833c:	f001 fdd0 	bl	8009ee0 <nan>
 8008340:	0006      	movs	r6, r0
 8008342:	000f      	movs	r7, r1
 8008344:	e661      	b.n	800800a <_strtod_l+0x76>
 8008346:	9b06      	ldr	r3, [sp, #24]
 8008348:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800834a:	1a9b      	subs	r3, r3, r2
 800834c:	9309      	str	r3, [sp, #36]	; 0x24
 800834e:	9b08      	ldr	r3, [sp, #32]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d101      	bne.n	8008358 <_strtod_l+0x3c4>
 8008354:	9b05      	ldr	r3, [sp, #20]
 8008356:	9308      	str	r3, [sp, #32]
 8008358:	9c05      	ldr	r4, [sp, #20]
 800835a:	2c10      	cmp	r4, #16
 800835c:	dd00      	ble.n	8008360 <_strtod_l+0x3cc>
 800835e:	2410      	movs	r4, #16
 8008360:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008362:	f7fa f84d 	bl	8002400 <__aeabi_ui2d>
 8008366:	9b05      	ldr	r3, [sp, #20]
 8008368:	0006      	movs	r6, r0
 800836a:	000f      	movs	r7, r1
 800836c:	2b09      	cmp	r3, #9
 800836e:	dd15      	ble.n	800839c <_strtod_l+0x408>
 8008370:	0022      	movs	r2, r4
 8008372:	4b7f      	ldr	r3, [pc, #508]	; (8008570 <_strtod_l+0x5dc>)
 8008374:	3a09      	subs	r2, #9
 8008376:	00d2      	lsls	r2, r2, #3
 8008378:	189b      	adds	r3, r3, r2
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f7f9 f977 	bl	8001670 <__aeabi_dmul>
 8008382:	0006      	movs	r6, r0
 8008384:	0028      	movs	r0, r5
 8008386:	000f      	movs	r7, r1
 8008388:	f7fa f83a 	bl	8002400 <__aeabi_ui2d>
 800838c:	0002      	movs	r2, r0
 800838e:	000b      	movs	r3, r1
 8008390:	0030      	movs	r0, r6
 8008392:	0039      	movs	r1, r7
 8008394:	f7f8 fa12 	bl	80007bc <__aeabi_dadd>
 8008398:	0006      	movs	r6, r0
 800839a:	000f      	movs	r7, r1
 800839c:	9b05      	ldr	r3, [sp, #20]
 800839e:	2b0f      	cmp	r3, #15
 80083a0:	dc39      	bgt.n	8008416 <_strtod_l+0x482>
 80083a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d100      	bne.n	80083aa <_strtod_l+0x416>
 80083a8:	e62f      	b.n	800800a <_strtod_l+0x76>
 80083aa:	dd24      	ble.n	80083f6 <_strtod_l+0x462>
 80083ac:	2b16      	cmp	r3, #22
 80083ae:	dc09      	bgt.n	80083c4 <_strtod_l+0x430>
 80083b0:	496f      	ldr	r1, [pc, #444]	; (8008570 <_strtod_l+0x5dc>)
 80083b2:	00db      	lsls	r3, r3, #3
 80083b4:	18c9      	adds	r1, r1, r3
 80083b6:	0032      	movs	r2, r6
 80083b8:	6808      	ldr	r0, [r1, #0]
 80083ba:	6849      	ldr	r1, [r1, #4]
 80083bc:	003b      	movs	r3, r7
 80083be:	f7f9 f957 	bl	8001670 <__aeabi_dmul>
 80083c2:	e7bd      	b.n	8008340 <_strtod_l+0x3ac>
 80083c4:	2325      	movs	r3, #37	; 0x25
 80083c6:	9a05      	ldr	r2, [sp, #20]
 80083c8:	1a9b      	subs	r3, r3, r2
 80083ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083cc:	4293      	cmp	r3, r2
 80083ce:	db22      	blt.n	8008416 <_strtod_l+0x482>
 80083d0:	240f      	movs	r4, #15
 80083d2:	9b05      	ldr	r3, [sp, #20]
 80083d4:	4d66      	ldr	r5, [pc, #408]	; (8008570 <_strtod_l+0x5dc>)
 80083d6:	1ae4      	subs	r4, r4, r3
 80083d8:	00e1      	lsls	r1, r4, #3
 80083da:	1869      	adds	r1, r5, r1
 80083dc:	0032      	movs	r2, r6
 80083de:	6808      	ldr	r0, [r1, #0]
 80083e0:	6849      	ldr	r1, [r1, #4]
 80083e2:	003b      	movs	r3, r7
 80083e4:	f7f9 f944 	bl	8001670 <__aeabi_dmul>
 80083e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083ea:	1b1c      	subs	r4, r3, r4
 80083ec:	00e4      	lsls	r4, r4, #3
 80083ee:	192d      	adds	r5, r5, r4
 80083f0:	682a      	ldr	r2, [r5, #0]
 80083f2:	686b      	ldr	r3, [r5, #4]
 80083f4:	e7e3      	b.n	80083be <_strtod_l+0x42a>
 80083f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083f8:	3316      	adds	r3, #22
 80083fa:	db0c      	blt.n	8008416 <_strtod_l+0x482>
 80083fc:	9906      	ldr	r1, [sp, #24]
 80083fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008400:	4b5b      	ldr	r3, [pc, #364]	; (8008570 <_strtod_l+0x5dc>)
 8008402:	1a52      	subs	r2, r2, r1
 8008404:	00d2      	lsls	r2, r2, #3
 8008406:	189b      	adds	r3, r3, r2
 8008408:	0030      	movs	r0, r6
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	0039      	movs	r1, r7
 8008410:	f7f8 fd34 	bl	8000e7c <__aeabi_ddiv>
 8008414:	e794      	b.n	8008340 <_strtod_l+0x3ac>
 8008416:	9b05      	ldr	r3, [sp, #20]
 8008418:	1b1c      	subs	r4, r3, r4
 800841a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800841c:	18e4      	adds	r4, r4, r3
 800841e:	2c00      	cmp	r4, #0
 8008420:	dd72      	ble.n	8008508 <_strtod_l+0x574>
 8008422:	220f      	movs	r2, #15
 8008424:	0023      	movs	r3, r4
 8008426:	4013      	ands	r3, r2
 8008428:	4214      	tst	r4, r2
 800842a:	d00a      	beq.n	8008442 <_strtod_l+0x4ae>
 800842c:	4950      	ldr	r1, [pc, #320]	; (8008570 <_strtod_l+0x5dc>)
 800842e:	00db      	lsls	r3, r3, #3
 8008430:	18c9      	adds	r1, r1, r3
 8008432:	0032      	movs	r2, r6
 8008434:	6808      	ldr	r0, [r1, #0]
 8008436:	6849      	ldr	r1, [r1, #4]
 8008438:	003b      	movs	r3, r7
 800843a:	f7f9 f919 	bl	8001670 <__aeabi_dmul>
 800843e:	0006      	movs	r6, r0
 8008440:	000f      	movs	r7, r1
 8008442:	230f      	movs	r3, #15
 8008444:	439c      	bics	r4, r3
 8008446:	d04a      	beq.n	80084de <_strtod_l+0x54a>
 8008448:	3326      	adds	r3, #38	; 0x26
 800844a:	33ff      	adds	r3, #255	; 0xff
 800844c:	429c      	cmp	r4, r3
 800844e:	dd22      	ble.n	8008496 <_strtod_l+0x502>
 8008450:	2300      	movs	r3, #0
 8008452:	9305      	str	r3, [sp, #20]
 8008454:	9306      	str	r3, [sp, #24]
 8008456:	930d      	str	r3, [sp, #52]	; 0x34
 8008458:	9308      	str	r3, [sp, #32]
 800845a:	2322      	movs	r3, #34	; 0x22
 800845c:	2600      	movs	r6, #0
 800845e:	9a04      	ldr	r2, [sp, #16]
 8008460:	4f3f      	ldr	r7, [pc, #252]	; (8008560 <_strtod_l+0x5cc>)
 8008462:	6013      	str	r3, [r2, #0]
 8008464:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008466:	42b3      	cmp	r3, r6
 8008468:	d100      	bne.n	800846c <_strtod_l+0x4d8>
 800846a:	e5ce      	b.n	800800a <_strtod_l+0x76>
 800846c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800846e:	9804      	ldr	r0, [sp, #16]
 8008470:	f003 f898 	bl	800b5a4 <_Bfree>
 8008474:	9908      	ldr	r1, [sp, #32]
 8008476:	9804      	ldr	r0, [sp, #16]
 8008478:	f003 f894 	bl	800b5a4 <_Bfree>
 800847c:	9906      	ldr	r1, [sp, #24]
 800847e:	9804      	ldr	r0, [sp, #16]
 8008480:	f003 f890 	bl	800b5a4 <_Bfree>
 8008484:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008486:	9804      	ldr	r0, [sp, #16]
 8008488:	f003 f88c 	bl	800b5a4 <_Bfree>
 800848c:	9905      	ldr	r1, [sp, #20]
 800848e:	9804      	ldr	r0, [sp, #16]
 8008490:	f003 f888 	bl	800b5a4 <_Bfree>
 8008494:	e5b9      	b.n	800800a <_strtod_l+0x76>
 8008496:	2300      	movs	r3, #0
 8008498:	0030      	movs	r0, r6
 800849a:	0039      	movs	r1, r7
 800849c:	4d35      	ldr	r5, [pc, #212]	; (8008574 <_strtod_l+0x5e0>)
 800849e:	1124      	asrs	r4, r4, #4
 80084a0:	9307      	str	r3, [sp, #28]
 80084a2:	2c01      	cmp	r4, #1
 80084a4:	dc1e      	bgt.n	80084e4 <_strtod_l+0x550>
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d001      	beq.n	80084ae <_strtod_l+0x51a>
 80084aa:	0006      	movs	r6, r0
 80084ac:	000f      	movs	r7, r1
 80084ae:	4b32      	ldr	r3, [pc, #200]	; (8008578 <_strtod_l+0x5e4>)
 80084b0:	9a07      	ldr	r2, [sp, #28]
 80084b2:	18ff      	adds	r7, r7, r3
 80084b4:	4b2f      	ldr	r3, [pc, #188]	; (8008574 <_strtod_l+0x5e0>)
 80084b6:	00d2      	lsls	r2, r2, #3
 80084b8:	189d      	adds	r5, r3, r2
 80084ba:	6828      	ldr	r0, [r5, #0]
 80084bc:	6869      	ldr	r1, [r5, #4]
 80084be:	0032      	movs	r2, r6
 80084c0:	003b      	movs	r3, r7
 80084c2:	f7f9 f8d5 	bl	8001670 <__aeabi_dmul>
 80084c6:	4b26      	ldr	r3, [pc, #152]	; (8008560 <_strtod_l+0x5cc>)
 80084c8:	4a2c      	ldr	r2, [pc, #176]	; (800857c <_strtod_l+0x5e8>)
 80084ca:	0006      	movs	r6, r0
 80084cc:	400b      	ands	r3, r1
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d8be      	bhi.n	8008450 <_strtod_l+0x4bc>
 80084d2:	4a2b      	ldr	r2, [pc, #172]	; (8008580 <_strtod_l+0x5ec>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d913      	bls.n	8008500 <_strtod_l+0x56c>
 80084d8:	2601      	movs	r6, #1
 80084da:	4f2a      	ldr	r7, [pc, #168]	; (8008584 <_strtod_l+0x5f0>)
 80084dc:	4276      	negs	r6, r6
 80084de:	2300      	movs	r3, #0
 80084e0:	9307      	str	r3, [sp, #28]
 80084e2:	e088      	b.n	80085f6 <_strtod_l+0x662>
 80084e4:	2201      	movs	r2, #1
 80084e6:	4214      	tst	r4, r2
 80084e8:	d004      	beq.n	80084f4 <_strtod_l+0x560>
 80084ea:	682a      	ldr	r2, [r5, #0]
 80084ec:	686b      	ldr	r3, [r5, #4]
 80084ee:	f7f9 f8bf 	bl	8001670 <__aeabi_dmul>
 80084f2:	2301      	movs	r3, #1
 80084f4:	9a07      	ldr	r2, [sp, #28]
 80084f6:	1064      	asrs	r4, r4, #1
 80084f8:	3201      	adds	r2, #1
 80084fa:	9207      	str	r2, [sp, #28]
 80084fc:	3508      	adds	r5, #8
 80084fe:	e7d0      	b.n	80084a2 <_strtod_l+0x50e>
 8008500:	23d4      	movs	r3, #212	; 0xd4
 8008502:	049b      	lsls	r3, r3, #18
 8008504:	18cf      	adds	r7, r1, r3
 8008506:	e7ea      	b.n	80084de <_strtod_l+0x54a>
 8008508:	2c00      	cmp	r4, #0
 800850a:	d0e8      	beq.n	80084de <_strtod_l+0x54a>
 800850c:	4264      	negs	r4, r4
 800850e:	230f      	movs	r3, #15
 8008510:	0022      	movs	r2, r4
 8008512:	401a      	ands	r2, r3
 8008514:	421c      	tst	r4, r3
 8008516:	d00a      	beq.n	800852e <_strtod_l+0x59a>
 8008518:	4b15      	ldr	r3, [pc, #84]	; (8008570 <_strtod_l+0x5dc>)
 800851a:	00d2      	lsls	r2, r2, #3
 800851c:	189b      	adds	r3, r3, r2
 800851e:	0030      	movs	r0, r6
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	0039      	movs	r1, r7
 8008526:	f7f8 fca9 	bl	8000e7c <__aeabi_ddiv>
 800852a:	0006      	movs	r6, r0
 800852c:	000f      	movs	r7, r1
 800852e:	1124      	asrs	r4, r4, #4
 8008530:	d0d5      	beq.n	80084de <_strtod_l+0x54a>
 8008532:	2c1f      	cmp	r4, #31
 8008534:	dd28      	ble.n	8008588 <_strtod_l+0x5f4>
 8008536:	2300      	movs	r3, #0
 8008538:	9305      	str	r3, [sp, #20]
 800853a:	9306      	str	r3, [sp, #24]
 800853c:	930d      	str	r3, [sp, #52]	; 0x34
 800853e:	9308      	str	r3, [sp, #32]
 8008540:	2322      	movs	r3, #34	; 0x22
 8008542:	9a04      	ldr	r2, [sp, #16]
 8008544:	2600      	movs	r6, #0
 8008546:	6013      	str	r3, [r2, #0]
 8008548:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800854a:	2700      	movs	r7, #0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d18d      	bne.n	800846c <_strtod_l+0x4d8>
 8008550:	e55b      	b.n	800800a <_strtod_l+0x76>
 8008552:	46c0      	nop			; (mov r8, r8)
 8008554:	00004e1f 	.word	0x00004e1f
 8008558:	0800cad6 	.word	0x0800cad6
 800855c:	0800c98c 	.word	0x0800c98c
 8008560:	7ff00000 	.word	0x7ff00000
 8008564:	0800cace 	.word	0x0800cace
 8008568:	0800cb0d 	.word	0x0800cb0d
 800856c:	0800cd98 	.word	0x0800cd98
 8008570:	0800cc78 	.word	0x0800cc78
 8008574:	0800cc50 	.word	0x0800cc50
 8008578:	fcb00000 	.word	0xfcb00000
 800857c:	7ca00000 	.word	0x7ca00000
 8008580:	7c900000 	.word	0x7c900000
 8008584:	7fefffff 	.word	0x7fefffff
 8008588:	2310      	movs	r3, #16
 800858a:	0022      	movs	r2, r4
 800858c:	401a      	ands	r2, r3
 800858e:	9207      	str	r2, [sp, #28]
 8008590:	421c      	tst	r4, r3
 8008592:	d001      	beq.n	8008598 <_strtod_l+0x604>
 8008594:	335a      	adds	r3, #90	; 0x5a
 8008596:	9307      	str	r3, [sp, #28]
 8008598:	0030      	movs	r0, r6
 800859a:	0039      	movs	r1, r7
 800859c:	2300      	movs	r3, #0
 800859e:	4dc4      	ldr	r5, [pc, #784]	; (80088b0 <_strtod_l+0x91c>)
 80085a0:	2201      	movs	r2, #1
 80085a2:	4214      	tst	r4, r2
 80085a4:	d004      	beq.n	80085b0 <_strtod_l+0x61c>
 80085a6:	682a      	ldr	r2, [r5, #0]
 80085a8:	686b      	ldr	r3, [r5, #4]
 80085aa:	f7f9 f861 	bl	8001670 <__aeabi_dmul>
 80085ae:	2301      	movs	r3, #1
 80085b0:	1064      	asrs	r4, r4, #1
 80085b2:	3508      	adds	r5, #8
 80085b4:	2c00      	cmp	r4, #0
 80085b6:	d1f3      	bne.n	80085a0 <_strtod_l+0x60c>
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d001      	beq.n	80085c0 <_strtod_l+0x62c>
 80085bc:	0006      	movs	r6, r0
 80085be:	000f      	movs	r7, r1
 80085c0:	9b07      	ldr	r3, [sp, #28]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d00f      	beq.n	80085e6 <_strtod_l+0x652>
 80085c6:	236b      	movs	r3, #107	; 0x6b
 80085c8:	007a      	lsls	r2, r7, #1
 80085ca:	0d52      	lsrs	r2, r2, #21
 80085cc:	0039      	movs	r1, r7
 80085ce:	1a9b      	subs	r3, r3, r2
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	dd08      	ble.n	80085e6 <_strtod_l+0x652>
 80085d4:	2b1f      	cmp	r3, #31
 80085d6:	dc00      	bgt.n	80085da <_strtod_l+0x646>
 80085d8:	e121      	b.n	800881e <_strtod_l+0x88a>
 80085da:	2600      	movs	r6, #0
 80085dc:	2b34      	cmp	r3, #52	; 0x34
 80085de:	dc00      	bgt.n	80085e2 <_strtod_l+0x64e>
 80085e0:	e116      	b.n	8008810 <_strtod_l+0x87c>
 80085e2:	27dc      	movs	r7, #220	; 0xdc
 80085e4:	04bf      	lsls	r7, r7, #18
 80085e6:	2200      	movs	r2, #0
 80085e8:	2300      	movs	r3, #0
 80085ea:	0030      	movs	r0, r6
 80085ec:	0039      	movs	r1, r7
 80085ee:	f7f7 ff2d 	bl	800044c <__aeabi_dcmpeq>
 80085f2:	2800      	cmp	r0, #0
 80085f4:	d19f      	bne.n	8008536 <_strtod_l+0x5a2>
 80085f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085f8:	9a08      	ldr	r2, [sp, #32]
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80085fe:	9b05      	ldr	r3, [sp, #20]
 8008600:	9804      	ldr	r0, [sp, #16]
 8008602:	f003 f837 	bl	800b674 <__s2b>
 8008606:	900d      	str	r0, [sp, #52]	; 0x34
 8008608:	2800      	cmp	r0, #0
 800860a:	d100      	bne.n	800860e <_strtod_l+0x67a>
 800860c:	e720      	b.n	8008450 <_strtod_l+0x4bc>
 800860e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008610:	9906      	ldr	r1, [sp, #24]
 8008612:	17da      	asrs	r2, r3, #31
 8008614:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008616:	1a5b      	subs	r3, r3, r1
 8008618:	401a      	ands	r2, r3
 800861a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800861c:	9215      	str	r2, [sp, #84]	; 0x54
 800861e:	43db      	mvns	r3, r3
 8008620:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008622:	17db      	asrs	r3, r3, #31
 8008624:	401a      	ands	r2, r3
 8008626:	2300      	movs	r3, #0
 8008628:	9218      	str	r2, [sp, #96]	; 0x60
 800862a:	9305      	str	r3, [sp, #20]
 800862c:	9306      	str	r3, [sp, #24]
 800862e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008630:	9804      	ldr	r0, [sp, #16]
 8008632:	6859      	ldr	r1, [r3, #4]
 8008634:	f002 ff72 	bl	800b51c <_Balloc>
 8008638:	9008      	str	r0, [sp, #32]
 800863a:	2800      	cmp	r0, #0
 800863c:	d100      	bne.n	8008640 <_strtod_l+0x6ac>
 800863e:	e70c      	b.n	800845a <_strtod_l+0x4c6>
 8008640:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008642:	300c      	adds	r0, #12
 8008644:	0019      	movs	r1, r3
 8008646:	691a      	ldr	r2, [r3, #16]
 8008648:	310c      	adds	r1, #12
 800864a:	3202      	adds	r2, #2
 800864c:	0092      	lsls	r2, r2, #2
 800864e:	f001 fc3d 	bl	8009ecc <memcpy>
 8008652:	ab1e      	add	r3, sp, #120	; 0x78
 8008654:	9301      	str	r3, [sp, #4]
 8008656:	ab1d      	add	r3, sp, #116	; 0x74
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	0032      	movs	r2, r6
 800865c:	003b      	movs	r3, r7
 800865e:	9804      	ldr	r0, [sp, #16]
 8008660:	9610      	str	r6, [sp, #64]	; 0x40
 8008662:	9711      	str	r7, [sp, #68]	; 0x44
 8008664:	f003 fb48 	bl	800bcf8 <__d2b>
 8008668:	901c      	str	r0, [sp, #112]	; 0x70
 800866a:	2800      	cmp	r0, #0
 800866c:	d100      	bne.n	8008670 <_strtod_l+0x6dc>
 800866e:	e6f4      	b.n	800845a <_strtod_l+0x4c6>
 8008670:	2101      	movs	r1, #1
 8008672:	9804      	ldr	r0, [sp, #16]
 8008674:	f003 f892 	bl	800b79c <__i2b>
 8008678:	9006      	str	r0, [sp, #24]
 800867a:	2800      	cmp	r0, #0
 800867c:	d100      	bne.n	8008680 <_strtod_l+0x6ec>
 800867e:	e6ec      	b.n	800845a <_strtod_l+0x4c6>
 8008680:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008682:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008684:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008686:	1ad4      	subs	r4, r2, r3
 8008688:	2b00      	cmp	r3, #0
 800868a:	db01      	blt.n	8008690 <_strtod_l+0x6fc>
 800868c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800868e:	195d      	adds	r5, r3, r5
 8008690:	9907      	ldr	r1, [sp, #28]
 8008692:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008694:	1a5b      	subs	r3, r3, r1
 8008696:	2136      	movs	r1, #54	; 0x36
 8008698:	189b      	adds	r3, r3, r2
 800869a:	1a8a      	subs	r2, r1, r2
 800869c:	4985      	ldr	r1, [pc, #532]	; (80088b4 <_strtod_l+0x920>)
 800869e:	2001      	movs	r0, #1
 80086a0:	468c      	mov	ip, r1
 80086a2:	2100      	movs	r1, #0
 80086a4:	3b01      	subs	r3, #1
 80086a6:	9114      	str	r1, [sp, #80]	; 0x50
 80086a8:	9012      	str	r0, [sp, #72]	; 0x48
 80086aa:	4563      	cmp	r3, ip
 80086ac:	da07      	bge.n	80086be <_strtod_l+0x72a>
 80086ae:	4661      	mov	r1, ip
 80086b0:	1ac9      	subs	r1, r1, r3
 80086b2:	1a52      	subs	r2, r2, r1
 80086b4:	291f      	cmp	r1, #31
 80086b6:	dd00      	ble.n	80086ba <_strtod_l+0x726>
 80086b8:	e0b6      	b.n	8008828 <_strtod_l+0x894>
 80086ba:	4088      	lsls	r0, r1
 80086bc:	9012      	str	r0, [sp, #72]	; 0x48
 80086be:	18ab      	adds	r3, r5, r2
 80086c0:	930c      	str	r3, [sp, #48]	; 0x30
 80086c2:	18a4      	adds	r4, r4, r2
 80086c4:	9b07      	ldr	r3, [sp, #28]
 80086c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086c8:	191c      	adds	r4, r3, r4
 80086ca:	002b      	movs	r3, r5
 80086cc:	4295      	cmp	r5, r2
 80086ce:	dd00      	ble.n	80086d2 <_strtod_l+0x73e>
 80086d0:	0013      	movs	r3, r2
 80086d2:	42a3      	cmp	r3, r4
 80086d4:	dd00      	ble.n	80086d8 <_strtod_l+0x744>
 80086d6:	0023      	movs	r3, r4
 80086d8:	2b00      	cmp	r3, #0
 80086da:	dd04      	ble.n	80086e6 <_strtod_l+0x752>
 80086dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086de:	1ae4      	subs	r4, r4, r3
 80086e0:	1ad2      	subs	r2, r2, r3
 80086e2:	920c      	str	r2, [sp, #48]	; 0x30
 80086e4:	1aed      	subs	r5, r5, r3
 80086e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	dd17      	ble.n	800871c <_strtod_l+0x788>
 80086ec:	001a      	movs	r2, r3
 80086ee:	9906      	ldr	r1, [sp, #24]
 80086f0:	9804      	ldr	r0, [sp, #16]
 80086f2:	f003 f91b 	bl	800b92c <__pow5mult>
 80086f6:	9006      	str	r0, [sp, #24]
 80086f8:	2800      	cmp	r0, #0
 80086fa:	d100      	bne.n	80086fe <_strtod_l+0x76a>
 80086fc:	e6ad      	b.n	800845a <_strtod_l+0x4c6>
 80086fe:	0001      	movs	r1, r0
 8008700:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008702:	9804      	ldr	r0, [sp, #16]
 8008704:	f003 f862 	bl	800b7cc <__multiply>
 8008708:	900e      	str	r0, [sp, #56]	; 0x38
 800870a:	2800      	cmp	r0, #0
 800870c:	d100      	bne.n	8008710 <_strtod_l+0x77c>
 800870e:	e6a4      	b.n	800845a <_strtod_l+0x4c6>
 8008710:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008712:	9804      	ldr	r0, [sp, #16]
 8008714:	f002 ff46 	bl	800b5a4 <_Bfree>
 8008718:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800871a:	931c      	str	r3, [sp, #112]	; 0x70
 800871c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800871e:	2b00      	cmp	r3, #0
 8008720:	dd00      	ble.n	8008724 <_strtod_l+0x790>
 8008722:	e087      	b.n	8008834 <_strtod_l+0x8a0>
 8008724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008726:	2b00      	cmp	r3, #0
 8008728:	dd08      	ble.n	800873c <_strtod_l+0x7a8>
 800872a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800872c:	9908      	ldr	r1, [sp, #32]
 800872e:	9804      	ldr	r0, [sp, #16]
 8008730:	f003 f8fc 	bl	800b92c <__pow5mult>
 8008734:	9008      	str	r0, [sp, #32]
 8008736:	2800      	cmp	r0, #0
 8008738:	d100      	bne.n	800873c <_strtod_l+0x7a8>
 800873a:	e68e      	b.n	800845a <_strtod_l+0x4c6>
 800873c:	2c00      	cmp	r4, #0
 800873e:	dd08      	ble.n	8008752 <_strtod_l+0x7be>
 8008740:	0022      	movs	r2, r4
 8008742:	9908      	ldr	r1, [sp, #32]
 8008744:	9804      	ldr	r0, [sp, #16]
 8008746:	f003 f94d 	bl	800b9e4 <__lshift>
 800874a:	9008      	str	r0, [sp, #32]
 800874c:	2800      	cmp	r0, #0
 800874e:	d100      	bne.n	8008752 <_strtod_l+0x7be>
 8008750:	e683      	b.n	800845a <_strtod_l+0x4c6>
 8008752:	2d00      	cmp	r5, #0
 8008754:	dd08      	ble.n	8008768 <_strtod_l+0x7d4>
 8008756:	002a      	movs	r2, r5
 8008758:	9906      	ldr	r1, [sp, #24]
 800875a:	9804      	ldr	r0, [sp, #16]
 800875c:	f003 f942 	bl	800b9e4 <__lshift>
 8008760:	9006      	str	r0, [sp, #24]
 8008762:	2800      	cmp	r0, #0
 8008764:	d100      	bne.n	8008768 <_strtod_l+0x7d4>
 8008766:	e678      	b.n	800845a <_strtod_l+0x4c6>
 8008768:	9a08      	ldr	r2, [sp, #32]
 800876a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800876c:	9804      	ldr	r0, [sp, #16]
 800876e:	f003 f9c3 	bl	800baf8 <__mdiff>
 8008772:	9005      	str	r0, [sp, #20]
 8008774:	2800      	cmp	r0, #0
 8008776:	d100      	bne.n	800877a <_strtod_l+0x7e6>
 8008778:	e66f      	b.n	800845a <_strtod_l+0x4c6>
 800877a:	2200      	movs	r2, #0
 800877c:	68c3      	ldr	r3, [r0, #12]
 800877e:	9906      	ldr	r1, [sp, #24]
 8008780:	60c2      	str	r2, [r0, #12]
 8008782:	930c      	str	r3, [sp, #48]	; 0x30
 8008784:	f003 f99c 	bl	800bac0 <__mcmp>
 8008788:	2800      	cmp	r0, #0
 800878a:	da5d      	bge.n	8008848 <_strtod_l+0x8b4>
 800878c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800878e:	4333      	orrs	r3, r6
 8008790:	d000      	beq.n	8008794 <_strtod_l+0x800>
 8008792:	e088      	b.n	80088a6 <_strtod_l+0x912>
 8008794:	033b      	lsls	r3, r7, #12
 8008796:	d000      	beq.n	800879a <_strtod_l+0x806>
 8008798:	e085      	b.n	80088a6 <_strtod_l+0x912>
 800879a:	22d6      	movs	r2, #214	; 0xd6
 800879c:	4b46      	ldr	r3, [pc, #280]	; (80088b8 <_strtod_l+0x924>)
 800879e:	04d2      	lsls	r2, r2, #19
 80087a0:	403b      	ands	r3, r7
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d97f      	bls.n	80088a6 <_strtod_l+0x912>
 80087a6:	9b05      	ldr	r3, [sp, #20]
 80087a8:	695b      	ldr	r3, [r3, #20]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d103      	bne.n	80087b6 <_strtod_l+0x822>
 80087ae:	9b05      	ldr	r3, [sp, #20]
 80087b0:	691b      	ldr	r3, [r3, #16]
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	dd77      	ble.n	80088a6 <_strtod_l+0x912>
 80087b6:	9905      	ldr	r1, [sp, #20]
 80087b8:	2201      	movs	r2, #1
 80087ba:	9804      	ldr	r0, [sp, #16]
 80087bc:	f003 f912 	bl	800b9e4 <__lshift>
 80087c0:	9906      	ldr	r1, [sp, #24]
 80087c2:	9005      	str	r0, [sp, #20]
 80087c4:	f003 f97c 	bl	800bac0 <__mcmp>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	dd6c      	ble.n	80088a6 <_strtod_l+0x912>
 80087cc:	9907      	ldr	r1, [sp, #28]
 80087ce:	003b      	movs	r3, r7
 80087d0:	4a39      	ldr	r2, [pc, #228]	; (80088b8 <_strtod_l+0x924>)
 80087d2:	2900      	cmp	r1, #0
 80087d4:	d100      	bne.n	80087d8 <_strtod_l+0x844>
 80087d6:	e094      	b.n	8008902 <_strtod_l+0x96e>
 80087d8:	0011      	movs	r1, r2
 80087da:	20d6      	movs	r0, #214	; 0xd6
 80087dc:	4039      	ands	r1, r7
 80087de:	04c0      	lsls	r0, r0, #19
 80087e0:	4281      	cmp	r1, r0
 80087e2:	dd00      	ble.n	80087e6 <_strtod_l+0x852>
 80087e4:	e08d      	b.n	8008902 <_strtod_l+0x96e>
 80087e6:	23dc      	movs	r3, #220	; 0xdc
 80087e8:	049b      	lsls	r3, r3, #18
 80087ea:	4299      	cmp	r1, r3
 80087ec:	dc00      	bgt.n	80087f0 <_strtod_l+0x85c>
 80087ee:	e6a7      	b.n	8008540 <_strtod_l+0x5ac>
 80087f0:	0030      	movs	r0, r6
 80087f2:	0039      	movs	r1, r7
 80087f4:	4b31      	ldr	r3, [pc, #196]	; (80088bc <_strtod_l+0x928>)
 80087f6:	2200      	movs	r2, #0
 80087f8:	f7f8 ff3a 	bl	8001670 <__aeabi_dmul>
 80087fc:	4b2e      	ldr	r3, [pc, #184]	; (80088b8 <_strtod_l+0x924>)
 80087fe:	0006      	movs	r6, r0
 8008800:	000f      	movs	r7, r1
 8008802:	420b      	tst	r3, r1
 8008804:	d000      	beq.n	8008808 <_strtod_l+0x874>
 8008806:	e631      	b.n	800846c <_strtod_l+0x4d8>
 8008808:	2322      	movs	r3, #34	; 0x22
 800880a:	9a04      	ldr	r2, [sp, #16]
 800880c:	6013      	str	r3, [r2, #0]
 800880e:	e62d      	b.n	800846c <_strtod_l+0x4d8>
 8008810:	234b      	movs	r3, #75	; 0x4b
 8008812:	1a9a      	subs	r2, r3, r2
 8008814:	3b4c      	subs	r3, #76	; 0x4c
 8008816:	4093      	lsls	r3, r2
 8008818:	4019      	ands	r1, r3
 800881a:	000f      	movs	r7, r1
 800881c:	e6e3      	b.n	80085e6 <_strtod_l+0x652>
 800881e:	2201      	movs	r2, #1
 8008820:	4252      	negs	r2, r2
 8008822:	409a      	lsls	r2, r3
 8008824:	4016      	ands	r6, r2
 8008826:	e6de      	b.n	80085e6 <_strtod_l+0x652>
 8008828:	4925      	ldr	r1, [pc, #148]	; (80088c0 <_strtod_l+0x92c>)
 800882a:	1acb      	subs	r3, r1, r3
 800882c:	0001      	movs	r1, r0
 800882e:	4099      	lsls	r1, r3
 8008830:	9114      	str	r1, [sp, #80]	; 0x50
 8008832:	e743      	b.n	80086bc <_strtod_l+0x728>
 8008834:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008836:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008838:	9804      	ldr	r0, [sp, #16]
 800883a:	f003 f8d3 	bl	800b9e4 <__lshift>
 800883e:	901c      	str	r0, [sp, #112]	; 0x70
 8008840:	2800      	cmp	r0, #0
 8008842:	d000      	beq.n	8008846 <_strtod_l+0x8b2>
 8008844:	e76e      	b.n	8008724 <_strtod_l+0x790>
 8008846:	e608      	b.n	800845a <_strtod_l+0x4c6>
 8008848:	970e      	str	r7, [sp, #56]	; 0x38
 800884a:	2800      	cmp	r0, #0
 800884c:	d177      	bne.n	800893e <_strtod_l+0x9aa>
 800884e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008850:	033b      	lsls	r3, r7, #12
 8008852:	0b1b      	lsrs	r3, r3, #12
 8008854:	2a00      	cmp	r2, #0
 8008856:	d039      	beq.n	80088cc <_strtod_l+0x938>
 8008858:	4a1a      	ldr	r2, [pc, #104]	; (80088c4 <_strtod_l+0x930>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d139      	bne.n	80088d2 <_strtod_l+0x93e>
 800885e:	2101      	movs	r1, #1
 8008860:	9b07      	ldr	r3, [sp, #28]
 8008862:	4249      	negs	r1, r1
 8008864:	0032      	movs	r2, r6
 8008866:	0008      	movs	r0, r1
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00b      	beq.n	8008884 <_strtod_l+0x8f0>
 800886c:	24d4      	movs	r4, #212	; 0xd4
 800886e:	4b12      	ldr	r3, [pc, #72]	; (80088b8 <_strtod_l+0x924>)
 8008870:	0008      	movs	r0, r1
 8008872:	403b      	ands	r3, r7
 8008874:	04e4      	lsls	r4, r4, #19
 8008876:	42a3      	cmp	r3, r4
 8008878:	d804      	bhi.n	8008884 <_strtod_l+0x8f0>
 800887a:	306c      	adds	r0, #108	; 0x6c
 800887c:	0d1b      	lsrs	r3, r3, #20
 800887e:	1ac3      	subs	r3, r0, r3
 8008880:	4099      	lsls	r1, r3
 8008882:	0008      	movs	r0, r1
 8008884:	4282      	cmp	r2, r0
 8008886:	d124      	bne.n	80088d2 <_strtod_l+0x93e>
 8008888:	4b0f      	ldr	r3, [pc, #60]	; (80088c8 <_strtod_l+0x934>)
 800888a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800888c:	4299      	cmp	r1, r3
 800888e:	d102      	bne.n	8008896 <_strtod_l+0x902>
 8008890:	3201      	adds	r2, #1
 8008892:	d100      	bne.n	8008896 <_strtod_l+0x902>
 8008894:	e5e1      	b.n	800845a <_strtod_l+0x4c6>
 8008896:	4b08      	ldr	r3, [pc, #32]	; (80088b8 <_strtod_l+0x924>)
 8008898:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800889a:	2600      	movs	r6, #0
 800889c:	401a      	ands	r2, r3
 800889e:	0013      	movs	r3, r2
 80088a0:	2280      	movs	r2, #128	; 0x80
 80088a2:	0352      	lsls	r2, r2, #13
 80088a4:	189f      	adds	r7, r3, r2
 80088a6:	9b07      	ldr	r3, [sp, #28]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d1a1      	bne.n	80087f0 <_strtod_l+0x85c>
 80088ac:	e5de      	b.n	800846c <_strtod_l+0x4d8>
 80088ae:	46c0      	nop			; (mov r8, r8)
 80088b0:	0800c9a0 	.word	0x0800c9a0
 80088b4:	fffffc02 	.word	0xfffffc02
 80088b8:	7ff00000 	.word	0x7ff00000
 80088bc:	39500000 	.word	0x39500000
 80088c0:	fffffbe2 	.word	0xfffffbe2
 80088c4:	000fffff 	.word	0x000fffff
 80088c8:	7fefffff 	.word	0x7fefffff
 80088cc:	4333      	orrs	r3, r6
 80088ce:	d100      	bne.n	80088d2 <_strtod_l+0x93e>
 80088d0:	e77c      	b.n	80087cc <_strtod_l+0x838>
 80088d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d01d      	beq.n	8008914 <_strtod_l+0x980>
 80088d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088dc:	4213      	tst	r3, r2
 80088de:	d0e2      	beq.n	80088a6 <_strtod_l+0x912>
 80088e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088e2:	0030      	movs	r0, r6
 80088e4:	0039      	movs	r1, r7
 80088e6:	9a07      	ldr	r2, [sp, #28]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d017      	beq.n	800891c <_strtod_l+0x988>
 80088ec:	f7ff fb3a 	bl	8007f64 <sulp>
 80088f0:	0002      	movs	r2, r0
 80088f2:	000b      	movs	r3, r1
 80088f4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80088f6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80088f8:	f7f7 ff60 	bl	80007bc <__aeabi_dadd>
 80088fc:	0006      	movs	r6, r0
 80088fe:	000f      	movs	r7, r1
 8008900:	e7d1      	b.n	80088a6 <_strtod_l+0x912>
 8008902:	2601      	movs	r6, #1
 8008904:	4013      	ands	r3, r2
 8008906:	4a98      	ldr	r2, [pc, #608]	; (8008b68 <_strtod_l+0xbd4>)
 8008908:	4276      	negs	r6, r6
 800890a:	189b      	adds	r3, r3, r2
 800890c:	4a97      	ldr	r2, [pc, #604]	; (8008b6c <_strtod_l+0xbd8>)
 800890e:	431a      	orrs	r2, r3
 8008910:	0017      	movs	r7, r2
 8008912:	e7c8      	b.n	80088a6 <_strtod_l+0x912>
 8008914:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008916:	4233      	tst	r3, r6
 8008918:	d0c5      	beq.n	80088a6 <_strtod_l+0x912>
 800891a:	e7e1      	b.n	80088e0 <_strtod_l+0x94c>
 800891c:	f7ff fb22 	bl	8007f64 <sulp>
 8008920:	0002      	movs	r2, r0
 8008922:	000b      	movs	r3, r1
 8008924:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008926:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008928:	f7f9 f964 	bl	8001bf4 <__aeabi_dsub>
 800892c:	2200      	movs	r2, #0
 800892e:	2300      	movs	r3, #0
 8008930:	0006      	movs	r6, r0
 8008932:	000f      	movs	r7, r1
 8008934:	f7f7 fd8a 	bl	800044c <__aeabi_dcmpeq>
 8008938:	2800      	cmp	r0, #0
 800893a:	d0b4      	beq.n	80088a6 <_strtod_l+0x912>
 800893c:	e600      	b.n	8008540 <_strtod_l+0x5ac>
 800893e:	9906      	ldr	r1, [sp, #24]
 8008940:	9805      	ldr	r0, [sp, #20]
 8008942:	f003 fa39 	bl	800bdb8 <__ratio>
 8008946:	2380      	movs	r3, #128	; 0x80
 8008948:	2200      	movs	r2, #0
 800894a:	05db      	lsls	r3, r3, #23
 800894c:	0004      	movs	r4, r0
 800894e:	000d      	movs	r5, r1
 8008950:	f7f7 fd8c 	bl	800046c <__aeabi_dcmple>
 8008954:	2800      	cmp	r0, #0
 8008956:	d06d      	beq.n	8008a34 <_strtod_l+0xaa0>
 8008958:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800895a:	2b00      	cmp	r3, #0
 800895c:	d000      	beq.n	8008960 <_strtod_l+0x9cc>
 800895e:	e07e      	b.n	8008a5e <_strtod_l+0xaca>
 8008960:	2e00      	cmp	r6, #0
 8008962:	d158      	bne.n	8008a16 <_strtod_l+0xa82>
 8008964:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008966:	031b      	lsls	r3, r3, #12
 8008968:	d000      	beq.n	800896c <_strtod_l+0x9d8>
 800896a:	e07f      	b.n	8008a6c <_strtod_l+0xad8>
 800896c:	2200      	movs	r2, #0
 800896e:	0020      	movs	r0, r4
 8008970:	0029      	movs	r1, r5
 8008972:	4b7f      	ldr	r3, [pc, #508]	; (8008b70 <_strtod_l+0xbdc>)
 8008974:	f7f7 fd70 	bl	8000458 <__aeabi_dcmplt>
 8008978:	2800      	cmp	r0, #0
 800897a:	d158      	bne.n	8008a2e <_strtod_l+0xa9a>
 800897c:	0020      	movs	r0, r4
 800897e:	0029      	movs	r1, r5
 8008980:	2200      	movs	r2, #0
 8008982:	4b7c      	ldr	r3, [pc, #496]	; (8008b74 <_strtod_l+0xbe0>)
 8008984:	f7f8 fe74 	bl	8001670 <__aeabi_dmul>
 8008988:	0004      	movs	r4, r0
 800898a:	000d      	movs	r5, r1
 800898c:	2380      	movs	r3, #128	; 0x80
 800898e:	061b      	lsls	r3, r3, #24
 8008990:	940a      	str	r4, [sp, #40]	; 0x28
 8008992:	18eb      	adds	r3, r5, r3
 8008994:	930b      	str	r3, [sp, #44]	; 0x2c
 8008996:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800899a:	9212      	str	r2, [sp, #72]	; 0x48
 800899c:	9313      	str	r3, [sp, #76]	; 0x4c
 800899e:	4a76      	ldr	r2, [pc, #472]	; (8008b78 <_strtod_l+0xbe4>)
 80089a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089a2:	4013      	ands	r3, r2
 80089a4:	9314      	str	r3, [sp, #80]	; 0x50
 80089a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80089a8:	4b74      	ldr	r3, [pc, #464]	; (8008b7c <_strtod_l+0xbe8>)
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d000      	beq.n	80089b0 <_strtod_l+0xa1c>
 80089ae:	e091      	b.n	8008ad4 <_strtod_l+0xb40>
 80089b0:	4a73      	ldr	r2, [pc, #460]	; (8008b80 <_strtod_l+0xbec>)
 80089b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089b4:	4694      	mov	ip, r2
 80089b6:	4463      	add	r3, ip
 80089b8:	001f      	movs	r7, r3
 80089ba:	0030      	movs	r0, r6
 80089bc:	0019      	movs	r1, r3
 80089be:	f003 f933 	bl	800bc28 <__ulp>
 80089c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089c6:	f7f8 fe53 	bl	8001670 <__aeabi_dmul>
 80089ca:	0032      	movs	r2, r6
 80089cc:	003b      	movs	r3, r7
 80089ce:	f7f7 fef5 	bl	80007bc <__aeabi_dadd>
 80089d2:	4a69      	ldr	r2, [pc, #420]	; (8008b78 <_strtod_l+0xbe4>)
 80089d4:	4b6b      	ldr	r3, [pc, #428]	; (8008b84 <_strtod_l+0xbf0>)
 80089d6:	0006      	movs	r6, r0
 80089d8:	400a      	ands	r2, r1
 80089da:	429a      	cmp	r2, r3
 80089dc:	d949      	bls.n	8008a72 <_strtod_l+0xade>
 80089de:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80089e0:	4b69      	ldr	r3, [pc, #420]	; (8008b88 <_strtod_l+0xbf4>)
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d103      	bne.n	80089ee <_strtod_l+0xa5a>
 80089e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089e8:	3301      	adds	r3, #1
 80089ea:	d100      	bne.n	80089ee <_strtod_l+0xa5a>
 80089ec:	e535      	b.n	800845a <_strtod_l+0x4c6>
 80089ee:	2601      	movs	r6, #1
 80089f0:	4f65      	ldr	r7, [pc, #404]	; (8008b88 <_strtod_l+0xbf4>)
 80089f2:	4276      	negs	r6, r6
 80089f4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80089f6:	9804      	ldr	r0, [sp, #16]
 80089f8:	f002 fdd4 	bl	800b5a4 <_Bfree>
 80089fc:	9908      	ldr	r1, [sp, #32]
 80089fe:	9804      	ldr	r0, [sp, #16]
 8008a00:	f002 fdd0 	bl	800b5a4 <_Bfree>
 8008a04:	9906      	ldr	r1, [sp, #24]
 8008a06:	9804      	ldr	r0, [sp, #16]
 8008a08:	f002 fdcc 	bl	800b5a4 <_Bfree>
 8008a0c:	9905      	ldr	r1, [sp, #20]
 8008a0e:	9804      	ldr	r0, [sp, #16]
 8008a10:	f002 fdc8 	bl	800b5a4 <_Bfree>
 8008a14:	e60b      	b.n	800862e <_strtod_l+0x69a>
 8008a16:	2e01      	cmp	r6, #1
 8008a18:	d103      	bne.n	8008a22 <_strtod_l+0xa8e>
 8008a1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d100      	bne.n	8008a22 <_strtod_l+0xa8e>
 8008a20:	e58e      	b.n	8008540 <_strtod_l+0x5ac>
 8008a22:	2300      	movs	r3, #0
 8008a24:	4c59      	ldr	r4, [pc, #356]	; (8008b8c <_strtod_l+0xbf8>)
 8008a26:	930a      	str	r3, [sp, #40]	; 0x28
 8008a28:	940b      	str	r4, [sp, #44]	; 0x2c
 8008a2a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008a2c:	e01c      	b.n	8008a68 <_strtod_l+0xad4>
 8008a2e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008a30:	4d50      	ldr	r5, [pc, #320]	; (8008b74 <_strtod_l+0xbe0>)
 8008a32:	e7ab      	b.n	800898c <_strtod_l+0x9f8>
 8008a34:	2200      	movs	r2, #0
 8008a36:	0020      	movs	r0, r4
 8008a38:	0029      	movs	r1, r5
 8008a3a:	4b4e      	ldr	r3, [pc, #312]	; (8008b74 <_strtod_l+0xbe0>)
 8008a3c:	f7f8 fe18 	bl	8001670 <__aeabi_dmul>
 8008a40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a42:	0004      	movs	r4, r0
 8008a44:	000b      	movs	r3, r1
 8008a46:	000d      	movs	r5, r1
 8008a48:	2a00      	cmp	r2, #0
 8008a4a:	d104      	bne.n	8008a56 <_strtod_l+0xac2>
 8008a4c:	2280      	movs	r2, #128	; 0x80
 8008a4e:	0612      	lsls	r2, r2, #24
 8008a50:	900a      	str	r0, [sp, #40]	; 0x28
 8008a52:	188b      	adds	r3, r1, r2
 8008a54:	e79e      	b.n	8008994 <_strtod_l+0xa00>
 8008a56:	0002      	movs	r2, r0
 8008a58:	920a      	str	r2, [sp, #40]	; 0x28
 8008a5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a5c:	e79b      	b.n	8008996 <_strtod_l+0xa02>
 8008a5e:	2300      	movs	r3, #0
 8008a60:	4c43      	ldr	r4, [pc, #268]	; (8008b70 <_strtod_l+0xbdc>)
 8008a62:	930a      	str	r3, [sp, #40]	; 0x28
 8008a64:	940b      	str	r4, [sp, #44]	; 0x2c
 8008a66:	2400      	movs	r4, #0
 8008a68:	4d41      	ldr	r5, [pc, #260]	; (8008b70 <_strtod_l+0xbdc>)
 8008a6a:	e794      	b.n	8008996 <_strtod_l+0xa02>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	4c47      	ldr	r4, [pc, #284]	; (8008b8c <_strtod_l+0xbf8>)
 8008a70:	e7f7      	b.n	8008a62 <_strtod_l+0xace>
 8008a72:	23d4      	movs	r3, #212	; 0xd4
 8008a74:	049b      	lsls	r3, r3, #18
 8008a76:	18cf      	adds	r7, r1, r3
 8008a78:	9b07      	ldr	r3, [sp, #28]
 8008a7a:	970e      	str	r7, [sp, #56]	; 0x38
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1b9      	bne.n	80089f4 <_strtod_l+0xa60>
 8008a80:	4b3d      	ldr	r3, [pc, #244]	; (8008b78 <_strtod_l+0xbe4>)
 8008a82:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a84:	403b      	ands	r3, r7
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d1b4      	bne.n	80089f4 <_strtod_l+0xa60>
 8008a8a:	0020      	movs	r0, r4
 8008a8c:	0029      	movs	r1, r5
 8008a8e:	f7f7 fd77 	bl	8000580 <__aeabi_d2lz>
 8008a92:	f7f7 fdb1 	bl	80005f8 <__aeabi_l2d>
 8008a96:	0002      	movs	r2, r0
 8008a98:	000b      	movs	r3, r1
 8008a9a:	0020      	movs	r0, r4
 8008a9c:	0029      	movs	r1, r5
 8008a9e:	f7f9 f8a9 	bl	8001bf4 <__aeabi_dsub>
 8008aa2:	033b      	lsls	r3, r7, #12
 8008aa4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008aa6:	0b1b      	lsrs	r3, r3, #12
 8008aa8:	4333      	orrs	r3, r6
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	0004      	movs	r4, r0
 8008aae:	000d      	movs	r5, r1
 8008ab0:	4a37      	ldr	r2, [pc, #220]	; (8008b90 <_strtod_l+0xbfc>)
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d054      	beq.n	8008b60 <_strtod_l+0xbcc>
 8008ab6:	4b37      	ldr	r3, [pc, #220]	; (8008b94 <_strtod_l+0xc00>)
 8008ab8:	f7f7 fcce 	bl	8000458 <__aeabi_dcmplt>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	d000      	beq.n	8008ac2 <_strtod_l+0xb2e>
 8008ac0:	e4d4      	b.n	800846c <_strtod_l+0x4d8>
 8008ac2:	0020      	movs	r0, r4
 8008ac4:	0029      	movs	r1, r5
 8008ac6:	4a34      	ldr	r2, [pc, #208]	; (8008b98 <_strtod_l+0xc04>)
 8008ac8:	4b2a      	ldr	r3, [pc, #168]	; (8008b74 <_strtod_l+0xbe0>)
 8008aca:	f7f7 fcd9 	bl	8000480 <__aeabi_dcmpgt>
 8008ace:	2800      	cmp	r0, #0
 8008ad0:	d090      	beq.n	80089f4 <_strtod_l+0xa60>
 8008ad2:	e4cb      	b.n	800846c <_strtod_l+0x4d8>
 8008ad4:	9b07      	ldr	r3, [sp, #28]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d02b      	beq.n	8008b32 <_strtod_l+0xb9e>
 8008ada:	23d4      	movs	r3, #212	; 0xd4
 8008adc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ade:	04db      	lsls	r3, r3, #19
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d826      	bhi.n	8008b32 <_strtod_l+0xb9e>
 8008ae4:	0020      	movs	r0, r4
 8008ae6:	0029      	movs	r1, r5
 8008ae8:	4a2c      	ldr	r2, [pc, #176]	; (8008b9c <_strtod_l+0xc08>)
 8008aea:	4b2d      	ldr	r3, [pc, #180]	; (8008ba0 <_strtod_l+0xc0c>)
 8008aec:	f7f7 fcbe 	bl	800046c <__aeabi_dcmple>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	d017      	beq.n	8008b24 <_strtod_l+0xb90>
 8008af4:	0020      	movs	r0, r4
 8008af6:	0029      	movs	r1, r5
 8008af8:	f7f7 fd24 	bl	8000544 <__aeabi_d2uiz>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	d100      	bne.n	8008b02 <_strtod_l+0xb6e>
 8008b00:	3001      	adds	r0, #1
 8008b02:	f7f9 fc7d 	bl	8002400 <__aeabi_ui2d>
 8008b06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b08:	0004      	movs	r4, r0
 8008b0a:	000b      	movs	r3, r1
 8008b0c:	000d      	movs	r5, r1
 8008b0e:	2a00      	cmp	r2, #0
 8008b10:	d122      	bne.n	8008b58 <_strtod_l+0xbc4>
 8008b12:	2280      	movs	r2, #128	; 0x80
 8008b14:	0612      	lsls	r2, r2, #24
 8008b16:	188b      	adds	r3, r1, r2
 8008b18:	9016      	str	r0, [sp, #88]	; 0x58
 8008b1a:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b1c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008b1e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b20:	9212      	str	r2, [sp, #72]	; 0x48
 8008b22:	9313      	str	r3, [sp, #76]	; 0x4c
 8008b24:	22d6      	movs	r2, #214	; 0xd6
 8008b26:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b28:	04d2      	lsls	r2, r2, #19
 8008b2a:	189b      	adds	r3, r3, r2
 8008b2c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008b2e:	1a9b      	subs	r3, r3, r2
 8008b30:	9313      	str	r3, [sp, #76]	; 0x4c
 8008b32:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008b34:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008b36:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008b38:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8008b3a:	f003 f875 	bl	800bc28 <__ulp>
 8008b3e:	0002      	movs	r2, r0
 8008b40:	000b      	movs	r3, r1
 8008b42:	0030      	movs	r0, r6
 8008b44:	0039      	movs	r1, r7
 8008b46:	f7f8 fd93 	bl	8001670 <__aeabi_dmul>
 8008b4a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b4e:	f7f7 fe35 	bl	80007bc <__aeabi_dadd>
 8008b52:	0006      	movs	r6, r0
 8008b54:	000f      	movs	r7, r1
 8008b56:	e78f      	b.n	8008a78 <_strtod_l+0xae4>
 8008b58:	0002      	movs	r2, r0
 8008b5a:	9216      	str	r2, [sp, #88]	; 0x58
 8008b5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b5e:	e7dd      	b.n	8008b1c <_strtod_l+0xb88>
 8008b60:	4b10      	ldr	r3, [pc, #64]	; (8008ba4 <_strtod_l+0xc10>)
 8008b62:	f7f7 fc79 	bl	8000458 <__aeabi_dcmplt>
 8008b66:	e7b2      	b.n	8008ace <_strtod_l+0xb3a>
 8008b68:	fff00000 	.word	0xfff00000
 8008b6c:	000fffff 	.word	0x000fffff
 8008b70:	3ff00000 	.word	0x3ff00000
 8008b74:	3fe00000 	.word	0x3fe00000
 8008b78:	7ff00000 	.word	0x7ff00000
 8008b7c:	7fe00000 	.word	0x7fe00000
 8008b80:	fcb00000 	.word	0xfcb00000
 8008b84:	7c9fffff 	.word	0x7c9fffff
 8008b88:	7fefffff 	.word	0x7fefffff
 8008b8c:	bff00000 	.word	0xbff00000
 8008b90:	94a03595 	.word	0x94a03595
 8008b94:	3fdfffff 	.word	0x3fdfffff
 8008b98:	35afe535 	.word	0x35afe535
 8008b9c:	ffc00000 	.word	0xffc00000
 8008ba0:	41dfffff 	.word	0x41dfffff
 8008ba4:	3fcfffff 	.word	0x3fcfffff

08008ba8 <_strtod_r>:
 8008ba8:	b510      	push	{r4, lr}
 8008baa:	4b02      	ldr	r3, [pc, #8]	; (8008bb4 <_strtod_r+0xc>)
 8008bac:	f7ff f9f2 	bl	8007f94 <_strtod_l>
 8008bb0:	bd10      	pop	{r4, pc}
 8008bb2:	46c0      	nop			; (mov r8, r8)
 8008bb4:	20000018 	.word	0x20000018

08008bb8 <_strtol_l.constprop.0>:
 8008bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bba:	b087      	sub	sp, #28
 8008bbc:	001e      	movs	r6, r3
 8008bbe:	9005      	str	r0, [sp, #20]
 8008bc0:	9101      	str	r1, [sp, #4]
 8008bc2:	9202      	str	r2, [sp, #8]
 8008bc4:	2b01      	cmp	r3, #1
 8008bc6:	d048      	beq.n	8008c5a <_strtol_l.constprop.0+0xa2>
 8008bc8:	000b      	movs	r3, r1
 8008bca:	2e24      	cmp	r6, #36	; 0x24
 8008bcc:	d845      	bhi.n	8008c5a <_strtol_l.constprop.0+0xa2>
 8008bce:	4a3b      	ldr	r2, [pc, #236]	; (8008cbc <_strtol_l.constprop.0+0x104>)
 8008bd0:	2108      	movs	r1, #8
 8008bd2:	4694      	mov	ip, r2
 8008bd4:	001a      	movs	r2, r3
 8008bd6:	4660      	mov	r0, ip
 8008bd8:	7814      	ldrb	r4, [r2, #0]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	5d00      	ldrb	r0, [r0, r4]
 8008bde:	001d      	movs	r5, r3
 8008be0:	0007      	movs	r7, r0
 8008be2:	400f      	ands	r7, r1
 8008be4:	4208      	tst	r0, r1
 8008be6:	d1f5      	bne.n	8008bd4 <_strtol_l.constprop.0+0x1c>
 8008be8:	2c2d      	cmp	r4, #45	; 0x2d
 8008bea:	d13d      	bne.n	8008c68 <_strtol_l.constprop.0+0xb0>
 8008bec:	2701      	movs	r7, #1
 8008bee:	781c      	ldrb	r4, [r3, #0]
 8008bf0:	1c95      	adds	r5, r2, #2
 8008bf2:	2e00      	cmp	r6, #0
 8008bf4:	d05e      	beq.n	8008cb4 <_strtol_l.constprop.0+0xfc>
 8008bf6:	2e10      	cmp	r6, #16
 8008bf8:	d109      	bne.n	8008c0e <_strtol_l.constprop.0+0x56>
 8008bfa:	2c30      	cmp	r4, #48	; 0x30
 8008bfc:	d107      	bne.n	8008c0e <_strtol_l.constprop.0+0x56>
 8008bfe:	2220      	movs	r2, #32
 8008c00:	782b      	ldrb	r3, [r5, #0]
 8008c02:	4393      	bics	r3, r2
 8008c04:	2b58      	cmp	r3, #88	; 0x58
 8008c06:	d150      	bne.n	8008caa <_strtol_l.constprop.0+0xf2>
 8008c08:	2610      	movs	r6, #16
 8008c0a:	786c      	ldrb	r4, [r5, #1]
 8008c0c:	3502      	adds	r5, #2
 8008c0e:	4b2c      	ldr	r3, [pc, #176]	; (8008cc0 <_strtol_l.constprop.0+0x108>)
 8008c10:	0031      	movs	r1, r6
 8008c12:	18fb      	adds	r3, r7, r3
 8008c14:	0018      	movs	r0, r3
 8008c16:	9303      	str	r3, [sp, #12]
 8008c18:	f7f7 fb18 	bl	800024c <__aeabi_uidivmod>
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	9104      	str	r1, [sp, #16]
 8008c20:	2101      	movs	r1, #1
 8008c22:	4684      	mov	ip, r0
 8008c24:	0010      	movs	r0, r2
 8008c26:	4249      	negs	r1, r1
 8008c28:	0023      	movs	r3, r4
 8008c2a:	3b30      	subs	r3, #48	; 0x30
 8008c2c:	2b09      	cmp	r3, #9
 8008c2e:	d903      	bls.n	8008c38 <_strtol_l.constprop.0+0x80>
 8008c30:	3b11      	subs	r3, #17
 8008c32:	2b19      	cmp	r3, #25
 8008c34:	d81d      	bhi.n	8008c72 <_strtol_l.constprop.0+0xba>
 8008c36:	330a      	adds	r3, #10
 8008c38:	429e      	cmp	r6, r3
 8008c3a:	dd1e      	ble.n	8008c7a <_strtol_l.constprop.0+0xc2>
 8008c3c:	1c54      	adds	r4, r2, #1
 8008c3e:	d009      	beq.n	8008c54 <_strtol_l.constprop.0+0x9c>
 8008c40:	000a      	movs	r2, r1
 8008c42:	4584      	cmp	ip, r0
 8008c44:	d306      	bcc.n	8008c54 <_strtol_l.constprop.0+0x9c>
 8008c46:	d102      	bne.n	8008c4e <_strtol_l.constprop.0+0x96>
 8008c48:	9c04      	ldr	r4, [sp, #16]
 8008c4a:	429c      	cmp	r4, r3
 8008c4c:	db02      	blt.n	8008c54 <_strtol_l.constprop.0+0x9c>
 8008c4e:	2201      	movs	r2, #1
 8008c50:	4370      	muls	r0, r6
 8008c52:	1818      	adds	r0, r3, r0
 8008c54:	782c      	ldrb	r4, [r5, #0]
 8008c56:	3501      	adds	r5, #1
 8008c58:	e7e6      	b.n	8008c28 <_strtol_l.constprop.0+0x70>
 8008c5a:	f001 f8ff 	bl	8009e5c <__errno>
 8008c5e:	2316      	movs	r3, #22
 8008c60:	6003      	str	r3, [r0, #0]
 8008c62:	2000      	movs	r0, #0
 8008c64:	b007      	add	sp, #28
 8008c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c68:	2c2b      	cmp	r4, #43	; 0x2b
 8008c6a:	d1c2      	bne.n	8008bf2 <_strtol_l.constprop.0+0x3a>
 8008c6c:	781c      	ldrb	r4, [r3, #0]
 8008c6e:	1c95      	adds	r5, r2, #2
 8008c70:	e7bf      	b.n	8008bf2 <_strtol_l.constprop.0+0x3a>
 8008c72:	0023      	movs	r3, r4
 8008c74:	3b61      	subs	r3, #97	; 0x61
 8008c76:	2b19      	cmp	r3, #25
 8008c78:	d9dd      	bls.n	8008c36 <_strtol_l.constprop.0+0x7e>
 8008c7a:	1c53      	adds	r3, r2, #1
 8008c7c:	d109      	bne.n	8008c92 <_strtol_l.constprop.0+0xda>
 8008c7e:	2322      	movs	r3, #34	; 0x22
 8008c80:	9a05      	ldr	r2, [sp, #20]
 8008c82:	9803      	ldr	r0, [sp, #12]
 8008c84:	6013      	str	r3, [r2, #0]
 8008c86:	9b02      	ldr	r3, [sp, #8]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d0eb      	beq.n	8008c64 <_strtol_l.constprop.0+0xac>
 8008c8c:	1e6b      	subs	r3, r5, #1
 8008c8e:	9301      	str	r3, [sp, #4]
 8008c90:	e007      	b.n	8008ca2 <_strtol_l.constprop.0+0xea>
 8008c92:	2f00      	cmp	r7, #0
 8008c94:	d000      	beq.n	8008c98 <_strtol_l.constprop.0+0xe0>
 8008c96:	4240      	negs	r0, r0
 8008c98:	9b02      	ldr	r3, [sp, #8]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d0e2      	beq.n	8008c64 <_strtol_l.constprop.0+0xac>
 8008c9e:	2a00      	cmp	r2, #0
 8008ca0:	d1f4      	bne.n	8008c8c <_strtol_l.constprop.0+0xd4>
 8008ca2:	9b02      	ldr	r3, [sp, #8]
 8008ca4:	9a01      	ldr	r2, [sp, #4]
 8008ca6:	601a      	str	r2, [r3, #0]
 8008ca8:	e7dc      	b.n	8008c64 <_strtol_l.constprop.0+0xac>
 8008caa:	2430      	movs	r4, #48	; 0x30
 8008cac:	2e00      	cmp	r6, #0
 8008cae:	d1ae      	bne.n	8008c0e <_strtol_l.constprop.0+0x56>
 8008cb0:	3608      	adds	r6, #8
 8008cb2:	e7ac      	b.n	8008c0e <_strtol_l.constprop.0+0x56>
 8008cb4:	2c30      	cmp	r4, #48	; 0x30
 8008cb6:	d0a2      	beq.n	8008bfe <_strtol_l.constprop.0+0x46>
 8008cb8:	260a      	movs	r6, #10
 8008cba:	e7a8      	b.n	8008c0e <_strtol_l.constprop.0+0x56>
 8008cbc:	0800c9c9 	.word	0x0800c9c9
 8008cc0:	7fffffff 	.word	0x7fffffff

08008cc4 <_strtol_r>:
 8008cc4:	b510      	push	{r4, lr}
 8008cc6:	f7ff ff77 	bl	8008bb8 <_strtol_l.constprop.0>
 8008cca:	bd10      	pop	{r4, pc}

08008ccc <__cvt>:
 8008ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008cce:	001e      	movs	r6, r3
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	0014      	movs	r4, r2
 8008cd4:	b08b      	sub	sp, #44	; 0x2c
 8008cd6:	429e      	cmp	r6, r3
 8008cd8:	da04      	bge.n	8008ce4 <__cvt+0x18>
 8008cda:	2180      	movs	r1, #128	; 0x80
 8008cdc:	0609      	lsls	r1, r1, #24
 8008cde:	1873      	adds	r3, r6, r1
 8008ce0:	001e      	movs	r6, r3
 8008ce2:	232d      	movs	r3, #45	; 0x2d
 8008ce4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ce6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008ce8:	7013      	strb	r3, [r2, #0]
 8008cea:	2320      	movs	r3, #32
 8008cec:	2203      	movs	r2, #3
 8008cee:	439f      	bics	r7, r3
 8008cf0:	2f46      	cmp	r7, #70	; 0x46
 8008cf2:	d007      	beq.n	8008d04 <__cvt+0x38>
 8008cf4:	003b      	movs	r3, r7
 8008cf6:	3b45      	subs	r3, #69	; 0x45
 8008cf8:	4259      	negs	r1, r3
 8008cfa:	414b      	adcs	r3, r1
 8008cfc:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008cfe:	3a01      	subs	r2, #1
 8008d00:	18cb      	adds	r3, r1, r3
 8008d02:	9310      	str	r3, [sp, #64]	; 0x40
 8008d04:	ab09      	add	r3, sp, #36	; 0x24
 8008d06:	9304      	str	r3, [sp, #16]
 8008d08:	ab08      	add	r3, sp, #32
 8008d0a:	9303      	str	r3, [sp, #12]
 8008d0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d0e:	9200      	str	r2, [sp, #0]
 8008d10:	9302      	str	r3, [sp, #8]
 8008d12:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d14:	0022      	movs	r2, r4
 8008d16:	9301      	str	r3, [sp, #4]
 8008d18:	0033      	movs	r3, r6
 8008d1a:	f001 f97b 	bl	800a014 <_dtoa_r>
 8008d1e:	0005      	movs	r5, r0
 8008d20:	2f47      	cmp	r7, #71	; 0x47
 8008d22:	d102      	bne.n	8008d2a <__cvt+0x5e>
 8008d24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d26:	07db      	lsls	r3, r3, #31
 8008d28:	d528      	bpl.n	8008d7c <__cvt+0xb0>
 8008d2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d2c:	18eb      	adds	r3, r5, r3
 8008d2e:	9307      	str	r3, [sp, #28]
 8008d30:	2f46      	cmp	r7, #70	; 0x46
 8008d32:	d114      	bne.n	8008d5e <__cvt+0x92>
 8008d34:	782b      	ldrb	r3, [r5, #0]
 8008d36:	2b30      	cmp	r3, #48	; 0x30
 8008d38:	d10c      	bne.n	8008d54 <__cvt+0x88>
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	0020      	movs	r0, r4
 8008d40:	0031      	movs	r1, r6
 8008d42:	f7f7 fb83 	bl	800044c <__aeabi_dcmpeq>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	d104      	bne.n	8008d54 <__cvt+0x88>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008d4e:	1a9b      	subs	r3, r3, r2
 8008d50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008d52:	6013      	str	r3, [r2, #0]
 8008d54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d56:	9a07      	ldr	r2, [sp, #28]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	18d3      	adds	r3, r2, r3
 8008d5c:	9307      	str	r3, [sp, #28]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	2300      	movs	r3, #0
 8008d62:	0020      	movs	r0, r4
 8008d64:	0031      	movs	r1, r6
 8008d66:	f7f7 fb71 	bl	800044c <__aeabi_dcmpeq>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	d001      	beq.n	8008d72 <__cvt+0xa6>
 8008d6e:	9b07      	ldr	r3, [sp, #28]
 8008d70:	9309      	str	r3, [sp, #36]	; 0x24
 8008d72:	2230      	movs	r2, #48	; 0x30
 8008d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d76:	9907      	ldr	r1, [sp, #28]
 8008d78:	428b      	cmp	r3, r1
 8008d7a:	d306      	bcc.n	8008d8a <__cvt+0xbe>
 8008d7c:	0028      	movs	r0, r5
 8008d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d80:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008d82:	1b5b      	subs	r3, r3, r5
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	b00b      	add	sp, #44	; 0x2c
 8008d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d8a:	1c59      	adds	r1, r3, #1
 8008d8c:	9109      	str	r1, [sp, #36]	; 0x24
 8008d8e:	701a      	strb	r2, [r3, #0]
 8008d90:	e7f0      	b.n	8008d74 <__cvt+0xa8>

08008d92 <__exponent>:
 8008d92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d94:	1c83      	adds	r3, r0, #2
 8008d96:	b087      	sub	sp, #28
 8008d98:	9303      	str	r3, [sp, #12]
 8008d9a:	0005      	movs	r5, r0
 8008d9c:	000c      	movs	r4, r1
 8008d9e:	232b      	movs	r3, #43	; 0x2b
 8008da0:	7002      	strb	r2, [r0, #0]
 8008da2:	2900      	cmp	r1, #0
 8008da4:	da01      	bge.n	8008daa <__exponent+0x18>
 8008da6:	424c      	negs	r4, r1
 8008da8:	3302      	adds	r3, #2
 8008daa:	706b      	strb	r3, [r5, #1]
 8008dac:	2c09      	cmp	r4, #9
 8008dae:	dd2f      	ble.n	8008e10 <__exponent+0x7e>
 8008db0:	270a      	movs	r7, #10
 8008db2:	ab04      	add	r3, sp, #16
 8008db4:	1dde      	adds	r6, r3, #7
 8008db6:	0020      	movs	r0, r4
 8008db8:	0039      	movs	r1, r7
 8008dba:	9601      	str	r6, [sp, #4]
 8008dbc:	f7f7 fb30 	bl	8000420 <__aeabi_idivmod>
 8008dc0:	3e01      	subs	r6, #1
 8008dc2:	3130      	adds	r1, #48	; 0x30
 8008dc4:	0020      	movs	r0, r4
 8008dc6:	7031      	strb	r1, [r6, #0]
 8008dc8:	0039      	movs	r1, r7
 8008dca:	9402      	str	r4, [sp, #8]
 8008dcc:	f7f7 fa42 	bl	8000254 <__divsi3>
 8008dd0:	9b02      	ldr	r3, [sp, #8]
 8008dd2:	0004      	movs	r4, r0
 8008dd4:	2b63      	cmp	r3, #99	; 0x63
 8008dd6:	dcee      	bgt.n	8008db6 <__exponent+0x24>
 8008dd8:	9b01      	ldr	r3, [sp, #4]
 8008dda:	3430      	adds	r4, #48	; 0x30
 8008ddc:	1e9a      	subs	r2, r3, #2
 8008dde:	0013      	movs	r3, r2
 8008de0:	9903      	ldr	r1, [sp, #12]
 8008de2:	7014      	strb	r4, [r2, #0]
 8008de4:	a804      	add	r0, sp, #16
 8008de6:	3007      	adds	r0, #7
 8008de8:	4298      	cmp	r0, r3
 8008dea:	d80c      	bhi.n	8008e06 <__exponent+0x74>
 8008dec:	2300      	movs	r3, #0
 8008dee:	4282      	cmp	r2, r0
 8008df0:	d804      	bhi.n	8008dfc <__exponent+0x6a>
 8008df2:	aa04      	add	r2, sp, #16
 8008df4:	3309      	adds	r3, #9
 8008df6:	189b      	adds	r3, r3, r2
 8008df8:	9a01      	ldr	r2, [sp, #4]
 8008dfa:	1a9b      	subs	r3, r3, r2
 8008dfc:	9a03      	ldr	r2, [sp, #12]
 8008dfe:	18d3      	adds	r3, r2, r3
 8008e00:	1b58      	subs	r0, r3, r5
 8008e02:	b007      	add	sp, #28
 8008e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e06:	7818      	ldrb	r0, [r3, #0]
 8008e08:	3301      	adds	r3, #1
 8008e0a:	7008      	strb	r0, [r1, #0]
 8008e0c:	3101      	adds	r1, #1
 8008e0e:	e7e9      	b.n	8008de4 <__exponent+0x52>
 8008e10:	2330      	movs	r3, #48	; 0x30
 8008e12:	3430      	adds	r4, #48	; 0x30
 8008e14:	70ab      	strb	r3, [r5, #2]
 8008e16:	70ec      	strb	r4, [r5, #3]
 8008e18:	1d2b      	adds	r3, r5, #4
 8008e1a:	e7f1      	b.n	8008e00 <__exponent+0x6e>

08008e1c <_printf_float>:
 8008e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e1e:	b095      	sub	sp, #84	; 0x54
 8008e20:	000c      	movs	r4, r1
 8008e22:	9208      	str	r2, [sp, #32]
 8008e24:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008e26:	9309      	str	r3, [sp, #36]	; 0x24
 8008e28:	0007      	movs	r7, r0
 8008e2a:	f000 ffc5 	bl	8009db8 <_localeconv_r>
 8008e2e:	6803      	ldr	r3, [r0, #0]
 8008e30:	0018      	movs	r0, r3
 8008e32:	930c      	str	r3, [sp, #48]	; 0x30
 8008e34:	f7f7 f968 	bl	8000108 <strlen>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	9312      	str	r3, [sp, #72]	; 0x48
 8008e3c:	7e23      	ldrb	r3, [r4, #24]
 8008e3e:	2207      	movs	r2, #7
 8008e40:	930a      	str	r3, [sp, #40]	; 0x28
 8008e42:	6823      	ldr	r3, [r4, #0]
 8008e44:	900d      	str	r0, [sp, #52]	; 0x34
 8008e46:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e4a:	682b      	ldr	r3, [r5, #0]
 8008e4c:	05c9      	lsls	r1, r1, #23
 8008e4e:	d547      	bpl.n	8008ee0 <_printf_float+0xc4>
 8008e50:	189b      	adds	r3, r3, r2
 8008e52:	4393      	bics	r3, r2
 8008e54:	001a      	movs	r2, r3
 8008e56:	3208      	adds	r2, #8
 8008e58:	602a      	str	r2, [r5, #0]
 8008e5a:	681e      	ldr	r6, [r3, #0]
 8008e5c:	685d      	ldr	r5, [r3, #4]
 8008e5e:	0032      	movs	r2, r6
 8008e60:	002b      	movs	r3, r5
 8008e62:	64a2      	str	r2, [r4, #72]	; 0x48
 8008e64:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008e66:	2201      	movs	r2, #1
 8008e68:	006b      	lsls	r3, r5, #1
 8008e6a:	085b      	lsrs	r3, r3, #1
 8008e6c:	930e      	str	r3, [sp, #56]	; 0x38
 8008e6e:	0030      	movs	r0, r6
 8008e70:	4bab      	ldr	r3, [pc, #684]	; (8009120 <_printf_float+0x304>)
 8008e72:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008e74:	4252      	negs	r2, r2
 8008e76:	f7f9 fa3f 	bl	80022f8 <__aeabi_dcmpun>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	d132      	bne.n	8008ee4 <_printf_float+0xc8>
 8008e7e:	2201      	movs	r2, #1
 8008e80:	0030      	movs	r0, r6
 8008e82:	4ba7      	ldr	r3, [pc, #668]	; (8009120 <_printf_float+0x304>)
 8008e84:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008e86:	4252      	negs	r2, r2
 8008e88:	f7f7 faf0 	bl	800046c <__aeabi_dcmple>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	d129      	bne.n	8008ee4 <_printf_float+0xc8>
 8008e90:	2200      	movs	r2, #0
 8008e92:	2300      	movs	r3, #0
 8008e94:	0030      	movs	r0, r6
 8008e96:	0029      	movs	r1, r5
 8008e98:	f7f7 fade 	bl	8000458 <__aeabi_dcmplt>
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	d003      	beq.n	8008ea8 <_printf_float+0x8c>
 8008ea0:	0023      	movs	r3, r4
 8008ea2:	222d      	movs	r2, #45	; 0x2d
 8008ea4:	3343      	adds	r3, #67	; 0x43
 8008ea6:	701a      	strb	r2, [r3, #0]
 8008ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eaa:	4d9e      	ldr	r5, [pc, #632]	; (8009124 <_printf_float+0x308>)
 8008eac:	2b47      	cmp	r3, #71	; 0x47
 8008eae:	d900      	bls.n	8008eb2 <_printf_float+0x96>
 8008eb0:	4d9d      	ldr	r5, [pc, #628]	; (8009128 <_printf_float+0x30c>)
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008eb6:	6123      	str	r3, [r4, #16]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	439a      	bics	r2, r3
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	6022      	str	r2, [r4, #0]
 8008ec0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ec4:	0021      	movs	r1, r4
 8008ec6:	9300      	str	r3, [sp, #0]
 8008ec8:	0038      	movs	r0, r7
 8008eca:	9b08      	ldr	r3, [sp, #32]
 8008ecc:	aa13      	add	r2, sp, #76	; 0x4c
 8008ece:	f000 f9fb 	bl	80092c8 <_printf_common>
 8008ed2:	3001      	adds	r0, #1
 8008ed4:	d000      	beq.n	8008ed8 <_printf_float+0xbc>
 8008ed6:	e0a3      	b.n	8009020 <_printf_float+0x204>
 8008ed8:	2001      	movs	r0, #1
 8008eda:	4240      	negs	r0, r0
 8008edc:	b015      	add	sp, #84	; 0x54
 8008ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ee0:	3307      	adds	r3, #7
 8008ee2:	e7b6      	b.n	8008e52 <_printf_float+0x36>
 8008ee4:	0032      	movs	r2, r6
 8008ee6:	002b      	movs	r3, r5
 8008ee8:	0030      	movs	r0, r6
 8008eea:	0029      	movs	r1, r5
 8008eec:	f7f9 fa04 	bl	80022f8 <__aeabi_dcmpun>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	d00b      	beq.n	8008f0c <_printf_float+0xf0>
 8008ef4:	2d00      	cmp	r5, #0
 8008ef6:	da03      	bge.n	8008f00 <_printf_float+0xe4>
 8008ef8:	0023      	movs	r3, r4
 8008efa:	222d      	movs	r2, #45	; 0x2d
 8008efc:	3343      	adds	r3, #67	; 0x43
 8008efe:	701a      	strb	r2, [r3, #0]
 8008f00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f02:	4d8a      	ldr	r5, [pc, #552]	; (800912c <_printf_float+0x310>)
 8008f04:	2b47      	cmp	r3, #71	; 0x47
 8008f06:	d9d4      	bls.n	8008eb2 <_printf_float+0x96>
 8008f08:	4d89      	ldr	r5, [pc, #548]	; (8009130 <_printf_float+0x314>)
 8008f0a:	e7d2      	b.n	8008eb2 <_printf_float+0x96>
 8008f0c:	2220      	movs	r2, #32
 8008f0e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008f10:	6863      	ldr	r3, [r4, #4]
 8008f12:	4391      	bics	r1, r2
 8008f14:	910e      	str	r1, [sp, #56]	; 0x38
 8008f16:	1c5a      	adds	r2, r3, #1
 8008f18:	d14a      	bne.n	8008fb0 <_printf_float+0x194>
 8008f1a:	3307      	adds	r3, #7
 8008f1c:	6063      	str	r3, [r4, #4]
 8008f1e:	2380      	movs	r3, #128	; 0x80
 8008f20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f22:	00db      	lsls	r3, r3, #3
 8008f24:	4313      	orrs	r3, r2
 8008f26:	2200      	movs	r2, #0
 8008f28:	9206      	str	r2, [sp, #24]
 8008f2a:	aa12      	add	r2, sp, #72	; 0x48
 8008f2c:	9205      	str	r2, [sp, #20]
 8008f2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f30:	6023      	str	r3, [r4, #0]
 8008f32:	9204      	str	r2, [sp, #16]
 8008f34:	aa11      	add	r2, sp, #68	; 0x44
 8008f36:	9203      	str	r2, [sp, #12]
 8008f38:	2223      	movs	r2, #35	; 0x23
 8008f3a:	a908      	add	r1, sp, #32
 8008f3c:	9301      	str	r3, [sp, #4]
 8008f3e:	6863      	ldr	r3, [r4, #4]
 8008f40:	1852      	adds	r2, r2, r1
 8008f42:	9202      	str	r2, [sp, #8]
 8008f44:	9300      	str	r3, [sp, #0]
 8008f46:	0032      	movs	r2, r6
 8008f48:	002b      	movs	r3, r5
 8008f4a:	0038      	movs	r0, r7
 8008f4c:	f7ff febe 	bl	8008ccc <__cvt>
 8008f50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f52:	0005      	movs	r5, r0
 8008f54:	2b47      	cmp	r3, #71	; 0x47
 8008f56:	d109      	bne.n	8008f6c <_printf_float+0x150>
 8008f58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f5a:	1cda      	adds	r2, r3, #3
 8008f5c:	db02      	blt.n	8008f64 <_printf_float+0x148>
 8008f5e:	6862      	ldr	r2, [r4, #4]
 8008f60:	4293      	cmp	r3, r2
 8008f62:	dd49      	ble.n	8008ff8 <_printf_float+0x1dc>
 8008f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f66:	3b02      	subs	r3, #2
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	930a      	str	r3, [sp, #40]	; 0x28
 8008f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f6e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008f70:	2b65      	cmp	r3, #101	; 0x65
 8008f72:	d824      	bhi.n	8008fbe <_printf_float+0x1a2>
 8008f74:	0020      	movs	r0, r4
 8008f76:	001a      	movs	r2, r3
 8008f78:	3901      	subs	r1, #1
 8008f7a:	3050      	adds	r0, #80	; 0x50
 8008f7c:	9111      	str	r1, [sp, #68]	; 0x44
 8008f7e:	f7ff ff08 	bl	8008d92 <__exponent>
 8008f82:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f84:	900b      	str	r0, [sp, #44]	; 0x2c
 8008f86:	1813      	adds	r3, r2, r0
 8008f88:	6123      	str	r3, [r4, #16]
 8008f8a:	2a01      	cmp	r2, #1
 8008f8c:	dc02      	bgt.n	8008f94 <_printf_float+0x178>
 8008f8e:	6822      	ldr	r2, [r4, #0]
 8008f90:	07d2      	lsls	r2, r2, #31
 8008f92:	d501      	bpl.n	8008f98 <_printf_float+0x17c>
 8008f94:	3301      	adds	r3, #1
 8008f96:	6123      	str	r3, [r4, #16]
 8008f98:	2323      	movs	r3, #35	; 0x23
 8008f9a:	aa08      	add	r2, sp, #32
 8008f9c:	189b      	adds	r3, r3, r2
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d100      	bne.n	8008fa6 <_printf_float+0x18a>
 8008fa4:	e78d      	b.n	8008ec2 <_printf_float+0xa6>
 8008fa6:	0023      	movs	r3, r4
 8008fa8:	222d      	movs	r2, #45	; 0x2d
 8008faa:	3343      	adds	r3, #67	; 0x43
 8008fac:	701a      	strb	r2, [r3, #0]
 8008fae:	e788      	b.n	8008ec2 <_printf_float+0xa6>
 8008fb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fb2:	2a47      	cmp	r2, #71	; 0x47
 8008fb4:	d1b3      	bne.n	8008f1e <_printf_float+0x102>
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d1b1      	bne.n	8008f1e <_printf_float+0x102>
 8008fba:	3301      	adds	r3, #1
 8008fbc:	e7ae      	b.n	8008f1c <_printf_float+0x100>
 8008fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fc0:	2b66      	cmp	r3, #102	; 0x66
 8008fc2:	d11b      	bne.n	8008ffc <_printf_float+0x1e0>
 8008fc4:	6863      	ldr	r3, [r4, #4]
 8008fc6:	2900      	cmp	r1, #0
 8008fc8:	dd09      	ble.n	8008fde <_printf_float+0x1c2>
 8008fca:	6121      	str	r1, [r4, #16]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d102      	bne.n	8008fd6 <_printf_float+0x1ba>
 8008fd0:	6822      	ldr	r2, [r4, #0]
 8008fd2:	07d2      	lsls	r2, r2, #31
 8008fd4:	d50b      	bpl.n	8008fee <_printf_float+0x1d2>
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	185b      	adds	r3, r3, r1
 8008fda:	6123      	str	r3, [r4, #16]
 8008fdc:	e007      	b.n	8008fee <_printf_float+0x1d2>
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d103      	bne.n	8008fea <_printf_float+0x1ce>
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	6821      	ldr	r1, [r4, #0]
 8008fe6:	4211      	tst	r1, r2
 8008fe8:	d000      	beq.n	8008fec <_printf_float+0x1d0>
 8008fea:	1c9a      	adds	r2, r3, #2
 8008fec:	6122      	str	r2, [r4, #16]
 8008fee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ff0:	65a3      	str	r3, [r4, #88]	; 0x58
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ff6:	e7cf      	b.n	8008f98 <_printf_float+0x17c>
 8008ff8:	2367      	movs	r3, #103	; 0x67
 8008ffa:	930a      	str	r3, [sp, #40]	; 0x28
 8008ffc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008ffe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009000:	4299      	cmp	r1, r3
 8009002:	db06      	blt.n	8009012 <_printf_float+0x1f6>
 8009004:	6823      	ldr	r3, [r4, #0]
 8009006:	6121      	str	r1, [r4, #16]
 8009008:	07db      	lsls	r3, r3, #31
 800900a:	d5f0      	bpl.n	8008fee <_printf_float+0x1d2>
 800900c:	3101      	adds	r1, #1
 800900e:	6121      	str	r1, [r4, #16]
 8009010:	e7ed      	b.n	8008fee <_printf_float+0x1d2>
 8009012:	2201      	movs	r2, #1
 8009014:	2900      	cmp	r1, #0
 8009016:	dc01      	bgt.n	800901c <_printf_float+0x200>
 8009018:	1892      	adds	r2, r2, r2
 800901a:	1a52      	subs	r2, r2, r1
 800901c:	189b      	adds	r3, r3, r2
 800901e:	e7dc      	b.n	8008fda <_printf_float+0x1be>
 8009020:	6822      	ldr	r2, [r4, #0]
 8009022:	0553      	lsls	r3, r2, #21
 8009024:	d408      	bmi.n	8009038 <_printf_float+0x21c>
 8009026:	6923      	ldr	r3, [r4, #16]
 8009028:	002a      	movs	r2, r5
 800902a:	0038      	movs	r0, r7
 800902c:	9908      	ldr	r1, [sp, #32]
 800902e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009030:	47a8      	blx	r5
 8009032:	3001      	adds	r0, #1
 8009034:	d12a      	bne.n	800908c <_printf_float+0x270>
 8009036:	e74f      	b.n	8008ed8 <_printf_float+0xbc>
 8009038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800903a:	2b65      	cmp	r3, #101	; 0x65
 800903c:	d800      	bhi.n	8009040 <_printf_float+0x224>
 800903e:	e0ec      	b.n	800921a <_printf_float+0x3fe>
 8009040:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009042:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009044:	2200      	movs	r2, #0
 8009046:	2300      	movs	r3, #0
 8009048:	f7f7 fa00 	bl	800044c <__aeabi_dcmpeq>
 800904c:	2800      	cmp	r0, #0
 800904e:	d034      	beq.n	80090ba <_printf_float+0x29e>
 8009050:	2301      	movs	r3, #1
 8009052:	0038      	movs	r0, r7
 8009054:	4a37      	ldr	r2, [pc, #220]	; (8009134 <_printf_float+0x318>)
 8009056:	9908      	ldr	r1, [sp, #32]
 8009058:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800905a:	47a8      	blx	r5
 800905c:	3001      	adds	r0, #1
 800905e:	d100      	bne.n	8009062 <_printf_float+0x246>
 8009060:	e73a      	b.n	8008ed8 <_printf_float+0xbc>
 8009062:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009064:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009066:	429a      	cmp	r2, r3
 8009068:	db02      	blt.n	8009070 <_printf_float+0x254>
 800906a:	6823      	ldr	r3, [r4, #0]
 800906c:	07db      	lsls	r3, r3, #31
 800906e:	d50d      	bpl.n	800908c <_printf_float+0x270>
 8009070:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009072:	0038      	movs	r0, r7
 8009074:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009076:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009078:	9908      	ldr	r1, [sp, #32]
 800907a:	47a8      	blx	r5
 800907c:	2500      	movs	r5, #0
 800907e:	3001      	adds	r0, #1
 8009080:	d100      	bne.n	8009084 <_printf_float+0x268>
 8009082:	e729      	b.n	8008ed8 <_printf_float+0xbc>
 8009084:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009086:	3b01      	subs	r3, #1
 8009088:	42ab      	cmp	r3, r5
 800908a:	dc0a      	bgt.n	80090a2 <_printf_float+0x286>
 800908c:	6823      	ldr	r3, [r4, #0]
 800908e:	079b      	lsls	r3, r3, #30
 8009090:	d500      	bpl.n	8009094 <_printf_float+0x278>
 8009092:	e116      	b.n	80092c2 <_printf_float+0x4a6>
 8009094:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009096:	68e0      	ldr	r0, [r4, #12]
 8009098:	4298      	cmp	r0, r3
 800909a:	db00      	blt.n	800909e <_printf_float+0x282>
 800909c:	e71e      	b.n	8008edc <_printf_float+0xc0>
 800909e:	0018      	movs	r0, r3
 80090a0:	e71c      	b.n	8008edc <_printf_float+0xc0>
 80090a2:	0022      	movs	r2, r4
 80090a4:	2301      	movs	r3, #1
 80090a6:	0038      	movs	r0, r7
 80090a8:	9908      	ldr	r1, [sp, #32]
 80090aa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80090ac:	321a      	adds	r2, #26
 80090ae:	47b0      	blx	r6
 80090b0:	3001      	adds	r0, #1
 80090b2:	d100      	bne.n	80090b6 <_printf_float+0x29a>
 80090b4:	e710      	b.n	8008ed8 <_printf_float+0xbc>
 80090b6:	3501      	adds	r5, #1
 80090b8:	e7e4      	b.n	8009084 <_printf_float+0x268>
 80090ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090bc:	2b00      	cmp	r3, #0
 80090be:	dc3b      	bgt.n	8009138 <_printf_float+0x31c>
 80090c0:	2301      	movs	r3, #1
 80090c2:	0038      	movs	r0, r7
 80090c4:	4a1b      	ldr	r2, [pc, #108]	; (8009134 <_printf_float+0x318>)
 80090c6:	9908      	ldr	r1, [sp, #32]
 80090c8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80090ca:	47b0      	blx	r6
 80090cc:	3001      	adds	r0, #1
 80090ce:	d100      	bne.n	80090d2 <_printf_float+0x2b6>
 80090d0:	e702      	b.n	8008ed8 <_printf_float+0xbc>
 80090d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090d6:	4313      	orrs	r3, r2
 80090d8:	d102      	bne.n	80090e0 <_printf_float+0x2c4>
 80090da:	6823      	ldr	r3, [r4, #0]
 80090dc:	07db      	lsls	r3, r3, #31
 80090de:	d5d5      	bpl.n	800908c <_printf_float+0x270>
 80090e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090e2:	0038      	movs	r0, r7
 80090e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80090e6:	9908      	ldr	r1, [sp, #32]
 80090e8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80090ea:	47b0      	blx	r6
 80090ec:	2300      	movs	r3, #0
 80090ee:	3001      	adds	r0, #1
 80090f0:	d100      	bne.n	80090f4 <_printf_float+0x2d8>
 80090f2:	e6f1      	b.n	8008ed8 <_printf_float+0xbc>
 80090f4:	930a      	str	r3, [sp, #40]	; 0x28
 80090f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090fa:	425b      	negs	r3, r3
 80090fc:	4293      	cmp	r3, r2
 80090fe:	dc01      	bgt.n	8009104 <_printf_float+0x2e8>
 8009100:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009102:	e791      	b.n	8009028 <_printf_float+0x20c>
 8009104:	0022      	movs	r2, r4
 8009106:	2301      	movs	r3, #1
 8009108:	0038      	movs	r0, r7
 800910a:	9908      	ldr	r1, [sp, #32]
 800910c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800910e:	321a      	adds	r2, #26
 8009110:	47b0      	blx	r6
 8009112:	3001      	adds	r0, #1
 8009114:	d100      	bne.n	8009118 <_printf_float+0x2fc>
 8009116:	e6df      	b.n	8008ed8 <_printf_float+0xbc>
 8009118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800911a:	3301      	adds	r3, #1
 800911c:	e7ea      	b.n	80090f4 <_printf_float+0x2d8>
 800911e:	46c0      	nop			; (mov r8, r8)
 8009120:	7fefffff 	.word	0x7fefffff
 8009124:	0800cac9 	.word	0x0800cac9
 8009128:	0800cacd 	.word	0x0800cacd
 800912c:	0800cad1 	.word	0x0800cad1
 8009130:	0800cad5 	.word	0x0800cad5
 8009134:	0800cad9 	.word	0x0800cad9
 8009138:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800913a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800913c:	920a      	str	r2, [sp, #40]	; 0x28
 800913e:	429a      	cmp	r2, r3
 8009140:	dd00      	ble.n	8009144 <_printf_float+0x328>
 8009142:	930a      	str	r3, [sp, #40]	; 0x28
 8009144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009146:	2b00      	cmp	r3, #0
 8009148:	dc3d      	bgt.n	80091c6 <_printf_float+0x3aa>
 800914a:	2300      	movs	r3, #0
 800914c:	930e      	str	r3, [sp, #56]	; 0x38
 800914e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009150:	43db      	mvns	r3, r3
 8009152:	17db      	asrs	r3, r3, #31
 8009154:	930f      	str	r3, [sp, #60]	; 0x3c
 8009156:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009158:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800915a:	930b      	str	r3, [sp, #44]	; 0x2c
 800915c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800915e:	4013      	ands	r3, r2
 8009160:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009162:	1ad3      	subs	r3, r2, r3
 8009164:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009166:	4293      	cmp	r3, r2
 8009168:	dc36      	bgt.n	80091d8 <_printf_float+0x3bc>
 800916a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800916c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800916e:	429a      	cmp	r2, r3
 8009170:	db40      	blt.n	80091f4 <_printf_float+0x3d8>
 8009172:	6823      	ldr	r3, [r4, #0]
 8009174:	07db      	lsls	r3, r3, #31
 8009176:	d43d      	bmi.n	80091f4 <_printf_float+0x3d8>
 8009178:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800917a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800917c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800917e:	1af3      	subs	r3, r6, r3
 8009180:	1ab6      	subs	r6, r6, r2
 8009182:	429e      	cmp	r6, r3
 8009184:	dd00      	ble.n	8009188 <_printf_float+0x36c>
 8009186:	001e      	movs	r6, r3
 8009188:	2e00      	cmp	r6, #0
 800918a:	dc3c      	bgt.n	8009206 <_printf_float+0x3ea>
 800918c:	2300      	movs	r3, #0
 800918e:	930a      	str	r3, [sp, #40]	; 0x28
 8009190:	43f3      	mvns	r3, r6
 8009192:	17db      	asrs	r3, r3, #31
 8009194:	930b      	str	r3, [sp, #44]	; 0x2c
 8009196:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009198:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800919a:	1a9b      	subs	r3, r3, r2
 800919c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800919e:	4032      	ands	r2, r6
 80091a0:	1a9b      	subs	r3, r3, r2
 80091a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091a4:	4293      	cmp	r3, r2
 80091a6:	dc00      	bgt.n	80091aa <_printf_float+0x38e>
 80091a8:	e770      	b.n	800908c <_printf_float+0x270>
 80091aa:	0022      	movs	r2, r4
 80091ac:	2301      	movs	r3, #1
 80091ae:	0038      	movs	r0, r7
 80091b0:	9908      	ldr	r1, [sp, #32]
 80091b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80091b4:	321a      	adds	r2, #26
 80091b6:	47a8      	blx	r5
 80091b8:	3001      	adds	r0, #1
 80091ba:	d100      	bne.n	80091be <_printf_float+0x3a2>
 80091bc:	e68c      	b.n	8008ed8 <_printf_float+0xbc>
 80091be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091c0:	3301      	adds	r3, #1
 80091c2:	930a      	str	r3, [sp, #40]	; 0x28
 80091c4:	e7e7      	b.n	8009196 <_printf_float+0x37a>
 80091c6:	002a      	movs	r2, r5
 80091c8:	0038      	movs	r0, r7
 80091ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091cc:	9908      	ldr	r1, [sp, #32]
 80091ce:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80091d0:	47b0      	blx	r6
 80091d2:	3001      	adds	r0, #1
 80091d4:	d1b9      	bne.n	800914a <_printf_float+0x32e>
 80091d6:	e67f      	b.n	8008ed8 <_printf_float+0xbc>
 80091d8:	0022      	movs	r2, r4
 80091da:	2301      	movs	r3, #1
 80091dc:	0038      	movs	r0, r7
 80091de:	9908      	ldr	r1, [sp, #32]
 80091e0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80091e2:	321a      	adds	r2, #26
 80091e4:	47b0      	blx	r6
 80091e6:	3001      	adds	r0, #1
 80091e8:	d100      	bne.n	80091ec <_printf_float+0x3d0>
 80091ea:	e675      	b.n	8008ed8 <_printf_float+0xbc>
 80091ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091ee:	3301      	adds	r3, #1
 80091f0:	930e      	str	r3, [sp, #56]	; 0x38
 80091f2:	e7b0      	b.n	8009156 <_printf_float+0x33a>
 80091f4:	0038      	movs	r0, r7
 80091f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091fa:	9908      	ldr	r1, [sp, #32]
 80091fc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80091fe:	47b0      	blx	r6
 8009200:	3001      	adds	r0, #1
 8009202:	d1b9      	bne.n	8009178 <_printf_float+0x35c>
 8009204:	e668      	b.n	8008ed8 <_printf_float+0xbc>
 8009206:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009208:	0038      	movs	r0, r7
 800920a:	18ea      	adds	r2, r5, r3
 800920c:	9908      	ldr	r1, [sp, #32]
 800920e:	0033      	movs	r3, r6
 8009210:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009212:	47a8      	blx	r5
 8009214:	3001      	adds	r0, #1
 8009216:	d1b9      	bne.n	800918c <_printf_float+0x370>
 8009218:	e65e      	b.n	8008ed8 <_printf_float+0xbc>
 800921a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800921c:	2b01      	cmp	r3, #1
 800921e:	dc02      	bgt.n	8009226 <_printf_float+0x40a>
 8009220:	2301      	movs	r3, #1
 8009222:	421a      	tst	r2, r3
 8009224:	d03a      	beq.n	800929c <_printf_float+0x480>
 8009226:	2301      	movs	r3, #1
 8009228:	002a      	movs	r2, r5
 800922a:	0038      	movs	r0, r7
 800922c:	9908      	ldr	r1, [sp, #32]
 800922e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009230:	47b0      	blx	r6
 8009232:	3001      	adds	r0, #1
 8009234:	d100      	bne.n	8009238 <_printf_float+0x41c>
 8009236:	e64f      	b.n	8008ed8 <_printf_float+0xbc>
 8009238:	0038      	movs	r0, r7
 800923a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800923c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800923e:	9908      	ldr	r1, [sp, #32]
 8009240:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009242:	47b0      	blx	r6
 8009244:	3001      	adds	r0, #1
 8009246:	d100      	bne.n	800924a <_printf_float+0x42e>
 8009248:	e646      	b.n	8008ed8 <_printf_float+0xbc>
 800924a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800924c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800924e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009250:	2200      	movs	r2, #0
 8009252:	001e      	movs	r6, r3
 8009254:	2300      	movs	r3, #0
 8009256:	f7f7 f8f9 	bl	800044c <__aeabi_dcmpeq>
 800925a:	2800      	cmp	r0, #0
 800925c:	d11c      	bne.n	8009298 <_printf_float+0x47c>
 800925e:	0033      	movs	r3, r6
 8009260:	1c6a      	adds	r2, r5, #1
 8009262:	3b01      	subs	r3, #1
 8009264:	0038      	movs	r0, r7
 8009266:	9908      	ldr	r1, [sp, #32]
 8009268:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800926a:	47a8      	blx	r5
 800926c:	3001      	adds	r0, #1
 800926e:	d10f      	bne.n	8009290 <_printf_float+0x474>
 8009270:	e632      	b.n	8008ed8 <_printf_float+0xbc>
 8009272:	0022      	movs	r2, r4
 8009274:	2301      	movs	r3, #1
 8009276:	0038      	movs	r0, r7
 8009278:	9908      	ldr	r1, [sp, #32]
 800927a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800927c:	321a      	adds	r2, #26
 800927e:	47b0      	blx	r6
 8009280:	3001      	adds	r0, #1
 8009282:	d100      	bne.n	8009286 <_printf_float+0x46a>
 8009284:	e628      	b.n	8008ed8 <_printf_float+0xbc>
 8009286:	3501      	adds	r5, #1
 8009288:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800928a:	3b01      	subs	r3, #1
 800928c:	42ab      	cmp	r3, r5
 800928e:	dcf0      	bgt.n	8009272 <_printf_float+0x456>
 8009290:	0022      	movs	r2, r4
 8009292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009294:	3250      	adds	r2, #80	; 0x50
 8009296:	e6c8      	b.n	800902a <_printf_float+0x20e>
 8009298:	2500      	movs	r5, #0
 800929a:	e7f5      	b.n	8009288 <_printf_float+0x46c>
 800929c:	002a      	movs	r2, r5
 800929e:	e7e1      	b.n	8009264 <_printf_float+0x448>
 80092a0:	0022      	movs	r2, r4
 80092a2:	2301      	movs	r3, #1
 80092a4:	0038      	movs	r0, r7
 80092a6:	9908      	ldr	r1, [sp, #32]
 80092a8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80092aa:	3219      	adds	r2, #25
 80092ac:	47b0      	blx	r6
 80092ae:	3001      	adds	r0, #1
 80092b0:	d100      	bne.n	80092b4 <_printf_float+0x498>
 80092b2:	e611      	b.n	8008ed8 <_printf_float+0xbc>
 80092b4:	3501      	adds	r5, #1
 80092b6:	68e3      	ldr	r3, [r4, #12]
 80092b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80092ba:	1a9b      	subs	r3, r3, r2
 80092bc:	42ab      	cmp	r3, r5
 80092be:	dcef      	bgt.n	80092a0 <_printf_float+0x484>
 80092c0:	e6e8      	b.n	8009094 <_printf_float+0x278>
 80092c2:	2500      	movs	r5, #0
 80092c4:	e7f7      	b.n	80092b6 <_printf_float+0x49a>
 80092c6:	46c0      	nop			; (mov r8, r8)

080092c8 <_printf_common>:
 80092c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092ca:	0016      	movs	r6, r2
 80092cc:	9301      	str	r3, [sp, #4]
 80092ce:	688a      	ldr	r2, [r1, #8]
 80092d0:	690b      	ldr	r3, [r1, #16]
 80092d2:	000c      	movs	r4, r1
 80092d4:	9000      	str	r0, [sp, #0]
 80092d6:	4293      	cmp	r3, r2
 80092d8:	da00      	bge.n	80092dc <_printf_common+0x14>
 80092da:	0013      	movs	r3, r2
 80092dc:	0022      	movs	r2, r4
 80092de:	6033      	str	r3, [r6, #0]
 80092e0:	3243      	adds	r2, #67	; 0x43
 80092e2:	7812      	ldrb	r2, [r2, #0]
 80092e4:	2a00      	cmp	r2, #0
 80092e6:	d001      	beq.n	80092ec <_printf_common+0x24>
 80092e8:	3301      	adds	r3, #1
 80092ea:	6033      	str	r3, [r6, #0]
 80092ec:	6823      	ldr	r3, [r4, #0]
 80092ee:	069b      	lsls	r3, r3, #26
 80092f0:	d502      	bpl.n	80092f8 <_printf_common+0x30>
 80092f2:	6833      	ldr	r3, [r6, #0]
 80092f4:	3302      	adds	r3, #2
 80092f6:	6033      	str	r3, [r6, #0]
 80092f8:	6822      	ldr	r2, [r4, #0]
 80092fa:	2306      	movs	r3, #6
 80092fc:	0015      	movs	r5, r2
 80092fe:	401d      	ands	r5, r3
 8009300:	421a      	tst	r2, r3
 8009302:	d027      	beq.n	8009354 <_printf_common+0x8c>
 8009304:	0023      	movs	r3, r4
 8009306:	3343      	adds	r3, #67	; 0x43
 8009308:	781b      	ldrb	r3, [r3, #0]
 800930a:	1e5a      	subs	r2, r3, #1
 800930c:	4193      	sbcs	r3, r2
 800930e:	6822      	ldr	r2, [r4, #0]
 8009310:	0692      	lsls	r2, r2, #26
 8009312:	d430      	bmi.n	8009376 <_printf_common+0xae>
 8009314:	0022      	movs	r2, r4
 8009316:	9901      	ldr	r1, [sp, #4]
 8009318:	9800      	ldr	r0, [sp, #0]
 800931a:	9d08      	ldr	r5, [sp, #32]
 800931c:	3243      	adds	r2, #67	; 0x43
 800931e:	47a8      	blx	r5
 8009320:	3001      	adds	r0, #1
 8009322:	d025      	beq.n	8009370 <_printf_common+0xa8>
 8009324:	2206      	movs	r2, #6
 8009326:	6823      	ldr	r3, [r4, #0]
 8009328:	2500      	movs	r5, #0
 800932a:	4013      	ands	r3, r2
 800932c:	2b04      	cmp	r3, #4
 800932e:	d105      	bne.n	800933c <_printf_common+0x74>
 8009330:	6833      	ldr	r3, [r6, #0]
 8009332:	68e5      	ldr	r5, [r4, #12]
 8009334:	1aed      	subs	r5, r5, r3
 8009336:	43eb      	mvns	r3, r5
 8009338:	17db      	asrs	r3, r3, #31
 800933a:	401d      	ands	r5, r3
 800933c:	68a3      	ldr	r3, [r4, #8]
 800933e:	6922      	ldr	r2, [r4, #16]
 8009340:	4293      	cmp	r3, r2
 8009342:	dd01      	ble.n	8009348 <_printf_common+0x80>
 8009344:	1a9b      	subs	r3, r3, r2
 8009346:	18ed      	adds	r5, r5, r3
 8009348:	2600      	movs	r6, #0
 800934a:	42b5      	cmp	r5, r6
 800934c:	d120      	bne.n	8009390 <_printf_common+0xc8>
 800934e:	2000      	movs	r0, #0
 8009350:	e010      	b.n	8009374 <_printf_common+0xac>
 8009352:	3501      	adds	r5, #1
 8009354:	68e3      	ldr	r3, [r4, #12]
 8009356:	6832      	ldr	r2, [r6, #0]
 8009358:	1a9b      	subs	r3, r3, r2
 800935a:	42ab      	cmp	r3, r5
 800935c:	ddd2      	ble.n	8009304 <_printf_common+0x3c>
 800935e:	0022      	movs	r2, r4
 8009360:	2301      	movs	r3, #1
 8009362:	9901      	ldr	r1, [sp, #4]
 8009364:	9800      	ldr	r0, [sp, #0]
 8009366:	9f08      	ldr	r7, [sp, #32]
 8009368:	3219      	adds	r2, #25
 800936a:	47b8      	blx	r7
 800936c:	3001      	adds	r0, #1
 800936e:	d1f0      	bne.n	8009352 <_printf_common+0x8a>
 8009370:	2001      	movs	r0, #1
 8009372:	4240      	negs	r0, r0
 8009374:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009376:	2030      	movs	r0, #48	; 0x30
 8009378:	18e1      	adds	r1, r4, r3
 800937a:	3143      	adds	r1, #67	; 0x43
 800937c:	7008      	strb	r0, [r1, #0]
 800937e:	0021      	movs	r1, r4
 8009380:	1c5a      	adds	r2, r3, #1
 8009382:	3145      	adds	r1, #69	; 0x45
 8009384:	7809      	ldrb	r1, [r1, #0]
 8009386:	18a2      	adds	r2, r4, r2
 8009388:	3243      	adds	r2, #67	; 0x43
 800938a:	3302      	adds	r3, #2
 800938c:	7011      	strb	r1, [r2, #0]
 800938e:	e7c1      	b.n	8009314 <_printf_common+0x4c>
 8009390:	0022      	movs	r2, r4
 8009392:	2301      	movs	r3, #1
 8009394:	9901      	ldr	r1, [sp, #4]
 8009396:	9800      	ldr	r0, [sp, #0]
 8009398:	9f08      	ldr	r7, [sp, #32]
 800939a:	321a      	adds	r2, #26
 800939c:	47b8      	blx	r7
 800939e:	3001      	adds	r0, #1
 80093a0:	d0e6      	beq.n	8009370 <_printf_common+0xa8>
 80093a2:	3601      	adds	r6, #1
 80093a4:	e7d1      	b.n	800934a <_printf_common+0x82>
	...

080093a8 <_printf_i>:
 80093a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093aa:	b08b      	sub	sp, #44	; 0x2c
 80093ac:	9206      	str	r2, [sp, #24]
 80093ae:	000a      	movs	r2, r1
 80093b0:	3243      	adds	r2, #67	; 0x43
 80093b2:	9307      	str	r3, [sp, #28]
 80093b4:	9005      	str	r0, [sp, #20]
 80093b6:	9204      	str	r2, [sp, #16]
 80093b8:	7e0a      	ldrb	r2, [r1, #24]
 80093ba:	000c      	movs	r4, r1
 80093bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093be:	2a78      	cmp	r2, #120	; 0x78
 80093c0:	d809      	bhi.n	80093d6 <_printf_i+0x2e>
 80093c2:	2a62      	cmp	r2, #98	; 0x62
 80093c4:	d80b      	bhi.n	80093de <_printf_i+0x36>
 80093c6:	2a00      	cmp	r2, #0
 80093c8:	d100      	bne.n	80093cc <_printf_i+0x24>
 80093ca:	e0be      	b.n	800954a <_printf_i+0x1a2>
 80093cc:	497c      	ldr	r1, [pc, #496]	; (80095c0 <_printf_i+0x218>)
 80093ce:	9103      	str	r1, [sp, #12]
 80093d0:	2a58      	cmp	r2, #88	; 0x58
 80093d2:	d100      	bne.n	80093d6 <_printf_i+0x2e>
 80093d4:	e093      	b.n	80094fe <_printf_i+0x156>
 80093d6:	0026      	movs	r6, r4
 80093d8:	3642      	adds	r6, #66	; 0x42
 80093da:	7032      	strb	r2, [r6, #0]
 80093dc:	e022      	b.n	8009424 <_printf_i+0x7c>
 80093de:	0010      	movs	r0, r2
 80093e0:	3863      	subs	r0, #99	; 0x63
 80093e2:	2815      	cmp	r0, #21
 80093e4:	d8f7      	bhi.n	80093d6 <_printf_i+0x2e>
 80093e6:	f7f6 fea1 	bl	800012c <__gnu_thumb1_case_shi>
 80093ea:	0016      	.short	0x0016
 80093ec:	fff6001f 	.word	0xfff6001f
 80093f0:	fff6fff6 	.word	0xfff6fff6
 80093f4:	001ffff6 	.word	0x001ffff6
 80093f8:	fff6fff6 	.word	0xfff6fff6
 80093fc:	fff6fff6 	.word	0xfff6fff6
 8009400:	003600a3 	.word	0x003600a3
 8009404:	fff60083 	.word	0xfff60083
 8009408:	00b4fff6 	.word	0x00b4fff6
 800940c:	0036fff6 	.word	0x0036fff6
 8009410:	fff6fff6 	.word	0xfff6fff6
 8009414:	0087      	.short	0x0087
 8009416:	0026      	movs	r6, r4
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	3642      	adds	r6, #66	; 0x42
 800941c:	1d11      	adds	r1, r2, #4
 800941e:	6019      	str	r1, [r3, #0]
 8009420:	6813      	ldr	r3, [r2, #0]
 8009422:	7033      	strb	r3, [r6, #0]
 8009424:	2301      	movs	r3, #1
 8009426:	e0a2      	b.n	800956e <_printf_i+0x1c6>
 8009428:	6818      	ldr	r0, [r3, #0]
 800942a:	6809      	ldr	r1, [r1, #0]
 800942c:	1d02      	adds	r2, r0, #4
 800942e:	060d      	lsls	r5, r1, #24
 8009430:	d50b      	bpl.n	800944a <_printf_i+0xa2>
 8009432:	6805      	ldr	r5, [r0, #0]
 8009434:	601a      	str	r2, [r3, #0]
 8009436:	2d00      	cmp	r5, #0
 8009438:	da03      	bge.n	8009442 <_printf_i+0x9a>
 800943a:	232d      	movs	r3, #45	; 0x2d
 800943c:	9a04      	ldr	r2, [sp, #16]
 800943e:	426d      	negs	r5, r5
 8009440:	7013      	strb	r3, [r2, #0]
 8009442:	4b5f      	ldr	r3, [pc, #380]	; (80095c0 <_printf_i+0x218>)
 8009444:	270a      	movs	r7, #10
 8009446:	9303      	str	r3, [sp, #12]
 8009448:	e01b      	b.n	8009482 <_printf_i+0xda>
 800944a:	6805      	ldr	r5, [r0, #0]
 800944c:	601a      	str	r2, [r3, #0]
 800944e:	0649      	lsls	r1, r1, #25
 8009450:	d5f1      	bpl.n	8009436 <_printf_i+0x8e>
 8009452:	b22d      	sxth	r5, r5
 8009454:	e7ef      	b.n	8009436 <_printf_i+0x8e>
 8009456:	680d      	ldr	r5, [r1, #0]
 8009458:	6819      	ldr	r1, [r3, #0]
 800945a:	1d08      	adds	r0, r1, #4
 800945c:	6018      	str	r0, [r3, #0]
 800945e:	062e      	lsls	r6, r5, #24
 8009460:	d501      	bpl.n	8009466 <_printf_i+0xbe>
 8009462:	680d      	ldr	r5, [r1, #0]
 8009464:	e003      	b.n	800946e <_printf_i+0xc6>
 8009466:	066d      	lsls	r5, r5, #25
 8009468:	d5fb      	bpl.n	8009462 <_printf_i+0xba>
 800946a:	680d      	ldr	r5, [r1, #0]
 800946c:	b2ad      	uxth	r5, r5
 800946e:	4b54      	ldr	r3, [pc, #336]	; (80095c0 <_printf_i+0x218>)
 8009470:	2708      	movs	r7, #8
 8009472:	9303      	str	r3, [sp, #12]
 8009474:	2a6f      	cmp	r2, #111	; 0x6f
 8009476:	d000      	beq.n	800947a <_printf_i+0xd2>
 8009478:	3702      	adds	r7, #2
 800947a:	0023      	movs	r3, r4
 800947c:	2200      	movs	r2, #0
 800947e:	3343      	adds	r3, #67	; 0x43
 8009480:	701a      	strb	r2, [r3, #0]
 8009482:	6863      	ldr	r3, [r4, #4]
 8009484:	60a3      	str	r3, [r4, #8]
 8009486:	2b00      	cmp	r3, #0
 8009488:	db03      	blt.n	8009492 <_printf_i+0xea>
 800948a:	2104      	movs	r1, #4
 800948c:	6822      	ldr	r2, [r4, #0]
 800948e:	438a      	bics	r2, r1
 8009490:	6022      	str	r2, [r4, #0]
 8009492:	2d00      	cmp	r5, #0
 8009494:	d102      	bne.n	800949c <_printf_i+0xf4>
 8009496:	9e04      	ldr	r6, [sp, #16]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d00c      	beq.n	80094b6 <_printf_i+0x10e>
 800949c:	9e04      	ldr	r6, [sp, #16]
 800949e:	0028      	movs	r0, r5
 80094a0:	0039      	movs	r1, r7
 80094a2:	f7f6 fed3 	bl	800024c <__aeabi_uidivmod>
 80094a6:	9b03      	ldr	r3, [sp, #12]
 80094a8:	3e01      	subs	r6, #1
 80094aa:	5c5b      	ldrb	r3, [r3, r1]
 80094ac:	7033      	strb	r3, [r6, #0]
 80094ae:	002b      	movs	r3, r5
 80094b0:	0005      	movs	r5, r0
 80094b2:	429f      	cmp	r7, r3
 80094b4:	d9f3      	bls.n	800949e <_printf_i+0xf6>
 80094b6:	2f08      	cmp	r7, #8
 80094b8:	d109      	bne.n	80094ce <_printf_i+0x126>
 80094ba:	6823      	ldr	r3, [r4, #0]
 80094bc:	07db      	lsls	r3, r3, #31
 80094be:	d506      	bpl.n	80094ce <_printf_i+0x126>
 80094c0:	6862      	ldr	r2, [r4, #4]
 80094c2:	6923      	ldr	r3, [r4, #16]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	dc02      	bgt.n	80094ce <_printf_i+0x126>
 80094c8:	2330      	movs	r3, #48	; 0x30
 80094ca:	3e01      	subs	r6, #1
 80094cc:	7033      	strb	r3, [r6, #0]
 80094ce:	9b04      	ldr	r3, [sp, #16]
 80094d0:	1b9b      	subs	r3, r3, r6
 80094d2:	6123      	str	r3, [r4, #16]
 80094d4:	9b07      	ldr	r3, [sp, #28]
 80094d6:	0021      	movs	r1, r4
 80094d8:	9300      	str	r3, [sp, #0]
 80094da:	9805      	ldr	r0, [sp, #20]
 80094dc:	9b06      	ldr	r3, [sp, #24]
 80094de:	aa09      	add	r2, sp, #36	; 0x24
 80094e0:	f7ff fef2 	bl	80092c8 <_printf_common>
 80094e4:	3001      	adds	r0, #1
 80094e6:	d147      	bne.n	8009578 <_printf_i+0x1d0>
 80094e8:	2001      	movs	r0, #1
 80094ea:	4240      	negs	r0, r0
 80094ec:	b00b      	add	sp, #44	; 0x2c
 80094ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094f0:	2220      	movs	r2, #32
 80094f2:	6809      	ldr	r1, [r1, #0]
 80094f4:	430a      	orrs	r2, r1
 80094f6:	6022      	str	r2, [r4, #0]
 80094f8:	2278      	movs	r2, #120	; 0x78
 80094fa:	4932      	ldr	r1, [pc, #200]	; (80095c4 <_printf_i+0x21c>)
 80094fc:	9103      	str	r1, [sp, #12]
 80094fe:	0021      	movs	r1, r4
 8009500:	3145      	adds	r1, #69	; 0x45
 8009502:	700a      	strb	r2, [r1, #0]
 8009504:	6819      	ldr	r1, [r3, #0]
 8009506:	6822      	ldr	r2, [r4, #0]
 8009508:	c920      	ldmia	r1!, {r5}
 800950a:	0610      	lsls	r0, r2, #24
 800950c:	d402      	bmi.n	8009514 <_printf_i+0x16c>
 800950e:	0650      	lsls	r0, r2, #25
 8009510:	d500      	bpl.n	8009514 <_printf_i+0x16c>
 8009512:	b2ad      	uxth	r5, r5
 8009514:	6019      	str	r1, [r3, #0]
 8009516:	07d3      	lsls	r3, r2, #31
 8009518:	d502      	bpl.n	8009520 <_printf_i+0x178>
 800951a:	2320      	movs	r3, #32
 800951c:	4313      	orrs	r3, r2
 800951e:	6023      	str	r3, [r4, #0]
 8009520:	2710      	movs	r7, #16
 8009522:	2d00      	cmp	r5, #0
 8009524:	d1a9      	bne.n	800947a <_printf_i+0xd2>
 8009526:	2220      	movs	r2, #32
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	4393      	bics	r3, r2
 800952c:	6023      	str	r3, [r4, #0]
 800952e:	e7a4      	b.n	800947a <_printf_i+0xd2>
 8009530:	681a      	ldr	r2, [r3, #0]
 8009532:	680d      	ldr	r5, [r1, #0]
 8009534:	1d10      	adds	r0, r2, #4
 8009536:	6949      	ldr	r1, [r1, #20]
 8009538:	6018      	str	r0, [r3, #0]
 800953a:	6813      	ldr	r3, [r2, #0]
 800953c:	062e      	lsls	r6, r5, #24
 800953e:	d501      	bpl.n	8009544 <_printf_i+0x19c>
 8009540:	6019      	str	r1, [r3, #0]
 8009542:	e002      	b.n	800954a <_printf_i+0x1a2>
 8009544:	066d      	lsls	r5, r5, #25
 8009546:	d5fb      	bpl.n	8009540 <_printf_i+0x198>
 8009548:	8019      	strh	r1, [r3, #0]
 800954a:	2300      	movs	r3, #0
 800954c:	9e04      	ldr	r6, [sp, #16]
 800954e:	6123      	str	r3, [r4, #16]
 8009550:	e7c0      	b.n	80094d4 <_printf_i+0x12c>
 8009552:	681a      	ldr	r2, [r3, #0]
 8009554:	1d11      	adds	r1, r2, #4
 8009556:	6019      	str	r1, [r3, #0]
 8009558:	6816      	ldr	r6, [r2, #0]
 800955a:	2100      	movs	r1, #0
 800955c:	0030      	movs	r0, r6
 800955e:	6862      	ldr	r2, [r4, #4]
 8009560:	f000 fca9 	bl	8009eb6 <memchr>
 8009564:	2800      	cmp	r0, #0
 8009566:	d001      	beq.n	800956c <_printf_i+0x1c4>
 8009568:	1b80      	subs	r0, r0, r6
 800956a:	6060      	str	r0, [r4, #4]
 800956c:	6863      	ldr	r3, [r4, #4]
 800956e:	6123      	str	r3, [r4, #16]
 8009570:	2300      	movs	r3, #0
 8009572:	9a04      	ldr	r2, [sp, #16]
 8009574:	7013      	strb	r3, [r2, #0]
 8009576:	e7ad      	b.n	80094d4 <_printf_i+0x12c>
 8009578:	0032      	movs	r2, r6
 800957a:	6923      	ldr	r3, [r4, #16]
 800957c:	9906      	ldr	r1, [sp, #24]
 800957e:	9805      	ldr	r0, [sp, #20]
 8009580:	9d07      	ldr	r5, [sp, #28]
 8009582:	47a8      	blx	r5
 8009584:	3001      	adds	r0, #1
 8009586:	d0af      	beq.n	80094e8 <_printf_i+0x140>
 8009588:	6823      	ldr	r3, [r4, #0]
 800958a:	079b      	lsls	r3, r3, #30
 800958c:	d415      	bmi.n	80095ba <_printf_i+0x212>
 800958e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009590:	68e0      	ldr	r0, [r4, #12]
 8009592:	4298      	cmp	r0, r3
 8009594:	daaa      	bge.n	80094ec <_printf_i+0x144>
 8009596:	0018      	movs	r0, r3
 8009598:	e7a8      	b.n	80094ec <_printf_i+0x144>
 800959a:	0022      	movs	r2, r4
 800959c:	2301      	movs	r3, #1
 800959e:	9906      	ldr	r1, [sp, #24]
 80095a0:	9805      	ldr	r0, [sp, #20]
 80095a2:	9e07      	ldr	r6, [sp, #28]
 80095a4:	3219      	adds	r2, #25
 80095a6:	47b0      	blx	r6
 80095a8:	3001      	adds	r0, #1
 80095aa:	d09d      	beq.n	80094e8 <_printf_i+0x140>
 80095ac:	3501      	adds	r5, #1
 80095ae:	68e3      	ldr	r3, [r4, #12]
 80095b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095b2:	1a9b      	subs	r3, r3, r2
 80095b4:	42ab      	cmp	r3, r5
 80095b6:	dcf0      	bgt.n	800959a <_printf_i+0x1f2>
 80095b8:	e7e9      	b.n	800958e <_printf_i+0x1e6>
 80095ba:	2500      	movs	r5, #0
 80095bc:	e7f7      	b.n	80095ae <_printf_i+0x206>
 80095be:	46c0      	nop			; (mov r8, r8)
 80095c0:	0800cadb 	.word	0x0800cadb
 80095c4:	0800caec 	.word	0x0800caec

080095c8 <_scanf_float>:
 80095c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ca:	b08b      	sub	sp, #44	; 0x2c
 80095cc:	0016      	movs	r6, r2
 80095ce:	9002      	str	r0, [sp, #8]
 80095d0:	22ae      	movs	r2, #174	; 0xae
 80095d2:	2000      	movs	r0, #0
 80095d4:	9307      	str	r3, [sp, #28]
 80095d6:	688b      	ldr	r3, [r1, #8]
 80095d8:	000f      	movs	r7, r1
 80095da:	1e59      	subs	r1, r3, #1
 80095dc:	0052      	lsls	r2, r2, #1
 80095de:	9006      	str	r0, [sp, #24]
 80095e0:	4291      	cmp	r1, r2
 80095e2:	d905      	bls.n	80095f0 <_scanf_float+0x28>
 80095e4:	3b5e      	subs	r3, #94	; 0x5e
 80095e6:	3bff      	subs	r3, #255	; 0xff
 80095e8:	9306      	str	r3, [sp, #24]
 80095ea:	235e      	movs	r3, #94	; 0x5e
 80095ec:	33ff      	adds	r3, #255	; 0xff
 80095ee:	60bb      	str	r3, [r7, #8]
 80095f0:	23f0      	movs	r3, #240	; 0xf0
 80095f2:	683a      	ldr	r2, [r7, #0]
 80095f4:	00db      	lsls	r3, r3, #3
 80095f6:	4313      	orrs	r3, r2
 80095f8:	603b      	str	r3, [r7, #0]
 80095fa:	003b      	movs	r3, r7
 80095fc:	2400      	movs	r4, #0
 80095fe:	331c      	adds	r3, #28
 8009600:	001d      	movs	r5, r3
 8009602:	9304      	str	r3, [sp, #16]
 8009604:	9403      	str	r4, [sp, #12]
 8009606:	9409      	str	r4, [sp, #36]	; 0x24
 8009608:	9408      	str	r4, [sp, #32]
 800960a:	9401      	str	r4, [sp, #4]
 800960c:	9405      	str	r4, [sp, #20]
 800960e:	68ba      	ldr	r2, [r7, #8]
 8009610:	2a00      	cmp	r2, #0
 8009612:	d00a      	beq.n	800962a <_scanf_float+0x62>
 8009614:	6833      	ldr	r3, [r6, #0]
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	2b4e      	cmp	r3, #78	; 0x4e
 800961a:	d844      	bhi.n	80096a6 <_scanf_float+0xde>
 800961c:	0018      	movs	r0, r3
 800961e:	2b40      	cmp	r3, #64	; 0x40
 8009620:	d82c      	bhi.n	800967c <_scanf_float+0xb4>
 8009622:	382b      	subs	r0, #43	; 0x2b
 8009624:	b2c1      	uxtb	r1, r0
 8009626:	290e      	cmp	r1, #14
 8009628:	d92a      	bls.n	8009680 <_scanf_float+0xb8>
 800962a:	9b01      	ldr	r3, [sp, #4]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d003      	beq.n	8009638 <_scanf_float+0x70>
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	4aa3      	ldr	r2, [pc, #652]	; (80098c0 <_scanf_float+0x2f8>)
 8009634:	4013      	ands	r3, r2
 8009636:	603b      	str	r3, [r7, #0]
 8009638:	9b03      	ldr	r3, [sp, #12]
 800963a:	3b01      	subs	r3, #1
 800963c:	2b01      	cmp	r3, #1
 800963e:	d900      	bls.n	8009642 <_scanf_float+0x7a>
 8009640:	e0f9      	b.n	8009836 <_scanf_float+0x26e>
 8009642:	24be      	movs	r4, #190	; 0xbe
 8009644:	0064      	lsls	r4, r4, #1
 8009646:	9b04      	ldr	r3, [sp, #16]
 8009648:	429d      	cmp	r5, r3
 800964a:	d900      	bls.n	800964e <_scanf_float+0x86>
 800964c:	e0e9      	b.n	8009822 <_scanf_float+0x25a>
 800964e:	2301      	movs	r3, #1
 8009650:	9303      	str	r3, [sp, #12]
 8009652:	e183      	b.n	800995c <_scanf_float+0x394>
 8009654:	0018      	movs	r0, r3
 8009656:	3861      	subs	r0, #97	; 0x61
 8009658:	280d      	cmp	r0, #13
 800965a:	d8e6      	bhi.n	800962a <_scanf_float+0x62>
 800965c:	f7f6 fd66 	bl	800012c <__gnu_thumb1_case_shi>
 8009660:	ffe50083 	.word	0xffe50083
 8009664:	ffe5ffe5 	.word	0xffe5ffe5
 8009668:	00a200b6 	.word	0x00a200b6
 800966c:	ffe5ffe5 	.word	0xffe5ffe5
 8009670:	ffe50089 	.word	0xffe50089
 8009674:	ffe5ffe5 	.word	0xffe5ffe5
 8009678:	0065ffe5 	.word	0x0065ffe5
 800967c:	3841      	subs	r0, #65	; 0x41
 800967e:	e7eb      	b.n	8009658 <_scanf_float+0x90>
 8009680:	280e      	cmp	r0, #14
 8009682:	d8d2      	bhi.n	800962a <_scanf_float+0x62>
 8009684:	f7f6 fd52 	bl	800012c <__gnu_thumb1_case_shi>
 8009688:	ffd1004b 	.word	0xffd1004b
 800968c:	0098004b 	.word	0x0098004b
 8009690:	0020ffd1 	.word	0x0020ffd1
 8009694:	00400040 	.word	0x00400040
 8009698:	00400040 	.word	0x00400040
 800969c:	00400040 	.word	0x00400040
 80096a0:	00400040 	.word	0x00400040
 80096a4:	0040      	.short	0x0040
 80096a6:	2b6e      	cmp	r3, #110	; 0x6e
 80096a8:	d809      	bhi.n	80096be <_scanf_float+0xf6>
 80096aa:	2b60      	cmp	r3, #96	; 0x60
 80096ac:	d8d2      	bhi.n	8009654 <_scanf_float+0x8c>
 80096ae:	2b54      	cmp	r3, #84	; 0x54
 80096b0:	d07d      	beq.n	80097ae <_scanf_float+0x1e6>
 80096b2:	2b59      	cmp	r3, #89	; 0x59
 80096b4:	d1b9      	bne.n	800962a <_scanf_float+0x62>
 80096b6:	2c07      	cmp	r4, #7
 80096b8:	d1b7      	bne.n	800962a <_scanf_float+0x62>
 80096ba:	2408      	movs	r4, #8
 80096bc:	e02c      	b.n	8009718 <_scanf_float+0x150>
 80096be:	2b74      	cmp	r3, #116	; 0x74
 80096c0:	d075      	beq.n	80097ae <_scanf_float+0x1e6>
 80096c2:	2b79      	cmp	r3, #121	; 0x79
 80096c4:	d0f7      	beq.n	80096b6 <_scanf_float+0xee>
 80096c6:	e7b0      	b.n	800962a <_scanf_float+0x62>
 80096c8:	6839      	ldr	r1, [r7, #0]
 80096ca:	05c8      	lsls	r0, r1, #23
 80096cc:	d51c      	bpl.n	8009708 <_scanf_float+0x140>
 80096ce:	2380      	movs	r3, #128	; 0x80
 80096d0:	4399      	bics	r1, r3
 80096d2:	9b01      	ldr	r3, [sp, #4]
 80096d4:	6039      	str	r1, [r7, #0]
 80096d6:	3301      	adds	r3, #1
 80096d8:	9301      	str	r3, [sp, #4]
 80096da:	9b06      	ldr	r3, [sp, #24]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d003      	beq.n	80096e8 <_scanf_float+0x120>
 80096e0:	3b01      	subs	r3, #1
 80096e2:	3201      	adds	r2, #1
 80096e4:	9306      	str	r3, [sp, #24]
 80096e6:	60ba      	str	r2, [r7, #8]
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	3b01      	subs	r3, #1
 80096ec:	60bb      	str	r3, [r7, #8]
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	3301      	adds	r3, #1
 80096f2:	613b      	str	r3, [r7, #16]
 80096f4:	6873      	ldr	r3, [r6, #4]
 80096f6:	3b01      	subs	r3, #1
 80096f8:	6073      	str	r3, [r6, #4]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	dc00      	bgt.n	8009700 <_scanf_float+0x138>
 80096fe:	e086      	b.n	800980e <_scanf_float+0x246>
 8009700:	6833      	ldr	r3, [r6, #0]
 8009702:	3301      	adds	r3, #1
 8009704:	6033      	str	r3, [r6, #0]
 8009706:	e782      	b.n	800960e <_scanf_float+0x46>
 8009708:	9a03      	ldr	r2, [sp, #12]
 800970a:	1912      	adds	r2, r2, r4
 800970c:	2a00      	cmp	r2, #0
 800970e:	d18c      	bne.n	800962a <_scanf_float+0x62>
 8009710:	683a      	ldr	r2, [r7, #0]
 8009712:	496c      	ldr	r1, [pc, #432]	; (80098c4 <_scanf_float+0x2fc>)
 8009714:	400a      	ands	r2, r1
 8009716:	603a      	str	r2, [r7, #0]
 8009718:	702b      	strb	r3, [r5, #0]
 800971a:	3501      	adds	r5, #1
 800971c:	e7e4      	b.n	80096e8 <_scanf_float+0x120>
 800971e:	2180      	movs	r1, #128	; 0x80
 8009720:	683a      	ldr	r2, [r7, #0]
 8009722:	420a      	tst	r2, r1
 8009724:	d081      	beq.n	800962a <_scanf_float+0x62>
 8009726:	438a      	bics	r2, r1
 8009728:	e7f5      	b.n	8009716 <_scanf_float+0x14e>
 800972a:	9a03      	ldr	r2, [sp, #12]
 800972c:	2a00      	cmp	r2, #0
 800972e:	d10f      	bne.n	8009750 <_scanf_float+0x188>
 8009730:	9a01      	ldr	r2, [sp, #4]
 8009732:	2a00      	cmp	r2, #0
 8009734:	d10f      	bne.n	8009756 <_scanf_float+0x18e>
 8009736:	683a      	ldr	r2, [r7, #0]
 8009738:	21e0      	movs	r1, #224	; 0xe0
 800973a:	0010      	movs	r0, r2
 800973c:	00c9      	lsls	r1, r1, #3
 800973e:	4008      	ands	r0, r1
 8009740:	4288      	cmp	r0, r1
 8009742:	d108      	bne.n	8009756 <_scanf_float+0x18e>
 8009744:	4960      	ldr	r1, [pc, #384]	; (80098c8 <_scanf_float+0x300>)
 8009746:	400a      	ands	r2, r1
 8009748:	603a      	str	r2, [r7, #0]
 800974a:	2201      	movs	r2, #1
 800974c:	9203      	str	r2, [sp, #12]
 800974e:	e7e3      	b.n	8009718 <_scanf_float+0x150>
 8009750:	9a03      	ldr	r2, [sp, #12]
 8009752:	2a02      	cmp	r2, #2
 8009754:	d059      	beq.n	800980a <_scanf_float+0x242>
 8009756:	2c01      	cmp	r4, #1
 8009758:	d002      	beq.n	8009760 <_scanf_float+0x198>
 800975a:	2c04      	cmp	r4, #4
 800975c:	d000      	beq.n	8009760 <_scanf_float+0x198>
 800975e:	e764      	b.n	800962a <_scanf_float+0x62>
 8009760:	3401      	adds	r4, #1
 8009762:	b2e4      	uxtb	r4, r4
 8009764:	e7d8      	b.n	8009718 <_scanf_float+0x150>
 8009766:	9a03      	ldr	r2, [sp, #12]
 8009768:	2a01      	cmp	r2, #1
 800976a:	d000      	beq.n	800976e <_scanf_float+0x1a6>
 800976c:	e75d      	b.n	800962a <_scanf_float+0x62>
 800976e:	2202      	movs	r2, #2
 8009770:	e7ec      	b.n	800974c <_scanf_float+0x184>
 8009772:	2c00      	cmp	r4, #0
 8009774:	d110      	bne.n	8009798 <_scanf_float+0x1d0>
 8009776:	9a01      	ldr	r2, [sp, #4]
 8009778:	2a00      	cmp	r2, #0
 800977a:	d000      	beq.n	800977e <_scanf_float+0x1b6>
 800977c:	e758      	b.n	8009630 <_scanf_float+0x68>
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	21e0      	movs	r1, #224	; 0xe0
 8009782:	0010      	movs	r0, r2
 8009784:	00c9      	lsls	r1, r1, #3
 8009786:	4008      	ands	r0, r1
 8009788:	4288      	cmp	r0, r1
 800978a:	d000      	beq.n	800978e <_scanf_float+0x1c6>
 800978c:	e754      	b.n	8009638 <_scanf_float+0x70>
 800978e:	494e      	ldr	r1, [pc, #312]	; (80098c8 <_scanf_float+0x300>)
 8009790:	3401      	adds	r4, #1
 8009792:	400a      	ands	r2, r1
 8009794:	603a      	str	r2, [r7, #0]
 8009796:	e7bf      	b.n	8009718 <_scanf_float+0x150>
 8009798:	21fd      	movs	r1, #253	; 0xfd
 800979a:	1ee2      	subs	r2, r4, #3
 800979c:	420a      	tst	r2, r1
 800979e:	d000      	beq.n	80097a2 <_scanf_float+0x1da>
 80097a0:	e743      	b.n	800962a <_scanf_float+0x62>
 80097a2:	e7dd      	b.n	8009760 <_scanf_float+0x198>
 80097a4:	2c02      	cmp	r4, #2
 80097a6:	d000      	beq.n	80097aa <_scanf_float+0x1e2>
 80097a8:	e73f      	b.n	800962a <_scanf_float+0x62>
 80097aa:	2403      	movs	r4, #3
 80097ac:	e7b4      	b.n	8009718 <_scanf_float+0x150>
 80097ae:	2c06      	cmp	r4, #6
 80097b0:	d000      	beq.n	80097b4 <_scanf_float+0x1ec>
 80097b2:	e73a      	b.n	800962a <_scanf_float+0x62>
 80097b4:	2407      	movs	r4, #7
 80097b6:	e7af      	b.n	8009718 <_scanf_float+0x150>
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	0591      	lsls	r1, r2, #22
 80097bc:	d400      	bmi.n	80097c0 <_scanf_float+0x1f8>
 80097be:	e734      	b.n	800962a <_scanf_float+0x62>
 80097c0:	4942      	ldr	r1, [pc, #264]	; (80098cc <_scanf_float+0x304>)
 80097c2:	400a      	ands	r2, r1
 80097c4:	603a      	str	r2, [r7, #0]
 80097c6:	9a01      	ldr	r2, [sp, #4]
 80097c8:	9205      	str	r2, [sp, #20]
 80097ca:	e7a5      	b.n	8009718 <_scanf_float+0x150>
 80097cc:	21a0      	movs	r1, #160	; 0xa0
 80097ce:	2080      	movs	r0, #128	; 0x80
 80097d0:	683a      	ldr	r2, [r7, #0]
 80097d2:	00c9      	lsls	r1, r1, #3
 80097d4:	4011      	ands	r1, r2
 80097d6:	00c0      	lsls	r0, r0, #3
 80097d8:	4281      	cmp	r1, r0
 80097da:	d006      	beq.n	80097ea <_scanf_float+0x222>
 80097dc:	4202      	tst	r2, r0
 80097de:	d100      	bne.n	80097e2 <_scanf_float+0x21a>
 80097e0:	e723      	b.n	800962a <_scanf_float+0x62>
 80097e2:	9901      	ldr	r1, [sp, #4]
 80097e4:	2900      	cmp	r1, #0
 80097e6:	d100      	bne.n	80097ea <_scanf_float+0x222>
 80097e8:	e726      	b.n	8009638 <_scanf_float+0x70>
 80097ea:	0591      	lsls	r1, r2, #22
 80097ec:	d404      	bmi.n	80097f8 <_scanf_float+0x230>
 80097ee:	9901      	ldr	r1, [sp, #4]
 80097f0:	9805      	ldr	r0, [sp, #20]
 80097f2:	9509      	str	r5, [sp, #36]	; 0x24
 80097f4:	1a09      	subs	r1, r1, r0
 80097f6:	9108      	str	r1, [sp, #32]
 80097f8:	4933      	ldr	r1, [pc, #204]	; (80098c8 <_scanf_float+0x300>)
 80097fa:	400a      	ands	r2, r1
 80097fc:	21c0      	movs	r1, #192	; 0xc0
 80097fe:	0049      	lsls	r1, r1, #1
 8009800:	430a      	orrs	r2, r1
 8009802:	603a      	str	r2, [r7, #0]
 8009804:	2200      	movs	r2, #0
 8009806:	9201      	str	r2, [sp, #4]
 8009808:	e786      	b.n	8009718 <_scanf_float+0x150>
 800980a:	2203      	movs	r2, #3
 800980c:	e79e      	b.n	800974c <_scanf_float+0x184>
 800980e:	23c0      	movs	r3, #192	; 0xc0
 8009810:	005b      	lsls	r3, r3, #1
 8009812:	0031      	movs	r1, r6
 8009814:	58fb      	ldr	r3, [r7, r3]
 8009816:	9802      	ldr	r0, [sp, #8]
 8009818:	4798      	blx	r3
 800981a:	2800      	cmp	r0, #0
 800981c:	d100      	bne.n	8009820 <_scanf_float+0x258>
 800981e:	e6f6      	b.n	800960e <_scanf_float+0x46>
 8009820:	e703      	b.n	800962a <_scanf_float+0x62>
 8009822:	3d01      	subs	r5, #1
 8009824:	593b      	ldr	r3, [r7, r4]
 8009826:	0032      	movs	r2, r6
 8009828:	7829      	ldrb	r1, [r5, #0]
 800982a:	9802      	ldr	r0, [sp, #8]
 800982c:	4798      	blx	r3
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	3b01      	subs	r3, #1
 8009832:	613b      	str	r3, [r7, #16]
 8009834:	e707      	b.n	8009646 <_scanf_float+0x7e>
 8009836:	1e63      	subs	r3, r4, #1
 8009838:	2b06      	cmp	r3, #6
 800983a:	d80e      	bhi.n	800985a <_scanf_float+0x292>
 800983c:	9503      	str	r5, [sp, #12]
 800983e:	2c02      	cmp	r4, #2
 8009840:	d920      	bls.n	8009884 <_scanf_float+0x2bc>
 8009842:	1b63      	subs	r3, r4, r5
 8009844:	b2db      	uxtb	r3, r3
 8009846:	9306      	str	r3, [sp, #24]
 8009848:	9b03      	ldr	r3, [sp, #12]
 800984a:	9a06      	ldr	r2, [sp, #24]
 800984c:	189b      	adds	r3, r3, r2
 800984e:	b2db      	uxtb	r3, r3
 8009850:	2b03      	cmp	r3, #3
 8009852:	d827      	bhi.n	80098a4 <_scanf_float+0x2dc>
 8009854:	3c03      	subs	r4, #3
 8009856:	b2e4      	uxtb	r4, r4
 8009858:	1b2d      	subs	r5, r5, r4
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	05da      	lsls	r2, r3, #23
 800985e:	d552      	bpl.n	8009906 <_scanf_float+0x33e>
 8009860:	055b      	lsls	r3, r3, #21
 8009862:	d535      	bpl.n	80098d0 <_scanf_float+0x308>
 8009864:	24be      	movs	r4, #190	; 0xbe
 8009866:	0064      	lsls	r4, r4, #1
 8009868:	9b04      	ldr	r3, [sp, #16]
 800986a:	429d      	cmp	r5, r3
 800986c:	d800      	bhi.n	8009870 <_scanf_float+0x2a8>
 800986e:	e6ee      	b.n	800964e <_scanf_float+0x86>
 8009870:	3d01      	subs	r5, #1
 8009872:	593b      	ldr	r3, [r7, r4]
 8009874:	0032      	movs	r2, r6
 8009876:	7829      	ldrb	r1, [r5, #0]
 8009878:	9802      	ldr	r0, [sp, #8]
 800987a:	4798      	blx	r3
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	3b01      	subs	r3, #1
 8009880:	613b      	str	r3, [r7, #16]
 8009882:	e7f1      	b.n	8009868 <_scanf_float+0x2a0>
 8009884:	24be      	movs	r4, #190	; 0xbe
 8009886:	0064      	lsls	r4, r4, #1
 8009888:	9b04      	ldr	r3, [sp, #16]
 800988a:	429d      	cmp	r5, r3
 800988c:	d800      	bhi.n	8009890 <_scanf_float+0x2c8>
 800988e:	e6de      	b.n	800964e <_scanf_float+0x86>
 8009890:	3d01      	subs	r5, #1
 8009892:	593b      	ldr	r3, [r7, r4]
 8009894:	0032      	movs	r2, r6
 8009896:	7829      	ldrb	r1, [r5, #0]
 8009898:	9802      	ldr	r0, [sp, #8]
 800989a:	4798      	blx	r3
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	3b01      	subs	r3, #1
 80098a0:	613b      	str	r3, [r7, #16]
 80098a2:	e7f1      	b.n	8009888 <_scanf_float+0x2c0>
 80098a4:	9b03      	ldr	r3, [sp, #12]
 80098a6:	0032      	movs	r2, r6
 80098a8:	3b01      	subs	r3, #1
 80098aa:	7819      	ldrb	r1, [r3, #0]
 80098ac:	9303      	str	r3, [sp, #12]
 80098ae:	23be      	movs	r3, #190	; 0xbe
 80098b0:	005b      	lsls	r3, r3, #1
 80098b2:	58fb      	ldr	r3, [r7, r3]
 80098b4:	9802      	ldr	r0, [sp, #8]
 80098b6:	4798      	blx	r3
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	3b01      	subs	r3, #1
 80098bc:	613b      	str	r3, [r7, #16]
 80098be:	e7c3      	b.n	8009848 <_scanf_float+0x280>
 80098c0:	fffffeff 	.word	0xfffffeff
 80098c4:	fffffe7f 	.word	0xfffffe7f
 80098c8:	fffff87f 	.word	0xfffff87f
 80098cc:	fffffd7f 	.word	0xfffffd7f
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	1e6c      	subs	r4, r5, #1
 80098d4:	7821      	ldrb	r1, [r4, #0]
 80098d6:	3b01      	subs	r3, #1
 80098d8:	613b      	str	r3, [r7, #16]
 80098da:	2965      	cmp	r1, #101	; 0x65
 80098dc:	d00c      	beq.n	80098f8 <_scanf_float+0x330>
 80098de:	2945      	cmp	r1, #69	; 0x45
 80098e0:	d00a      	beq.n	80098f8 <_scanf_float+0x330>
 80098e2:	23be      	movs	r3, #190	; 0xbe
 80098e4:	005b      	lsls	r3, r3, #1
 80098e6:	58fb      	ldr	r3, [r7, r3]
 80098e8:	0032      	movs	r2, r6
 80098ea:	9802      	ldr	r0, [sp, #8]
 80098ec:	4798      	blx	r3
 80098ee:	693b      	ldr	r3, [r7, #16]
 80098f0:	1eac      	subs	r4, r5, #2
 80098f2:	3b01      	subs	r3, #1
 80098f4:	7821      	ldrb	r1, [r4, #0]
 80098f6:	613b      	str	r3, [r7, #16]
 80098f8:	23be      	movs	r3, #190	; 0xbe
 80098fa:	005b      	lsls	r3, r3, #1
 80098fc:	0032      	movs	r2, r6
 80098fe:	58fb      	ldr	r3, [r7, r3]
 8009900:	9802      	ldr	r0, [sp, #8]
 8009902:	4798      	blx	r3
 8009904:	0025      	movs	r5, r4
 8009906:	683a      	ldr	r2, [r7, #0]
 8009908:	2310      	movs	r3, #16
 800990a:	0011      	movs	r1, r2
 800990c:	4019      	ands	r1, r3
 800990e:	9103      	str	r1, [sp, #12]
 8009910:	421a      	tst	r2, r3
 8009912:	d15b      	bne.n	80099cc <_scanf_float+0x404>
 8009914:	22c0      	movs	r2, #192	; 0xc0
 8009916:	7029      	strb	r1, [r5, #0]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	00d2      	lsls	r2, r2, #3
 800991c:	4013      	ands	r3, r2
 800991e:	2280      	movs	r2, #128	; 0x80
 8009920:	00d2      	lsls	r2, r2, #3
 8009922:	4293      	cmp	r3, r2
 8009924:	d11d      	bne.n	8009962 <_scanf_float+0x39a>
 8009926:	9b05      	ldr	r3, [sp, #20]
 8009928:	9a01      	ldr	r2, [sp, #4]
 800992a:	9901      	ldr	r1, [sp, #4]
 800992c:	1a9a      	subs	r2, r3, r2
 800992e:	428b      	cmp	r3, r1
 8009930:	d124      	bne.n	800997c <_scanf_float+0x3b4>
 8009932:	2200      	movs	r2, #0
 8009934:	9904      	ldr	r1, [sp, #16]
 8009936:	9802      	ldr	r0, [sp, #8]
 8009938:	f7ff f936 	bl	8008ba8 <_strtod_r>
 800993c:	9b07      	ldr	r3, [sp, #28]
 800993e:	683a      	ldr	r2, [r7, #0]
 8009940:	0004      	movs	r4, r0
 8009942:	000d      	movs	r5, r1
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	0791      	lsls	r1, r2, #30
 8009948:	d525      	bpl.n	8009996 <_scanf_float+0x3ce>
 800994a:	9907      	ldr	r1, [sp, #28]
 800994c:	1d1a      	adds	r2, r3, #4
 800994e:	600a      	str	r2, [r1, #0]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	601c      	str	r4, [r3, #0]
 8009954:	605d      	str	r5, [r3, #4]
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	3301      	adds	r3, #1
 800995a:	60fb      	str	r3, [r7, #12]
 800995c:	9803      	ldr	r0, [sp, #12]
 800995e:	b00b      	add	sp, #44	; 0x2c
 8009960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009962:	9b08      	ldr	r3, [sp, #32]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d0e4      	beq.n	8009932 <_scanf_float+0x36a>
 8009968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800996a:	9a03      	ldr	r2, [sp, #12]
 800996c:	1c59      	adds	r1, r3, #1
 800996e:	9802      	ldr	r0, [sp, #8]
 8009970:	230a      	movs	r3, #10
 8009972:	f7ff f9a7 	bl	8008cc4 <_strtol_r>
 8009976:	9b08      	ldr	r3, [sp, #32]
 8009978:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800997a:	1ac2      	subs	r2, r0, r3
 800997c:	003b      	movs	r3, r7
 800997e:	3370      	adds	r3, #112	; 0x70
 8009980:	33ff      	adds	r3, #255	; 0xff
 8009982:	429d      	cmp	r5, r3
 8009984:	d302      	bcc.n	800998c <_scanf_float+0x3c4>
 8009986:	003d      	movs	r5, r7
 8009988:	356f      	adds	r5, #111	; 0x6f
 800998a:	35ff      	adds	r5, #255	; 0xff
 800998c:	0028      	movs	r0, r5
 800998e:	4910      	ldr	r1, [pc, #64]	; (80099d0 <_scanf_float+0x408>)
 8009990:	f000 f8e6 	bl	8009b60 <siprintf>
 8009994:	e7cd      	b.n	8009932 <_scanf_float+0x36a>
 8009996:	1d19      	adds	r1, r3, #4
 8009998:	0752      	lsls	r2, r2, #29
 800999a:	d502      	bpl.n	80099a2 <_scanf_float+0x3da>
 800999c:	9a07      	ldr	r2, [sp, #28]
 800999e:	6011      	str	r1, [r2, #0]
 80099a0:	e7d6      	b.n	8009950 <_scanf_float+0x388>
 80099a2:	9a07      	ldr	r2, [sp, #28]
 80099a4:	0020      	movs	r0, r4
 80099a6:	6011      	str	r1, [r2, #0]
 80099a8:	681e      	ldr	r6, [r3, #0]
 80099aa:	0022      	movs	r2, r4
 80099ac:	002b      	movs	r3, r5
 80099ae:	0029      	movs	r1, r5
 80099b0:	f7f8 fca2 	bl	80022f8 <__aeabi_dcmpun>
 80099b4:	2800      	cmp	r0, #0
 80099b6:	d004      	beq.n	80099c2 <_scanf_float+0x3fa>
 80099b8:	4806      	ldr	r0, [pc, #24]	; (80099d4 <_scanf_float+0x40c>)
 80099ba:	f000 fa97 	bl	8009eec <nanf>
 80099be:	6030      	str	r0, [r6, #0]
 80099c0:	e7c9      	b.n	8009956 <_scanf_float+0x38e>
 80099c2:	0020      	movs	r0, r4
 80099c4:	0029      	movs	r1, r5
 80099c6:	f7f8 fd41 	bl	800244c <__aeabi_d2f>
 80099ca:	e7f8      	b.n	80099be <_scanf_float+0x3f6>
 80099cc:	2300      	movs	r3, #0
 80099ce:	e63f      	b.n	8009650 <_scanf_float+0x88>
 80099d0:	0800cafd 	.word	0x0800cafd
 80099d4:	0800cd98 	.word	0x0800cd98

080099d8 <std>:
 80099d8:	2300      	movs	r3, #0
 80099da:	b510      	push	{r4, lr}
 80099dc:	0004      	movs	r4, r0
 80099de:	6003      	str	r3, [r0, #0]
 80099e0:	6043      	str	r3, [r0, #4]
 80099e2:	6083      	str	r3, [r0, #8]
 80099e4:	8181      	strh	r1, [r0, #12]
 80099e6:	6643      	str	r3, [r0, #100]	; 0x64
 80099e8:	81c2      	strh	r2, [r0, #14]
 80099ea:	6103      	str	r3, [r0, #16]
 80099ec:	6143      	str	r3, [r0, #20]
 80099ee:	6183      	str	r3, [r0, #24]
 80099f0:	0019      	movs	r1, r3
 80099f2:	2208      	movs	r2, #8
 80099f4:	305c      	adds	r0, #92	; 0x5c
 80099f6:	f000 f9c5 	bl	8009d84 <memset>
 80099fa:	4b0b      	ldr	r3, [pc, #44]	; (8009a28 <std+0x50>)
 80099fc:	6224      	str	r4, [r4, #32]
 80099fe:	6263      	str	r3, [r4, #36]	; 0x24
 8009a00:	4b0a      	ldr	r3, [pc, #40]	; (8009a2c <std+0x54>)
 8009a02:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a04:	4b0a      	ldr	r3, [pc, #40]	; (8009a30 <std+0x58>)
 8009a06:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a08:	4b0a      	ldr	r3, [pc, #40]	; (8009a34 <std+0x5c>)
 8009a0a:	6323      	str	r3, [r4, #48]	; 0x30
 8009a0c:	4b0a      	ldr	r3, [pc, #40]	; (8009a38 <std+0x60>)
 8009a0e:	429c      	cmp	r4, r3
 8009a10:	d005      	beq.n	8009a1e <std+0x46>
 8009a12:	4b0a      	ldr	r3, [pc, #40]	; (8009a3c <std+0x64>)
 8009a14:	429c      	cmp	r4, r3
 8009a16:	d002      	beq.n	8009a1e <std+0x46>
 8009a18:	4b09      	ldr	r3, [pc, #36]	; (8009a40 <std+0x68>)
 8009a1a:	429c      	cmp	r4, r3
 8009a1c:	d103      	bne.n	8009a26 <std+0x4e>
 8009a1e:	0020      	movs	r0, r4
 8009a20:	3058      	adds	r0, #88	; 0x58
 8009a22:	f000 fa45 	bl	8009eb0 <__retarget_lock_init_recursive>
 8009a26:	bd10      	pop	{r4, pc}
 8009a28:	08009ba1 	.word	0x08009ba1
 8009a2c:	08009bc9 	.word	0x08009bc9
 8009a30:	08009c01 	.word	0x08009c01
 8009a34:	08009c2d 	.word	0x08009c2d
 8009a38:	20000550 	.word	0x20000550
 8009a3c:	200005b8 	.word	0x200005b8
 8009a40:	20000620 	.word	0x20000620

08009a44 <stdio_exit_handler>:
 8009a44:	b510      	push	{r4, lr}
 8009a46:	4a03      	ldr	r2, [pc, #12]	; (8009a54 <stdio_exit_handler+0x10>)
 8009a48:	4903      	ldr	r1, [pc, #12]	; (8009a58 <stdio_exit_handler+0x14>)
 8009a4a:	4804      	ldr	r0, [pc, #16]	; (8009a5c <stdio_exit_handler+0x18>)
 8009a4c:	f000 f86c 	bl	8009b28 <_fwalk_sglue>
 8009a50:	bd10      	pop	{r4, pc}
 8009a52:	46c0      	nop			; (mov r8, r8)
 8009a54:	2000000c 	.word	0x2000000c
 8009a58:	0800c50d 	.word	0x0800c50d
 8009a5c:	20000184 	.word	0x20000184

08009a60 <cleanup_stdio>:
 8009a60:	6841      	ldr	r1, [r0, #4]
 8009a62:	4b0b      	ldr	r3, [pc, #44]	; (8009a90 <cleanup_stdio+0x30>)
 8009a64:	b510      	push	{r4, lr}
 8009a66:	0004      	movs	r4, r0
 8009a68:	4299      	cmp	r1, r3
 8009a6a:	d001      	beq.n	8009a70 <cleanup_stdio+0x10>
 8009a6c:	f002 fd4e 	bl	800c50c <_fflush_r>
 8009a70:	68a1      	ldr	r1, [r4, #8]
 8009a72:	4b08      	ldr	r3, [pc, #32]	; (8009a94 <cleanup_stdio+0x34>)
 8009a74:	4299      	cmp	r1, r3
 8009a76:	d002      	beq.n	8009a7e <cleanup_stdio+0x1e>
 8009a78:	0020      	movs	r0, r4
 8009a7a:	f002 fd47 	bl	800c50c <_fflush_r>
 8009a7e:	68e1      	ldr	r1, [r4, #12]
 8009a80:	4b05      	ldr	r3, [pc, #20]	; (8009a98 <cleanup_stdio+0x38>)
 8009a82:	4299      	cmp	r1, r3
 8009a84:	d002      	beq.n	8009a8c <cleanup_stdio+0x2c>
 8009a86:	0020      	movs	r0, r4
 8009a88:	f002 fd40 	bl	800c50c <_fflush_r>
 8009a8c:	bd10      	pop	{r4, pc}
 8009a8e:	46c0      	nop			; (mov r8, r8)
 8009a90:	20000550 	.word	0x20000550
 8009a94:	200005b8 	.word	0x200005b8
 8009a98:	20000620 	.word	0x20000620

08009a9c <global_stdio_init.part.0>:
 8009a9c:	b510      	push	{r4, lr}
 8009a9e:	4b09      	ldr	r3, [pc, #36]	; (8009ac4 <global_stdio_init.part.0+0x28>)
 8009aa0:	4a09      	ldr	r2, [pc, #36]	; (8009ac8 <global_stdio_init.part.0+0x2c>)
 8009aa2:	2104      	movs	r1, #4
 8009aa4:	601a      	str	r2, [r3, #0]
 8009aa6:	4809      	ldr	r0, [pc, #36]	; (8009acc <global_stdio_init.part.0+0x30>)
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	f7ff ff95 	bl	80099d8 <std>
 8009aae:	2201      	movs	r2, #1
 8009ab0:	2109      	movs	r1, #9
 8009ab2:	4807      	ldr	r0, [pc, #28]	; (8009ad0 <global_stdio_init.part.0+0x34>)
 8009ab4:	f7ff ff90 	bl	80099d8 <std>
 8009ab8:	2202      	movs	r2, #2
 8009aba:	2112      	movs	r1, #18
 8009abc:	4805      	ldr	r0, [pc, #20]	; (8009ad4 <global_stdio_init.part.0+0x38>)
 8009abe:	f7ff ff8b 	bl	80099d8 <std>
 8009ac2:	bd10      	pop	{r4, pc}
 8009ac4:	20000688 	.word	0x20000688
 8009ac8:	08009a45 	.word	0x08009a45
 8009acc:	20000550 	.word	0x20000550
 8009ad0:	200005b8 	.word	0x200005b8
 8009ad4:	20000620 	.word	0x20000620

08009ad8 <__sfp_lock_acquire>:
 8009ad8:	b510      	push	{r4, lr}
 8009ada:	4802      	ldr	r0, [pc, #8]	; (8009ae4 <__sfp_lock_acquire+0xc>)
 8009adc:	f000 f9e9 	bl	8009eb2 <__retarget_lock_acquire_recursive>
 8009ae0:	bd10      	pop	{r4, pc}
 8009ae2:	46c0      	nop			; (mov r8, r8)
 8009ae4:	20000691 	.word	0x20000691

08009ae8 <__sfp_lock_release>:
 8009ae8:	b510      	push	{r4, lr}
 8009aea:	4802      	ldr	r0, [pc, #8]	; (8009af4 <__sfp_lock_release+0xc>)
 8009aec:	f000 f9e2 	bl	8009eb4 <__retarget_lock_release_recursive>
 8009af0:	bd10      	pop	{r4, pc}
 8009af2:	46c0      	nop			; (mov r8, r8)
 8009af4:	20000691 	.word	0x20000691

08009af8 <__sinit>:
 8009af8:	b510      	push	{r4, lr}
 8009afa:	0004      	movs	r4, r0
 8009afc:	f7ff ffec 	bl	8009ad8 <__sfp_lock_acquire>
 8009b00:	6a23      	ldr	r3, [r4, #32]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d002      	beq.n	8009b0c <__sinit+0x14>
 8009b06:	f7ff ffef 	bl	8009ae8 <__sfp_lock_release>
 8009b0a:	bd10      	pop	{r4, pc}
 8009b0c:	4b04      	ldr	r3, [pc, #16]	; (8009b20 <__sinit+0x28>)
 8009b0e:	6223      	str	r3, [r4, #32]
 8009b10:	4b04      	ldr	r3, [pc, #16]	; (8009b24 <__sinit+0x2c>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d1f6      	bne.n	8009b06 <__sinit+0xe>
 8009b18:	f7ff ffc0 	bl	8009a9c <global_stdio_init.part.0>
 8009b1c:	e7f3      	b.n	8009b06 <__sinit+0xe>
 8009b1e:	46c0      	nop			; (mov r8, r8)
 8009b20:	08009a61 	.word	0x08009a61
 8009b24:	20000688 	.word	0x20000688

08009b28 <_fwalk_sglue>:
 8009b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b2a:	0014      	movs	r4, r2
 8009b2c:	2600      	movs	r6, #0
 8009b2e:	9000      	str	r0, [sp, #0]
 8009b30:	9101      	str	r1, [sp, #4]
 8009b32:	68a5      	ldr	r5, [r4, #8]
 8009b34:	6867      	ldr	r7, [r4, #4]
 8009b36:	3f01      	subs	r7, #1
 8009b38:	d504      	bpl.n	8009b44 <_fwalk_sglue+0x1c>
 8009b3a:	6824      	ldr	r4, [r4, #0]
 8009b3c:	2c00      	cmp	r4, #0
 8009b3e:	d1f8      	bne.n	8009b32 <_fwalk_sglue+0xa>
 8009b40:	0030      	movs	r0, r6
 8009b42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009b44:	89ab      	ldrh	r3, [r5, #12]
 8009b46:	2b01      	cmp	r3, #1
 8009b48:	d908      	bls.n	8009b5c <_fwalk_sglue+0x34>
 8009b4a:	220e      	movs	r2, #14
 8009b4c:	5eab      	ldrsh	r3, [r5, r2]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	d004      	beq.n	8009b5c <_fwalk_sglue+0x34>
 8009b52:	0029      	movs	r1, r5
 8009b54:	9800      	ldr	r0, [sp, #0]
 8009b56:	9b01      	ldr	r3, [sp, #4]
 8009b58:	4798      	blx	r3
 8009b5a:	4306      	orrs	r6, r0
 8009b5c:	3568      	adds	r5, #104	; 0x68
 8009b5e:	e7ea      	b.n	8009b36 <_fwalk_sglue+0xe>

08009b60 <siprintf>:
 8009b60:	b40e      	push	{r1, r2, r3}
 8009b62:	b500      	push	{lr}
 8009b64:	490b      	ldr	r1, [pc, #44]	; (8009b94 <siprintf+0x34>)
 8009b66:	b09c      	sub	sp, #112	; 0x70
 8009b68:	ab1d      	add	r3, sp, #116	; 0x74
 8009b6a:	9002      	str	r0, [sp, #8]
 8009b6c:	9006      	str	r0, [sp, #24]
 8009b6e:	9107      	str	r1, [sp, #28]
 8009b70:	9104      	str	r1, [sp, #16]
 8009b72:	4809      	ldr	r0, [pc, #36]	; (8009b98 <siprintf+0x38>)
 8009b74:	4909      	ldr	r1, [pc, #36]	; (8009b9c <siprintf+0x3c>)
 8009b76:	cb04      	ldmia	r3!, {r2}
 8009b78:	9105      	str	r1, [sp, #20]
 8009b7a:	6800      	ldr	r0, [r0, #0]
 8009b7c:	a902      	add	r1, sp, #8
 8009b7e:	9301      	str	r3, [sp, #4]
 8009b80:	f002 f9f6 	bl	800bf70 <_svfiprintf_r>
 8009b84:	2200      	movs	r2, #0
 8009b86:	9b02      	ldr	r3, [sp, #8]
 8009b88:	701a      	strb	r2, [r3, #0]
 8009b8a:	b01c      	add	sp, #112	; 0x70
 8009b8c:	bc08      	pop	{r3}
 8009b8e:	b003      	add	sp, #12
 8009b90:	4718      	bx	r3
 8009b92:	46c0      	nop			; (mov r8, r8)
 8009b94:	7fffffff 	.word	0x7fffffff
 8009b98:	200001d0 	.word	0x200001d0
 8009b9c:	ffff0208 	.word	0xffff0208

08009ba0 <__sread>:
 8009ba0:	b570      	push	{r4, r5, r6, lr}
 8009ba2:	000c      	movs	r4, r1
 8009ba4:	250e      	movs	r5, #14
 8009ba6:	5f49      	ldrsh	r1, [r1, r5]
 8009ba8:	f000 f930 	bl	8009e0c <_read_r>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	db03      	blt.n	8009bb8 <__sread+0x18>
 8009bb0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009bb2:	181b      	adds	r3, r3, r0
 8009bb4:	6563      	str	r3, [r4, #84]	; 0x54
 8009bb6:	bd70      	pop	{r4, r5, r6, pc}
 8009bb8:	89a3      	ldrh	r3, [r4, #12]
 8009bba:	4a02      	ldr	r2, [pc, #8]	; (8009bc4 <__sread+0x24>)
 8009bbc:	4013      	ands	r3, r2
 8009bbe:	81a3      	strh	r3, [r4, #12]
 8009bc0:	e7f9      	b.n	8009bb6 <__sread+0x16>
 8009bc2:	46c0      	nop			; (mov r8, r8)
 8009bc4:	ffffefff 	.word	0xffffefff

08009bc8 <__swrite>:
 8009bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bca:	001f      	movs	r7, r3
 8009bcc:	898b      	ldrh	r3, [r1, #12]
 8009bce:	0005      	movs	r5, r0
 8009bd0:	000c      	movs	r4, r1
 8009bd2:	0016      	movs	r6, r2
 8009bd4:	05db      	lsls	r3, r3, #23
 8009bd6:	d505      	bpl.n	8009be4 <__swrite+0x1c>
 8009bd8:	230e      	movs	r3, #14
 8009bda:	5ec9      	ldrsh	r1, [r1, r3]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	2302      	movs	r3, #2
 8009be0:	f000 f900 	bl	8009de4 <_lseek_r>
 8009be4:	89a3      	ldrh	r3, [r4, #12]
 8009be6:	4a05      	ldr	r2, [pc, #20]	; (8009bfc <__swrite+0x34>)
 8009be8:	0028      	movs	r0, r5
 8009bea:	4013      	ands	r3, r2
 8009bec:	81a3      	strh	r3, [r4, #12]
 8009bee:	0032      	movs	r2, r6
 8009bf0:	230e      	movs	r3, #14
 8009bf2:	5ee1      	ldrsh	r1, [r4, r3]
 8009bf4:	003b      	movs	r3, r7
 8009bf6:	f000 f91d 	bl	8009e34 <_write_r>
 8009bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bfc:	ffffefff 	.word	0xffffefff

08009c00 <__sseek>:
 8009c00:	b570      	push	{r4, r5, r6, lr}
 8009c02:	000c      	movs	r4, r1
 8009c04:	250e      	movs	r5, #14
 8009c06:	5f49      	ldrsh	r1, [r1, r5]
 8009c08:	f000 f8ec 	bl	8009de4 <_lseek_r>
 8009c0c:	89a3      	ldrh	r3, [r4, #12]
 8009c0e:	1c42      	adds	r2, r0, #1
 8009c10:	d103      	bne.n	8009c1a <__sseek+0x1a>
 8009c12:	4a05      	ldr	r2, [pc, #20]	; (8009c28 <__sseek+0x28>)
 8009c14:	4013      	ands	r3, r2
 8009c16:	81a3      	strh	r3, [r4, #12]
 8009c18:	bd70      	pop	{r4, r5, r6, pc}
 8009c1a:	2280      	movs	r2, #128	; 0x80
 8009c1c:	0152      	lsls	r2, r2, #5
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	81a3      	strh	r3, [r4, #12]
 8009c22:	6560      	str	r0, [r4, #84]	; 0x54
 8009c24:	e7f8      	b.n	8009c18 <__sseek+0x18>
 8009c26:	46c0      	nop			; (mov r8, r8)
 8009c28:	ffffefff 	.word	0xffffefff

08009c2c <__sclose>:
 8009c2c:	b510      	push	{r4, lr}
 8009c2e:	230e      	movs	r3, #14
 8009c30:	5ec9      	ldrsh	r1, [r1, r3]
 8009c32:	f000 f8c5 	bl	8009dc0 <_close_r>
 8009c36:	bd10      	pop	{r4, pc}

08009c38 <__swbuf_r>:
 8009c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3a:	0006      	movs	r6, r0
 8009c3c:	000d      	movs	r5, r1
 8009c3e:	0014      	movs	r4, r2
 8009c40:	2800      	cmp	r0, #0
 8009c42:	d004      	beq.n	8009c4e <__swbuf_r+0x16>
 8009c44:	6a03      	ldr	r3, [r0, #32]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d101      	bne.n	8009c4e <__swbuf_r+0x16>
 8009c4a:	f7ff ff55 	bl	8009af8 <__sinit>
 8009c4e:	69a3      	ldr	r3, [r4, #24]
 8009c50:	60a3      	str	r3, [r4, #8]
 8009c52:	89a3      	ldrh	r3, [r4, #12]
 8009c54:	071b      	lsls	r3, r3, #28
 8009c56:	d528      	bpl.n	8009caa <__swbuf_r+0x72>
 8009c58:	6923      	ldr	r3, [r4, #16]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d025      	beq.n	8009caa <__swbuf_r+0x72>
 8009c5e:	6923      	ldr	r3, [r4, #16]
 8009c60:	6820      	ldr	r0, [r4, #0]
 8009c62:	b2ef      	uxtb	r7, r5
 8009c64:	1ac0      	subs	r0, r0, r3
 8009c66:	6963      	ldr	r3, [r4, #20]
 8009c68:	b2ed      	uxtb	r5, r5
 8009c6a:	4283      	cmp	r3, r0
 8009c6c:	dc05      	bgt.n	8009c7a <__swbuf_r+0x42>
 8009c6e:	0021      	movs	r1, r4
 8009c70:	0030      	movs	r0, r6
 8009c72:	f002 fc4b 	bl	800c50c <_fflush_r>
 8009c76:	2800      	cmp	r0, #0
 8009c78:	d11d      	bne.n	8009cb6 <__swbuf_r+0x7e>
 8009c7a:	68a3      	ldr	r3, [r4, #8]
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	3b01      	subs	r3, #1
 8009c80:	60a3      	str	r3, [r4, #8]
 8009c82:	6823      	ldr	r3, [r4, #0]
 8009c84:	1c5a      	adds	r2, r3, #1
 8009c86:	6022      	str	r2, [r4, #0]
 8009c88:	701f      	strb	r7, [r3, #0]
 8009c8a:	6963      	ldr	r3, [r4, #20]
 8009c8c:	4283      	cmp	r3, r0
 8009c8e:	d004      	beq.n	8009c9a <__swbuf_r+0x62>
 8009c90:	89a3      	ldrh	r3, [r4, #12]
 8009c92:	07db      	lsls	r3, r3, #31
 8009c94:	d507      	bpl.n	8009ca6 <__swbuf_r+0x6e>
 8009c96:	2d0a      	cmp	r5, #10
 8009c98:	d105      	bne.n	8009ca6 <__swbuf_r+0x6e>
 8009c9a:	0021      	movs	r1, r4
 8009c9c:	0030      	movs	r0, r6
 8009c9e:	f002 fc35 	bl	800c50c <_fflush_r>
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	d107      	bne.n	8009cb6 <__swbuf_r+0x7e>
 8009ca6:	0028      	movs	r0, r5
 8009ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009caa:	0021      	movs	r1, r4
 8009cac:	0030      	movs	r0, r6
 8009cae:	f000 f805 	bl	8009cbc <__swsetup_r>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d0d3      	beq.n	8009c5e <__swbuf_r+0x26>
 8009cb6:	2501      	movs	r5, #1
 8009cb8:	426d      	negs	r5, r5
 8009cba:	e7f4      	b.n	8009ca6 <__swbuf_r+0x6e>

08009cbc <__swsetup_r>:
 8009cbc:	4b30      	ldr	r3, [pc, #192]	; (8009d80 <__swsetup_r+0xc4>)
 8009cbe:	b570      	push	{r4, r5, r6, lr}
 8009cc0:	0005      	movs	r5, r0
 8009cc2:	6818      	ldr	r0, [r3, #0]
 8009cc4:	000c      	movs	r4, r1
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	d004      	beq.n	8009cd4 <__swsetup_r+0x18>
 8009cca:	6a03      	ldr	r3, [r0, #32]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <__swsetup_r+0x18>
 8009cd0:	f7ff ff12 	bl	8009af8 <__sinit>
 8009cd4:	230c      	movs	r3, #12
 8009cd6:	5ee2      	ldrsh	r2, [r4, r3]
 8009cd8:	b293      	uxth	r3, r2
 8009cda:	0711      	lsls	r1, r2, #28
 8009cdc:	d423      	bmi.n	8009d26 <__swsetup_r+0x6a>
 8009cde:	06d9      	lsls	r1, r3, #27
 8009ce0:	d407      	bmi.n	8009cf2 <__swsetup_r+0x36>
 8009ce2:	2309      	movs	r3, #9
 8009ce4:	2001      	movs	r0, #1
 8009ce6:	602b      	str	r3, [r5, #0]
 8009ce8:	3337      	adds	r3, #55	; 0x37
 8009cea:	4313      	orrs	r3, r2
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	4240      	negs	r0, r0
 8009cf0:	bd70      	pop	{r4, r5, r6, pc}
 8009cf2:	075b      	lsls	r3, r3, #29
 8009cf4:	d513      	bpl.n	8009d1e <__swsetup_r+0x62>
 8009cf6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cf8:	2900      	cmp	r1, #0
 8009cfa:	d008      	beq.n	8009d0e <__swsetup_r+0x52>
 8009cfc:	0023      	movs	r3, r4
 8009cfe:	3344      	adds	r3, #68	; 0x44
 8009d00:	4299      	cmp	r1, r3
 8009d02:	d002      	beq.n	8009d0a <__swsetup_r+0x4e>
 8009d04:	0028      	movs	r0, r5
 8009d06:	f000 ff93 	bl	800ac30 <_free_r>
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	6363      	str	r3, [r4, #52]	; 0x34
 8009d0e:	2224      	movs	r2, #36	; 0x24
 8009d10:	89a3      	ldrh	r3, [r4, #12]
 8009d12:	4393      	bics	r3, r2
 8009d14:	81a3      	strh	r3, [r4, #12]
 8009d16:	2300      	movs	r3, #0
 8009d18:	6063      	str	r3, [r4, #4]
 8009d1a:	6923      	ldr	r3, [r4, #16]
 8009d1c:	6023      	str	r3, [r4, #0]
 8009d1e:	2308      	movs	r3, #8
 8009d20:	89a2      	ldrh	r2, [r4, #12]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	81a3      	strh	r3, [r4, #12]
 8009d26:	6923      	ldr	r3, [r4, #16]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10b      	bne.n	8009d44 <__swsetup_r+0x88>
 8009d2c:	21a0      	movs	r1, #160	; 0xa0
 8009d2e:	2280      	movs	r2, #128	; 0x80
 8009d30:	89a3      	ldrh	r3, [r4, #12]
 8009d32:	0089      	lsls	r1, r1, #2
 8009d34:	0092      	lsls	r2, r2, #2
 8009d36:	400b      	ands	r3, r1
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d003      	beq.n	8009d44 <__swsetup_r+0x88>
 8009d3c:	0021      	movs	r1, r4
 8009d3e:	0028      	movs	r0, r5
 8009d40:	f002 fc38 	bl	800c5b4 <__smakebuf_r>
 8009d44:	220c      	movs	r2, #12
 8009d46:	5ea3      	ldrsh	r3, [r4, r2]
 8009d48:	2001      	movs	r0, #1
 8009d4a:	001a      	movs	r2, r3
 8009d4c:	b299      	uxth	r1, r3
 8009d4e:	4002      	ands	r2, r0
 8009d50:	4203      	tst	r3, r0
 8009d52:	d00f      	beq.n	8009d74 <__swsetup_r+0xb8>
 8009d54:	2200      	movs	r2, #0
 8009d56:	60a2      	str	r2, [r4, #8]
 8009d58:	6962      	ldr	r2, [r4, #20]
 8009d5a:	4252      	negs	r2, r2
 8009d5c:	61a2      	str	r2, [r4, #24]
 8009d5e:	2000      	movs	r0, #0
 8009d60:	6922      	ldr	r2, [r4, #16]
 8009d62:	4282      	cmp	r2, r0
 8009d64:	d1c4      	bne.n	8009cf0 <__swsetup_r+0x34>
 8009d66:	0609      	lsls	r1, r1, #24
 8009d68:	d5c2      	bpl.n	8009cf0 <__swsetup_r+0x34>
 8009d6a:	2240      	movs	r2, #64	; 0x40
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	81a3      	strh	r3, [r4, #12]
 8009d70:	3801      	subs	r0, #1
 8009d72:	e7bd      	b.n	8009cf0 <__swsetup_r+0x34>
 8009d74:	0788      	lsls	r0, r1, #30
 8009d76:	d400      	bmi.n	8009d7a <__swsetup_r+0xbe>
 8009d78:	6962      	ldr	r2, [r4, #20]
 8009d7a:	60a2      	str	r2, [r4, #8]
 8009d7c:	e7ef      	b.n	8009d5e <__swsetup_r+0xa2>
 8009d7e:	46c0      	nop			; (mov r8, r8)
 8009d80:	200001d0 	.word	0x200001d0

08009d84 <memset>:
 8009d84:	0003      	movs	r3, r0
 8009d86:	1882      	adds	r2, r0, r2
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d100      	bne.n	8009d8e <memset+0xa>
 8009d8c:	4770      	bx	lr
 8009d8e:	7019      	strb	r1, [r3, #0]
 8009d90:	3301      	adds	r3, #1
 8009d92:	e7f9      	b.n	8009d88 <memset+0x4>

08009d94 <strncmp>:
 8009d94:	b530      	push	{r4, r5, lr}
 8009d96:	0005      	movs	r5, r0
 8009d98:	1e10      	subs	r0, r2, #0
 8009d9a:	d00b      	beq.n	8009db4 <strncmp+0x20>
 8009d9c:	2400      	movs	r4, #0
 8009d9e:	3a01      	subs	r2, #1
 8009da0:	5d2b      	ldrb	r3, [r5, r4]
 8009da2:	5d08      	ldrb	r0, [r1, r4]
 8009da4:	4283      	cmp	r3, r0
 8009da6:	d104      	bne.n	8009db2 <strncmp+0x1e>
 8009da8:	42a2      	cmp	r2, r4
 8009daa:	d002      	beq.n	8009db2 <strncmp+0x1e>
 8009dac:	3401      	adds	r4, #1
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d1f6      	bne.n	8009da0 <strncmp+0xc>
 8009db2:	1a18      	subs	r0, r3, r0
 8009db4:	bd30      	pop	{r4, r5, pc}
	...

08009db8 <_localeconv_r>:
 8009db8:	4800      	ldr	r0, [pc, #0]	; (8009dbc <_localeconv_r+0x4>)
 8009dba:	4770      	bx	lr
 8009dbc:	20000108 	.word	0x20000108

08009dc0 <_close_r>:
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	b570      	push	{r4, r5, r6, lr}
 8009dc4:	4d06      	ldr	r5, [pc, #24]	; (8009de0 <_close_r+0x20>)
 8009dc6:	0004      	movs	r4, r0
 8009dc8:	0008      	movs	r0, r1
 8009dca:	602b      	str	r3, [r5, #0]
 8009dcc:	f7f9 fd71 	bl	80038b2 <_close>
 8009dd0:	1c43      	adds	r3, r0, #1
 8009dd2:	d103      	bne.n	8009ddc <_close_r+0x1c>
 8009dd4:	682b      	ldr	r3, [r5, #0]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d000      	beq.n	8009ddc <_close_r+0x1c>
 8009dda:	6023      	str	r3, [r4, #0]
 8009ddc:	bd70      	pop	{r4, r5, r6, pc}
 8009dde:	46c0      	nop			; (mov r8, r8)
 8009de0:	2000068c 	.word	0x2000068c

08009de4 <_lseek_r>:
 8009de4:	b570      	push	{r4, r5, r6, lr}
 8009de6:	0004      	movs	r4, r0
 8009de8:	0008      	movs	r0, r1
 8009dea:	0011      	movs	r1, r2
 8009dec:	001a      	movs	r2, r3
 8009dee:	2300      	movs	r3, #0
 8009df0:	4d05      	ldr	r5, [pc, #20]	; (8009e08 <_lseek_r+0x24>)
 8009df2:	602b      	str	r3, [r5, #0]
 8009df4:	f7f9 fd7e 	bl	80038f4 <_lseek>
 8009df8:	1c43      	adds	r3, r0, #1
 8009dfa:	d103      	bne.n	8009e04 <_lseek_r+0x20>
 8009dfc:	682b      	ldr	r3, [r5, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d000      	beq.n	8009e04 <_lseek_r+0x20>
 8009e02:	6023      	str	r3, [r4, #0]
 8009e04:	bd70      	pop	{r4, r5, r6, pc}
 8009e06:	46c0      	nop			; (mov r8, r8)
 8009e08:	2000068c 	.word	0x2000068c

08009e0c <_read_r>:
 8009e0c:	b570      	push	{r4, r5, r6, lr}
 8009e0e:	0004      	movs	r4, r0
 8009e10:	0008      	movs	r0, r1
 8009e12:	0011      	movs	r1, r2
 8009e14:	001a      	movs	r2, r3
 8009e16:	2300      	movs	r3, #0
 8009e18:	4d05      	ldr	r5, [pc, #20]	; (8009e30 <_read_r+0x24>)
 8009e1a:	602b      	str	r3, [r5, #0]
 8009e1c:	f7f9 fd10 	bl	8003840 <_read>
 8009e20:	1c43      	adds	r3, r0, #1
 8009e22:	d103      	bne.n	8009e2c <_read_r+0x20>
 8009e24:	682b      	ldr	r3, [r5, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d000      	beq.n	8009e2c <_read_r+0x20>
 8009e2a:	6023      	str	r3, [r4, #0]
 8009e2c:	bd70      	pop	{r4, r5, r6, pc}
 8009e2e:	46c0      	nop			; (mov r8, r8)
 8009e30:	2000068c 	.word	0x2000068c

08009e34 <_write_r>:
 8009e34:	b570      	push	{r4, r5, r6, lr}
 8009e36:	0004      	movs	r4, r0
 8009e38:	0008      	movs	r0, r1
 8009e3a:	0011      	movs	r1, r2
 8009e3c:	001a      	movs	r2, r3
 8009e3e:	2300      	movs	r3, #0
 8009e40:	4d05      	ldr	r5, [pc, #20]	; (8009e58 <_write_r+0x24>)
 8009e42:	602b      	str	r3, [r5, #0]
 8009e44:	f7f9 fd19 	bl	800387a <_write>
 8009e48:	1c43      	adds	r3, r0, #1
 8009e4a:	d103      	bne.n	8009e54 <_write_r+0x20>
 8009e4c:	682b      	ldr	r3, [r5, #0]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d000      	beq.n	8009e54 <_write_r+0x20>
 8009e52:	6023      	str	r3, [r4, #0]
 8009e54:	bd70      	pop	{r4, r5, r6, pc}
 8009e56:	46c0      	nop			; (mov r8, r8)
 8009e58:	2000068c 	.word	0x2000068c

08009e5c <__errno>:
 8009e5c:	4b01      	ldr	r3, [pc, #4]	; (8009e64 <__errno+0x8>)
 8009e5e:	6818      	ldr	r0, [r3, #0]
 8009e60:	4770      	bx	lr
 8009e62:	46c0      	nop			; (mov r8, r8)
 8009e64:	200001d0 	.word	0x200001d0

08009e68 <__libc_init_array>:
 8009e68:	b570      	push	{r4, r5, r6, lr}
 8009e6a:	2600      	movs	r6, #0
 8009e6c:	4c0c      	ldr	r4, [pc, #48]	; (8009ea0 <__libc_init_array+0x38>)
 8009e6e:	4d0d      	ldr	r5, [pc, #52]	; (8009ea4 <__libc_init_array+0x3c>)
 8009e70:	1b64      	subs	r4, r4, r5
 8009e72:	10a4      	asrs	r4, r4, #2
 8009e74:	42a6      	cmp	r6, r4
 8009e76:	d109      	bne.n	8009e8c <__libc_init_array+0x24>
 8009e78:	2600      	movs	r6, #0
 8009e7a:	f002 fd07 	bl	800c88c <_init>
 8009e7e:	4c0a      	ldr	r4, [pc, #40]	; (8009ea8 <__libc_init_array+0x40>)
 8009e80:	4d0a      	ldr	r5, [pc, #40]	; (8009eac <__libc_init_array+0x44>)
 8009e82:	1b64      	subs	r4, r4, r5
 8009e84:	10a4      	asrs	r4, r4, #2
 8009e86:	42a6      	cmp	r6, r4
 8009e88:	d105      	bne.n	8009e96 <__libc_init_array+0x2e>
 8009e8a:	bd70      	pop	{r4, r5, r6, pc}
 8009e8c:	00b3      	lsls	r3, r6, #2
 8009e8e:	58eb      	ldr	r3, [r5, r3]
 8009e90:	4798      	blx	r3
 8009e92:	3601      	adds	r6, #1
 8009e94:	e7ee      	b.n	8009e74 <__libc_init_array+0xc>
 8009e96:	00b3      	lsls	r3, r6, #2
 8009e98:	58eb      	ldr	r3, [r5, r3]
 8009e9a:	4798      	blx	r3
 8009e9c:	3601      	adds	r6, #1
 8009e9e:	e7f2      	b.n	8009e86 <__libc_init_array+0x1e>
 8009ea0:	0800cda4 	.word	0x0800cda4
 8009ea4:	0800cda4 	.word	0x0800cda4
 8009ea8:	0800cda8 	.word	0x0800cda8
 8009eac:	0800cda4 	.word	0x0800cda4

08009eb0 <__retarget_lock_init_recursive>:
 8009eb0:	4770      	bx	lr

08009eb2 <__retarget_lock_acquire_recursive>:
 8009eb2:	4770      	bx	lr

08009eb4 <__retarget_lock_release_recursive>:
 8009eb4:	4770      	bx	lr

08009eb6 <memchr>:
 8009eb6:	b2c9      	uxtb	r1, r1
 8009eb8:	1882      	adds	r2, r0, r2
 8009eba:	4290      	cmp	r0, r2
 8009ebc:	d101      	bne.n	8009ec2 <memchr+0xc>
 8009ebe:	2000      	movs	r0, #0
 8009ec0:	4770      	bx	lr
 8009ec2:	7803      	ldrb	r3, [r0, #0]
 8009ec4:	428b      	cmp	r3, r1
 8009ec6:	d0fb      	beq.n	8009ec0 <memchr+0xa>
 8009ec8:	3001      	adds	r0, #1
 8009eca:	e7f6      	b.n	8009eba <memchr+0x4>

08009ecc <memcpy>:
 8009ecc:	2300      	movs	r3, #0
 8009ece:	b510      	push	{r4, lr}
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d100      	bne.n	8009ed6 <memcpy+0xa>
 8009ed4:	bd10      	pop	{r4, pc}
 8009ed6:	5ccc      	ldrb	r4, [r1, r3]
 8009ed8:	54c4      	strb	r4, [r0, r3]
 8009eda:	3301      	adds	r3, #1
 8009edc:	e7f8      	b.n	8009ed0 <memcpy+0x4>
	...

08009ee0 <nan>:
 8009ee0:	2000      	movs	r0, #0
 8009ee2:	4901      	ldr	r1, [pc, #4]	; (8009ee8 <nan+0x8>)
 8009ee4:	4770      	bx	lr
 8009ee6:	46c0      	nop			; (mov r8, r8)
 8009ee8:	7ff80000 	.word	0x7ff80000

08009eec <nanf>:
 8009eec:	4800      	ldr	r0, [pc, #0]	; (8009ef0 <nanf+0x4>)
 8009eee:	4770      	bx	lr
 8009ef0:	7fc00000 	.word	0x7fc00000

08009ef4 <quorem>:
 8009ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ef6:	6902      	ldr	r2, [r0, #16]
 8009ef8:	690b      	ldr	r3, [r1, #16]
 8009efa:	b089      	sub	sp, #36	; 0x24
 8009efc:	0007      	movs	r7, r0
 8009efe:	9104      	str	r1, [sp, #16]
 8009f00:	2000      	movs	r0, #0
 8009f02:	429a      	cmp	r2, r3
 8009f04:	db69      	blt.n	8009fda <quorem+0xe6>
 8009f06:	3b01      	subs	r3, #1
 8009f08:	009c      	lsls	r4, r3, #2
 8009f0a:	9301      	str	r3, [sp, #4]
 8009f0c:	000b      	movs	r3, r1
 8009f0e:	3314      	adds	r3, #20
 8009f10:	9306      	str	r3, [sp, #24]
 8009f12:	191b      	adds	r3, r3, r4
 8009f14:	9305      	str	r3, [sp, #20]
 8009f16:	003b      	movs	r3, r7
 8009f18:	3314      	adds	r3, #20
 8009f1a:	9303      	str	r3, [sp, #12]
 8009f1c:	191c      	adds	r4, r3, r4
 8009f1e:	9b05      	ldr	r3, [sp, #20]
 8009f20:	6826      	ldr	r6, [r4, #0]
 8009f22:	681d      	ldr	r5, [r3, #0]
 8009f24:	0030      	movs	r0, r6
 8009f26:	3501      	adds	r5, #1
 8009f28:	0029      	movs	r1, r5
 8009f2a:	f7f6 f909 	bl	8000140 <__udivsi3>
 8009f2e:	9002      	str	r0, [sp, #8]
 8009f30:	42ae      	cmp	r6, r5
 8009f32:	d329      	bcc.n	8009f88 <quorem+0x94>
 8009f34:	9b06      	ldr	r3, [sp, #24]
 8009f36:	2600      	movs	r6, #0
 8009f38:	469c      	mov	ip, r3
 8009f3a:	9d03      	ldr	r5, [sp, #12]
 8009f3c:	9606      	str	r6, [sp, #24]
 8009f3e:	4662      	mov	r2, ip
 8009f40:	ca08      	ldmia	r2!, {r3}
 8009f42:	6828      	ldr	r0, [r5, #0]
 8009f44:	4694      	mov	ip, r2
 8009f46:	9a02      	ldr	r2, [sp, #8]
 8009f48:	b299      	uxth	r1, r3
 8009f4a:	4351      	muls	r1, r2
 8009f4c:	0c1b      	lsrs	r3, r3, #16
 8009f4e:	4353      	muls	r3, r2
 8009f50:	1989      	adds	r1, r1, r6
 8009f52:	0c0a      	lsrs	r2, r1, #16
 8009f54:	189b      	adds	r3, r3, r2
 8009f56:	9307      	str	r3, [sp, #28]
 8009f58:	0c1e      	lsrs	r6, r3, #16
 8009f5a:	9b06      	ldr	r3, [sp, #24]
 8009f5c:	b282      	uxth	r2, r0
 8009f5e:	18d2      	adds	r2, r2, r3
 8009f60:	466b      	mov	r3, sp
 8009f62:	b289      	uxth	r1, r1
 8009f64:	8b9b      	ldrh	r3, [r3, #28]
 8009f66:	1a52      	subs	r2, r2, r1
 8009f68:	0c01      	lsrs	r1, r0, #16
 8009f6a:	1ac9      	subs	r1, r1, r3
 8009f6c:	1413      	asrs	r3, r2, #16
 8009f6e:	18cb      	adds	r3, r1, r3
 8009f70:	1419      	asrs	r1, r3, #16
 8009f72:	b292      	uxth	r2, r2
 8009f74:	041b      	lsls	r3, r3, #16
 8009f76:	4313      	orrs	r3, r2
 8009f78:	c508      	stmia	r5!, {r3}
 8009f7a:	9b05      	ldr	r3, [sp, #20]
 8009f7c:	9106      	str	r1, [sp, #24]
 8009f7e:	4563      	cmp	r3, ip
 8009f80:	d2dd      	bcs.n	8009f3e <quorem+0x4a>
 8009f82:	6823      	ldr	r3, [r4, #0]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d030      	beq.n	8009fea <quorem+0xf6>
 8009f88:	0038      	movs	r0, r7
 8009f8a:	9904      	ldr	r1, [sp, #16]
 8009f8c:	f001 fd98 	bl	800bac0 <__mcmp>
 8009f90:	2800      	cmp	r0, #0
 8009f92:	db21      	blt.n	8009fd8 <quorem+0xe4>
 8009f94:	0038      	movs	r0, r7
 8009f96:	2600      	movs	r6, #0
 8009f98:	9b02      	ldr	r3, [sp, #8]
 8009f9a:	9c04      	ldr	r4, [sp, #16]
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	9302      	str	r3, [sp, #8]
 8009fa0:	3014      	adds	r0, #20
 8009fa2:	3414      	adds	r4, #20
 8009fa4:	6803      	ldr	r3, [r0, #0]
 8009fa6:	cc02      	ldmia	r4!, {r1}
 8009fa8:	b29d      	uxth	r5, r3
 8009faa:	19ad      	adds	r5, r5, r6
 8009fac:	b28a      	uxth	r2, r1
 8009fae:	1aaa      	subs	r2, r5, r2
 8009fb0:	0c09      	lsrs	r1, r1, #16
 8009fb2:	0c1b      	lsrs	r3, r3, #16
 8009fb4:	1a5b      	subs	r3, r3, r1
 8009fb6:	1411      	asrs	r1, r2, #16
 8009fb8:	185b      	adds	r3, r3, r1
 8009fba:	141e      	asrs	r6, r3, #16
 8009fbc:	b292      	uxth	r2, r2
 8009fbe:	041b      	lsls	r3, r3, #16
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	c008      	stmia	r0!, {r3}
 8009fc4:	9b05      	ldr	r3, [sp, #20]
 8009fc6:	42a3      	cmp	r3, r4
 8009fc8:	d2ec      	bcs.n	8009fa4 <quorem+0xb0>
 8009fca:	9b01      	ldr	r3, [sp, #4]
 8009fcc:	9a03      	ldr	r2, [sp, #12]
 8009fce:	009b      	lsls	r3, r3, #2
 8009fd0:	18d3      	adds	r3, r2, r3
 8009fd2:	681a      	ldr	r2, [r3, #0]
 8009fd4:	2a00      	cmp	r2, #0
 8009fd6:	d015      	beq.n	800a004 <quorem+0x110>
 8009fd8:	9802      	ldr	r0, [sp, #8]
 8009fda:	b009      	add	sp, #36	; 0x24
 8009fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fde:	6823      	ldr	r3, [r4, #0]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d106      	bne.n	8009ff2 <quorem+0xfe>
 8009fe4:	9b01      	ldr	r3, [sp, #4]
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	9301      	str	r3, [sp, #4]
 8009fea:	9b03      	ldr	r3, [sp, #12]
 8009fec:	3c04      	subs	r4, #4
 8009fee:	42a3      	cmp	r3, r4
 8009ff0:	d3f5      	bcc.n	8009fde <quorem+0xea>
 8009ff2:	9b01      	ldr	r3, [sp, #4]
 8009ff4:	613b      	str	r3, [r7, #16]
 8009ff6:	e7c7      	b.n	8009f88 <quorem+0x94>
 8009ff8:	681a      	ldr	r2, [r3, #0]
 8009ffa:	2a00      	cmp	r2, #0
 8009ffc:	d106      	bne.n	800a00c <quorem+0x118>
 8009ffe:	9a01      	ldr	r2, [sp, #4]
 800a000:	3a01      	subs	r2, #1
 800a002:	9201      	str	r2, [sp, #4]
 800a004:	9a03      	ldr	r2, [sp, #12]
 800a006:	3b04      	subs	r3, #4
 800a008:	429a      	cmp	r2, r3
 800a00a:	d3f5      	bcc.n	8009ff8 <quorem+0x104>
 800a00c:	9b01      	ldr	r3, [sp, #4]
 800a00e:	613b      	str	r3, [r7, #16]
 800a010:	e7e2      	b.n	8009fd8 <quorem+0xe4>
	...

0800a014 <_dtoa_r>:
 800a014:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a016:	0014      	movs	r4, r2
 800a018:	001d      	movs	r5, r3
 800a01a:	69c6      	ldr	r6, [r0, #28]
 800a01c:	b09d      	sub	sp, #116	; 0x74
 800a01e:	9408      	str	r4, [sp, #32]
 800a020:	9509      	str	r5, [sp, #36]	; 0x24
 800a022:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800a024:	9004      	str	r0, [sp, #16]
 800a026:	2e00      	cmp	r6, #0
 800a028:	d10f      	bne.n	800a04a <_dtoa_r+0x36>
 800a02a:	2010      	movs	r0, #16
 800a02c:	f001 f9a6 	bl	800b37c <malloc>
 800a030:	9b04      	ldr	r3, [sp, #16]
 800a032:	1e02      	subs	r2, r0, #0
 800a034:	61d8      	str	r0, [r3, #28]
 800a036:	d104      	bne.n	800a042 <_dtoa_r+0x2e>
 800a038:	21ef      	movs	r1, #239	; 0xef
 800a03a:	4bc6      	ldr	r3, [pc, #792]	; (800a354 <_dtoa_r+0x340>)
 800a03c:	48c6      	ldr	r0, [pc, #792]	; (800a358 <_dtoa_r+0x344>)
 800a03e:	f002 fb41 	bl	800c6c4 <__assert_func>
 800a042:	6046      	str	r6, [r0, #4]
 800a044:	6086      	str	r6, [r0, #8]
 800a046:	6006      	str	r6, [r0, #0]
 800a048:	60c6      	str	r6, [r0, #12]
 800a04a:	9b04      	ldr	r3, [sp, #16]
 800a04c:	69db      	ldr	r3, [r3, #28]
 800a04e:	6819      	ldr	r1, [r3, #0]
 800a050:	2900      	cmp	r1, #0
 800a052:	d00b      	beq.n	800a06c <_dtoa_r+0x58>
 800a054:	685a      	ldr	r2, [r3, #4]
 800a056:	2301      	movs	r3, #1
 800a058:	4093      	lsls	r3, r2
 800a05a:	604a      	str	r2, [r1, #4]
 800a05c:	608b      	str	r3, [r1, #8]
 800a05e:	9804      	ldr	r0, [sp, #16]
 800a060:	f001 faa0 	bl	800b5a4 <_Bfree>
 800a064:	2200      	movs	r2, #0
 800a066:	9b04      	ldr	r3, [sp, #16]
 800a068:	69db      	ldr	r3, [r3, #28]
 800a06a:	601a      	str	r2, [r3, #0]
 800a06c:	2d00      	cmp	r5, #0
 800a06e:	da1e      	bge.n	800a0ae <_dtoa_r+0x9a>
 800a070:	2301      	movs	r3, #1
 800a072:	603b      	str	r3, [r7, #0]
 800a074:	006b      	lsls	r3, r5, #1
 800a076:	085b      	lsrs	r3, r3, #1
 800a078:	9309      	str	r3, [sp, #36]	; 0x24
 800a07a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a07c:	4bb7      	ldr	r3, [pc, #732]	; (800a35c <_dtoa_r+0x348>)
 800a07e:	4ab7      	ldr	r2, [pc, #732]	; (800a35c <_dtoa_r+0x348>)
 800a080:	403b      	ands	r3, r7
 800a082:	4293      	cmp	r3, r2
 800a084:	d116      	bne.n	800a0b4 <_dtoa_r+0xa0>
 800a086:	4bb6      	ldr	r3, [pc, #728]	; (800a360 <_dtoa_r+0x34c>)
 800a088:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a08a:	6013      	str	r3, [r2, #0]
 800a08c:	033b      	lsls	r3, r7, #12
 800a08e:	0b1b      	lsrs	r3, r3, #12
 800a090:	4323      	orrs	r3, r4
 800a092:	d101      	bne.n	800a098 <_dtoa_r+0x84>
 800a094:	f000 fdb5 	bl	800ac02 <_dtoa_r+0xbee>
 800a098:	4bb2      	ldr	r3, [pc, #712]	; (800a364 <_dtoa_r+0x350>)
 800a09a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a09c:	9306      	str	r3, [sp, #24]
 800a09e:	2a00      	cmp	r2, #0
 800a0a0:	d002      	beq.n	800a0a8 <_dtoa_r+0x94>
 800a0a2:	4bb1      	ldr	r3, [pc, #708]	; (800a368 <_dtoa_r+0x354>)
 800a0a4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a0a6:	6013      	str	r3, [r2, #0]
 800a0a8:	9806      	ldr	r0, [sp, #24]
 800a0aa:	b01d      	add	sp, #116	; 0x74
 800a0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	603b      	str	r3, [r7, #0]
 800a0b2:	e7e2      	b.n	800a07a <_dtoa_r+0x66>
 800a0b4:	9a08      	ldr	r2, [sp, #32]
 800a0b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0b8:	9210      	str	r2, [sp, #64]	; 0x40
 800a0ba:	9311      	str	r3, [sp, #68]	; 0x44
 800a0bc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a0be:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	f7f6 f9c2 	bl	800044c <__aeabi_dcmpeq>
 800a0c8:	1e06      	subs	r6, r0, #0
 800a0ca:	d009      	beq.n	800a0e0 <_dtoa_r+0xcc>
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a0d0:	6013      	str	r3, [r2, #0]
 800a0d2:	4ba6      	ldr	r3, [pc, #664]	; (800a36c <_dtoa_r+0x358>)
 800a0d4:	9306      	str	r3, [sp, #24]
 800a0d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d0e5      	beq.n	800a0a8 <_dtoa_r+0x94>
 800a0dc:	4ba4      	ldr	r3, [pc, #656]	; (800a370 <_dtoa_r+0x35c>)
 800a0de:	e7e1      	b.n	800a0a4 <_dtoa_r+0x90>
 800a0e0:	ab1a      	add	r3, sp, #104	; 0x68
 800a0e2:	9301      	str	r3, [sp, #4]
 800a0e4:	ab1b      	add	r3, sp, #108	; 0x6c
 800a0e6:	9300      	str	r3, [sp, #0]
 800a0e8:	9804      	ldr	r0, [sp, #16]
 800a0ea:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a0ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0ee:	f001 fe03 	bl	800bcf8 <__d2b>
 800a0f2:	007a      	lsls	r2, r7, #1
 800a0f4:	9005      	str	r0, [sp, #20]
 800a0f6:	0d52      	lsrs	r2, r2, #21
 800a0f8:	d100      	bne.n	800a0fc <_dtoa_r+0xe8>
 800a0fa:	e07b      	b.n	800a1f4 <_dtoa_r+0x1e0>
 800a0fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0fe:	9617      	str	r6, [sp, #92]	; 0x5c
 800a100:	0319      	lsls	r1, r3, #12
 800a102:	4b9c      	ldr	r3, [pc, #624]	; (800a374 <_dtoa_r+0x360>)
 800a104:	0b09      	lsrs	r1, r1, #12
 800a106:	430b      	orrs	r3, r1
 800a108:	499b      	ldr	r1, [pc, #620]	; (800a378 <_dtoa_r+0x364>)
 800a10a:	1857      	adds	r7, r2, r1
 800a10c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a10e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a110:	0019      	movs	r1, r3
 800a112:	2200      	movs	r2, #0
 800a114:	4b99      	ldr	r3, [pc, #612]	; (800a37c <_dtoa_r+0x368>)
 800a116:	f7f7 fd6d 	bl	8001bf4 <__aeabi_dsub>
 800a11a:	4a99      	ldr	r2, [pc, #612]	; (800a380 <_dtoa_r+0x36c>)
 800a11c:	4b99      	ldr	r3, [pc, #612]	; (800a384 <_dtoa_r+0x370>)
 800a11e:	f7f7 faa7 	bl	8001670 <__aeabi_dmul>
 800a122:	4a99      	ldr	r2, [pc, #612]	; (800a388 <_dtoa_r+0x374>)
 800a124:	4b99      	ldr	r3, [pc, #612]	; (800a38c <_dtoa_r+0x378>)
 800a126:	f7f6 fb49 	bl	80007bc <__aeabi_dadd>
 800a12a:	0004      	movs	r4, r0
 800a12c:	0038      	movs	r0, r7
 800a12e:	000d      	movs	r5, r1
 800a130:	f7f8 f936 	bl	80023a0 <__aeabi_i2d>
 800a134:	4a96      	ldr	r2, [pc, #600]	; (800a390 <_dtoa_r+0x37c>)
 800a136:	4b97      	ldr	r3, [pc, #604]	; (800a394 <_dtoa_r+0x380>)
 800a138:	f7f7 fa9a 	bl	8001670 <__aeabi_dmul>
 800a13c:	0002      	movs	r2, r0
 800a13e:	000b      	movs	r3, r1
 800a140:	0020      	movs	r0, r4
 800a142:	0029      	movs	r1, r5
 800a144:	f7f6 fb3a 	bl	80007bc <__aeabi_dadd>
 800a148:	0004      	movs	r4, r0
 800a14a:	000d      	movs	r5, r1
 800a14c:	f7f8 f8f2 	bl	8002334 <__aeabi_d2iz>
 800a150:	2200      	movs	r2, #0
 800a152:	9003      	str	r0, [sp, #12]
 800a154:	2300      	movs	r3, #0
 800a156:	0020      	movs	r0, r4
 800a158:	0029      	movs	r1, r5
 800a15a:	f7f6 f97d 	bl	8000458 <__aeabi_dcmplt>
 800a15e:	2800      	cmp	r0, #0
 800a160:	d00b      	beq.n	800a17a <_dtoa_r+0x166>
 800a162:	9803      	ldr	r0, [sp, #12]
 800a164:	f7f8 f91c 	bl	80023a0 <__aeabi_i2d>
 800a168:	002b      	movs	r3, r5
 800a16a:	0022      	movs	r2, r4
 800a16c:	f7f6 f96e 	bl	800044c <__aeabi_dcmpeq>
 800a170:	4243      	negs	r3, r0
 800a172:	4158      	adcs	r0, r3
 800a174:	9b03      	ldr	r3, [sp, #12]
 800a176:	1a1b      	subs	r3, r3, r0
 800a178:	9303      	str	r3, [sp, #12]
 800a17a:	2301      	movs	r3, #1
 800a17c:	9316      	str	r3, [sp, #88]	; 0x58
 800a17e:	9b03      	ldr	r3, [sp, #12]
 800a180:	2b16      	cmp	r3, #22
 800a182:	d810      	bhi.n	800a1a6 <_dtoa_r+0x192>
 800a184:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a186:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a188:	9a03      	ldr	r2, [sp, #12]
 800a18a:	4b83      	ldr	r3, [pc, #524]	; (800a398 <_dtoa_r+0x384>)
 800a18c:	00d2      	lsls	r2, r2, #3
 800a18e:	189b      	adds	r3, r3, r2
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	685b      	ldr	r3, [r3, #4]
 800a194:	f7f6 f960 	bl	8000458 <__aeabi_dcmplt>
 800a198:	2800      	cmp	r0, #0
 800a19a:	d047      	beq.n	800a22c <_dtoa_r+0x218>
 800a19c:	9b03      	ldr	r3, [sp, #12]
 800a19e:	3b01      	subs	r3, #1
 800a1a0:	9303      	str	r3, [sp, #12]
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	9316      	str	r3, [sp, #88]	; 0x58
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a1aa:	920a      	str	r2, [sp, #40]	; 0x28
 800a1ac:	1bdb      	subs	r3, r3, r7
 800a1ae:	1e5a      	subs	r2, r3, #1
 800a1b0:	d53e      	bpl.n	800a230 <_dtoa_r+0x21c>
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	1ad3      	subs	r3, r2, r3
 800a1b6:	930a      	str	r3, [sp, #40]	; 0x28
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	930c      	str	r3, [sp, #48]	; 0x30
 800a1bc:	9b03      	ldr	r3, [sp, #12]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	db38      	blt.n	800a234 <_dtoa_r+0x220>
 800a1c2:	9a03      	ldr	r2, [sp, #12]
 800a1c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1c6:	4694      	mov	ip, r2
 800a1c8:	4463      	add	r3, ip
 800a1ca:	930c      	str	r3, [sp, #48]	; 0x30
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	9213      	str	r2, [sp, #76]	; 0x4c
 800a1d0:	930d      	str	r3, [sp, #52]	; 0x34
 800a1d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a1d4:	2401      	movs	r4, #1
 800a1d6:	2b09      	cmp	r3, #9
 800a1d8:	d867      	bhi.n	800a2aa <_dtoa_r+0x296>
 800a1da:	2b05      	cmp	r3, #5
 800a1dc:	dd02      	ble.n	800a1e4 <_dtoa_r+0x1d0>
 800a1de:	2400      	movs	r4, #0
 800a1e0:	3b04      	subs	r3, #4
 800a1e2:	9322      	str	r3, [sp, #136]	; 0x88
 800a1e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a1e6:	1e98      	subs	r0, r3, #2
 800a1e8:	2803      	cmp	r0, #3
 800a1ea:	d867      	bhi.n	800a2bc <_dtoa_r+0x2a8>
 800a1ec:	f7f5 ff94 	bl	8000118 <__gnu_thumb1_case_uqi>
 800a1f0:	5b383a2b 	.word	0x5b383a2b
 800a1f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a1f6:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800a1f8:	18f6      	adds	r6, r6, r3
 800a1fa:	4b68      	ldr	r3, [pc, #416]	; (800a39c <_dtoa_r+0x388>)
 800a1fc:	18f2      	adds	r2, r6, r3
 800a1fe:	2a20      	cmp	r2, #32
 800a200:	dd0f      	ble.n	800a222 <_dtoa_r+0x20e>
 800a202:	2340      	movs	r3, #64	; 0x40
 800a204:	1a9b      	subs	r3, r3, r2
 800a206:	409f      	lsls	r7, r3
 800a208:	4b65      	ldr	r3, [pc, #404]	; (800a3a0 <_dtoa_r+0x38c>)
 800a20a:	0038      	movs	r0, r7
 800a20c:	18f3      	adds	r3, r6, r3
 800a20e:	40dc      	lsrs	r4, r3
 800a210:	4320      	orrs	r0, r4
 800a212:	f7f8 f8f5 	bl	8002400 <__aeabi_ui2d>
 800a216:	2201      	movs	r2, #1
 800a218:	4b62      	ldr	r3, [pc, #392]	; (800a3a4 <_dtoa_r+0x390>)
 800a21a:	1e77      	subs	r7, r6, #1
 800a21c:	18cb      	adds	r3, r1, r3
 800a21e:	9217      	str	r2, [sp, #92]	; 0x5c
 800a220:	e776      	b.n	800a110 <_dtoa_r+0xfc>
 800a222:	2320      	movs	r3, #32
 800a224:	0020      	movs	r0, r4
 800a226:	1a9b      	subs	r3, r3, r2
 800a228:	4098      	lsls	r0, r3
 800a22a:	e7f2      	b.n	800a212 <_dtoa_r+0x1fe>
 800a22c:	9016      	str	r0, [sp, #88]	; 0x58
 800a22e:	e7ba      	b.n	800a1a6 <_dtoa_r+0x192>
 800a230:	920c      	str	r2, [sp, #48]	; 0x30
 800a232:	e7c3      	b.n	800a1bc <_dtoa_r+0x1a8>
 800a234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a236:	9a03      	ldr	r2, [sp, #12]
 800a238:	1a9b      	subs	r3, r3, r2
 800a23a:	930a      	str	r3, [sp, #40]	; 0x28
 800a23c:	4253      	negs	r3, r2
 800a23e:	930d      	str	r3, [sp, #52]	; 0x34
 800a240:	2300      	movs	r3, #0
 800a242:	9313      	str	r3, [sp, #76]	; 0x4c
 800a244:	e7c5      	b.n	800a1d2 <_dtoa_r+0x1be>
 800a246:	2300      	movs	r3, #0
 800a248:	930f      	str	r3, [sp, #60]	; 0x3c
 800a24a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a24c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a24e:	9307      	str	r3, [sp, #28]
 800a250:	2b00      	cmp	r3, #0
 800a252:	dc13      	bgt.n	800a27c <_dtoa_r+0x268>
 800a254:	2301      	movs	r3, #1
 800a256:	001a      	movs	r2, r3
 800a258:	930b      	str	r3, [sp, #44]	; 0x2c
 800a25a:	9307      	str	r3, [sp, #28]
 800a25c:	9223      	str	r2, [sp, #140]	; 0x8c
 800a25e:	e00d      	b.n	800a27c <_dtoa_r+0x268>
 800a260:	2301      	movs	r3, #1
 800a262:	e7f1      	b.n	800a248 <_dtoa_r+0x234>
 800a264:	2300      	movs	r3, #0
 800a266:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a268:	930f      	str	r3, [sp, #60]	; 0x3c
 800a26a:	4694      	mov	ip, r2
 800a26c:	9b03      	ldr	r3, [sp, #12]
 800a26e:	4463      	add	r3, ip
 800a270:	930b      	str	r3, [sp, #44]	; 0x2c
 800a272:	3301      	adds	r3, #1
 800a274:	9307      	str	r3, [sp, #28]
 800a276:	2b00      	cmp	r3, #0
 800a278:	dc00      	bgt.n	800a27c <_dtoa_r+0x268>
 800a27a:	2301      	movs	r3, #1
 800a27c:	9a04      	ldr	r2, [sp, #16]
 800a27e:	2100      	movs	r1, #0
 800a280:	69d0      	ldr	r0, [r2, #28]
 800a282:	2204      	movs	r2, #4
 800a284:	0015      	movs	r5, r2
 800a286:	3514      	adds	r5, #20
 800a288:	429d      	cmp	r5, r3
 800a28a:	d91b      	bls.n	800a2c4 <_dtoa_r+0x2b0>
 800a28c:	6041      	str	r1, [r0, #4]
 800a28e:	9804      	ldr	r0, [sp, #16]
 800a290:	f001 f944 	bl	800b51c <_Balloc>
 800a294:	9006      	str	r0, [sp, #24]
 800a296:	2800      	cmp	r0, #0
 800a298:	d117      	bne.n	800a2ca <_dtoa_r+0x2b6>
 800a29a:	21b0      	movs	r1, #176	; 0xb0
 800a29c:	4b42      	ldr	r3, [pc, #264]	; (800a3a8 <_dtoa_r+0x394>)
 800a29e:	482e      	ldr	r0, [pc, #184]	; (800a358 <_dtoa_r+0x344>)
 800a2a0:	9a06      	ldr	r2, [sp, #24]
 800a2a2:	31ff      	adds	r1, #255	; 0xff
 800a2a4:	e6cb      	b.n	800a03e <_dtoa_r+0x2a>
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	e7dd      	b.n	800a266 <_dtoa_r+0x252>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	940f      	str	r4, [sp, #60]	; 0x3c
 800a2ae:	9322      	str	r3, [sp, #136]	; 0x88
 800a2b0:	3b01      	subs	r3, #1
 800a2b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2b4:	9307      	str	r3, [sp, #28]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	3313      	adds	r3, #19
 800a2ba:	e7cf      	b.n	800a25c <_dtoa_r+0x248>
 800a2bc:	2301      	movs	r3, #1
 800a2be:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2c0:	3b02      	subs	r3, #2
 800a2c2:	e7f6      	b.n	800a2b2 <_dtoa_r+0x29e>
 800a2c4:	3101      	adds	r1, #1
 800a2c6:	0052      	lsls	r2, r2, #1
 800a2c8:	e7dc      	b.n	800a284 <_dtoa_r+0x270>
 800a2ca:	9b04      	ldr	r3, [sp, #16]
 800a2cc:	9a06      	ldr	r2, [sp, #24]
 800a2ce:	69db      	ldr	r3, [r3, #28]
 800a2d0:	601a      	str	r2, [r3, #0]
 800a2d2:	9b07      	ldr	r3, [sp, #28]
 800a2d4:	2b0e      	cmp	r3, #14
 800a2d6:	d900      	bls.n	800a2da <_dtoa_r+0x2c6>
 800a2d8:	e0e5      	b.n	800a4a6 <_dtoa_r+0x492>
 800a2da:	2c00      	cmp	r4, #0
 800a2dc:	d100      	bne.n	800a2e0 <_dtoa_r+0x2cc>
 800a2de:	e0e2      	b.n	800a4a6 <_dtoa_r+0x492>
 800a2e0:	9b03      	ldr	r3, [sp, #12]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	dd64      	ble.n	800a3b0 <_dtoa_r+0x39c>
 800a2e6:	210f      	movs	r1, #15
 800a2e8:	9a03      	ldr	r2, [sp, #12]
 800a2ea:	4b2b      	ldr	r3, [pc, #172]	; (800a398 <_dtoa_r+0x384>)
 800a2ec:	400a      	ands	r2, r1
 800a2ee:	00d2      	lsls	r2, r2, #3
 800a2f0:	189b      	adds	r3, r3, r2
 800a2f2:	681e      	ldr	r6, [r3, #0]
 800a2f4:	685f      	ldr	r7, [r3, #4]
 800a2f6:	9b03      	ldr	r3, [sp, #12]
 800a2f8:	2402      	movs	r4, #2
 800a2fa:	111d      	asrs	r5, r3, #4
 800a2fc:	05db      	lsls	r3, r3, #23
 800a2fe:	d50a      	bpl.n	800a316 <_dtoa_r+0x302>
 800a300:	4b2a      	ldr	r3, [pc, #168]	; (800a3ac <_dtoa_r+0x398>)
 800a302:	400d      	ands	r5, r1
 800a304:	6a1a      	ldr	r2, [r3, #32]
 800a306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a308:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a30a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a30c:	f7f6 fdb6 	bl	8000e7c <__aeabi_ddiv>
 800a310:	9008      	str	r0, [sp, #32]
 800a312:	9109      	str	r1, [sp, #36]	; 0x24
 800a314:	3401      	adds	r4, #1
 800a316:	4b25      	ldr	r3, [pc, #148]	; (800a3ac <_dtoa_r+0x398>)
 800a318:	930e      	str	r3, [sp, #56]	; 0x38
 800a31a:	2d00      	cmp	r5, #0
 800a31c:	d108      	bne.n	800a330 <_dtoa_r+0x31c>
 800a31e:	9808      	ldr	r0, [sp, #32]
 800a320:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a322:	0032      	movs	r2, r6
 800a324:	003b      	movs	r3, r7
 800a326:	f7f6 fda9 	bl	8000e7c <__aeabi_ddiv>
 800a32a:	9008      	str	r0, [sp, #32]
 800a32c:	9109      	str	r1, [sp, #36]	; 0x24
 800a32e:	e05a      	b.n	800a3e6 <_dtoa_r+0x3d2>
 800a330:	2301      	movs	r3, #1
 800a332:	421d      	tst	r5, r3
 800a334:	d009      	beq.n	800a34a <_dtoa_r+0x336>
 800a336:	18e4      	adds	r4, r4, r3
 800a338:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a33a:	0030      	movs	r0, r6
 800a33c:	681a      	ldr	r2, [r3, #0]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	0039      	movs	r1, r7
 800a342:	f7f7 f995 	bl	8001670 <__aeabi_dmul>
 800a346:	0006      	movs	r6, r0
 800a348:	000f      	movs	r7, r1
 800a34a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a34c:	106d      	asrs	r5, r5, #1
 800a34e:	3308      	adds	r3, #8
 800a350:	e7e2      	b.n	800a318 <_dtoa_r+0x304>
 800a352:	46c0      	nop			; (mov r8, r8)
 800a354:	0800cb17 	.word	0x0800cb17
 800a358:	0800cb2e 	.word	0x0800cb2e
 800a35c:	7ff00000 	.word	0x7ff00000
 800a360:	0000270f 	.word	0x0000270f
 800a364:	0800cb13 	.word	0x0800cb13
 800a368:	0800cb16 	.word	0x0800cb16
 800a36c:	0800cad9 	.word	0x0800cad9
 800a370:	0800cada 	.word	0x0800cada
 800a374:	3ff00000 	.word	0x3ff00000
 800a378:	fffffc01 	.word	0xfffffc01
 800a37c:	3ff80000 	.word	0x3ff80000
 800a380:	636f4361 	.word	0x636f4361
 800a384:	3fd287a7 	.word	0x3fd287a7
 800a388:	8b60c8b3 	.word	0x8b60c8b3
 800a38c:	3fc68a28 	.word	0x3fc68a28
 800a390:	509f79fb 	.word	0x509f79fb
 800a394:	3fd34413 	.word	0x3fd34413
 800a398:	0800cc78 	.word	0x0800cc78
 800a39c:	00000432 	.word	0x00000432
 800a3a0:	00000412 	.word	0x00000412
 800a3a4:	fe100000 	.word	0xfe100000
 800a3a8:	0800cb86 	.word	0x0800cb86
 800a3ac:	0800cc50 	.word	0x0800cc50
 800a3b0:	9b03      	ldr	r3, [sp, #12]
 800a3b2:	2402      	movs	r4, #2
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d016      	beq.n	800a3e6 <_dtoa_r+0x3d2>
 800a3b8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a3ba:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a3bc:	220f      	movs	r2, #15
 800a3be:	425d      	negs	r5, r3
 800a3c0:	402a      	ands	r2, r5
 800a3c2:	4bdd      	ldr	r3, [pc, #884]	; (800a738 <_dtoa_r+0x724>)
 800a3c4:	00d2      	lsls	r2, r2, #3
 800a3c6:	189b      	adds	r3, r3, r2
 800a3c8:	681a      	ldr	r2, [r3, #0]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	f7f7 f950 	bl	8001670 <__aeabi_dmul>
 800a3d0:	2701      	movs	r7, #1
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	9008      	str	r0, [sp, #32]
 800a3d6:	9109      	str	r1, [sp, #36]	; 0x24
 800a3d8:	4ed8      	ldr	r6, [pc, #864]	; (800a73c <_dtoa_r+0x728>)
 800a3da:	112d      	asrs	r5, r5, #4
 800a3dc:	2d00      	cmp	r5, #0
 800a3de:	d000      	beq.n	800a3e2 <_dtoa_r+0x3ce>
 800a3e0:	e091      	b.n	800a506 <_dtoa_r+0x4f2>
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1a1      	bne.n	800a32a <_dtoa_r+0x316>
 800a3e6:	9e08      	ldr	r6, [sp, #32]
 800a3e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a3ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d100      	bne.n	800a3f2 <_dtoa_r+0x3de>
 800a3f0:	e094      	b.n	800a51c <_dtoa_r+0x508>
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	0030      	movs	r0, r6
 800a3f6:	0039      	movs	r1, r7
 800a3f8:	4bd1      	ldr	r3, [pc, #836]	; (800a740 <_dtoa_r+0x72c>)
 800a3fa:	f7f6 f82d 	bl	8000458 <__aeabi_dcmplt>
 800a3fe:	2800      	cmp	r0, #0
 800a400:	d100      	bne.n	800a404 <_dtoa_r+0x3f0>
 800a402:	e08b      	b.n	800a51c <_dtoa_r+0x508>
 800a404:	9b07      	ldr	r3, [sp, #28]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d100      	bne.n	800a40c <_dtoa_r+0x3f8>
 800a40a:	e087      	b.n	800a51c <_dtoa_r+0x508>
 800a40c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a40e:	2b00      	cmp	r3, #0
 800a410:	dd45      	ble.n	800a49e <_dtoa_r+0x48a>
 800a412:	9b03      	ldr	r3, [sp, #12]
 800a414:	2200      	movs	r2, #0
 800a416:	3b01      	subs	r3, #1
 800a418:	930e      	str	r3, [sp, #56]	; 0x38
 800a41a:	0030      	movs	r0, r6
 800a41c:	4bc9      	ldr	r3, [pc, #804]	; (800a744 <_dtoa_r+0x730>)
 800a41e:	0039      	movs	r1, r7
 800a420:	f7f7 f926 	bl	8001670 <__aeabi_dmul>
 800a424:	9008      	str	r0, [sp, #32]
 800a426:	9109      	str	r1, [sp, #36]	; 0x24
 800a428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a42a:	3401      	adds	r4, #1
 800a42c:	0020      	movs	r0, r4
 800a42e:	9e08      	ldr	r6, [sp, #32]
 800a430:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a432:	9312      	str	r3, [sp, #72]	; 0x48
 800a434:	f7f7 ffb4 	bl	80023a0 <__aeabi_i2d>
 800a438:	0032      	movs	r2, r6
 800a43a:	003b      	movs	r3, r7
 800a43c:	f7f7 f918 	bl	8001670 <__aeabi_dmul>
 800a440:	2200      	movs	r2, #0
 800a442:	4bc1      	ldr	r3, [pc, #772]	; (800a748 <_dtoa_r+0x734>)
 800a444:	f7f6 f9ba 	bl	80007bc <__aeabi_dadd>
 800a448:	4ac0      	ldr	r2, [pc, #768]	; (800a74c <_dtoa_r+0x738>)
 800a44a:	9014      	str	r0, [sp, #80]	; 0x50
 800a44c:	9115      	str	r1, [sp, #84]	; 0x54
 800a44e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a450:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800a452:	4694      	mov	ip, r2
 800a454:	9308      	str	r3, [sp, #32]
 800a456:	9409      	str	r4, [sp, #36]	; 0x24
 800a458:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a45a:	4463      	add	r3, ip
 800a45c:	9318      	str	r3, [sp, #96]	; 0x60
 800a45e:	9309      	str	r3, [sp, #36]	; 0x24
 800a460:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a462:	2b00      	cmp	r3, #0
 800a464:	d15e      	bne.n	800a524 <_dtoa_r+0x510>
 800a466:	2200      	movs	r2, #0
 800a468:	4bb9      	ldr	r3, [pc, #740]	; (800a750 <_dtoa_r+0x73c>)
 800a46a:	0030      	movs	r0, r6
 800a46c:	0039      	movs	r1, r7
 800a46e:	f7f7 fbc1 	bl	8001bf4 <__aeabi_dsub>
 800a472:	9a08      	ldr	r2, [sp, #32]
 800a474:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a476:	0004      	movs	r4, r0
 800a478:	000d      	movs	r5, r1
 800a47a:	f7f6 f801 	bl	8000480 <__aeabi_dcmpgt>
 800a47e:	2800      	cmp	r0, #0
 800a480:	d000      	beq.n	800a484 <_dtoa_r+0x470>
 800a482:	e2b3      	b.n	800a9ec <_dtoa_r+0x9d8>
 800a484:	48b3      	ldr	r0, [pc, #716]	; (800a754 <_dtoa_r+0x740>)
 800a486:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a488:	4684      	mov	ip, r0
 800a48a:	4461      	add	r1, ip
 800a48c:	000b      	movs	r3, r1
 800a48e:	0020      	movs	r0, r4
 800a490:	0029      	movs	r1, r5
 800a492:	9a08      	ldr	r2, [sp, #32]
 800a494:	f7f5 ffe0 	bl	8000458 <__aeabi_dcmplt>
 800a498:	2800      	cmp	r0, #0
 800a49a:	d000      	beq.n	800a49e <_dtoa_r+0x48a>
 800a49c:	e2a3      	b.n	800a9e6 <_dtoa_r+0x9d2>
 800a49e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4a0:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a4a2:	9308      	str	r3, [sp, #32]
 800a4a4:	9409      	str	r4, [sp, #36]	; 0x24
 800a4a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	da00      	bge.n	800a4ae <_dtoa_r+0x49a>
 800a4ac:	e179      	b.n	800a7a2 <_dtoa_r+0x78e>
 800a4ae:	9a03      	ldr	r2, [sp, #12]
 800a4b0:	2a0e      	cmp	r2, #14
 800a4b2:	dd00      	ble.n	800a4b6 <_dtoa_r+0x4a2>
 800a4b4:	e175      	b.n	800a7a2 <_dtoa_r+0x78e>
 800a4b6:	4ba0      	ldr	r3, [pc, #640]	; (800a738 <_dtoa_r+0x724>)
 800a4b8:	00d2      	lsls	r2, r2, #3
 800a4ba:	189b      	adds	r3, r3, r2
 800a4bc:	681e      	ldr	r6, [r3, #0]
 800a4be:	685f      	ldr	r7, [r3, #4]
 800a4c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	db00      	blt.n	800a4c8 <_dtoa_r+0x4b4>
 800a4c6:	e0e5      	b.n	800a694 <_dtoa_r+0x680>
 800a4c8:	9b07      	ldr	r3, [sp, #28]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	dd00      	ble.n	800a4d0 <_dtoa_r+0x4bc>
 800a4ce:	e0e1      	b.n	800a694 <_dtoa_r+0x680>
 800a4d0:	d000      	beq.n	800a4d4 <_dtoa_r+0x4c0>
 800a4d2:	e288      	b.n	800a9e6 <_dtoa_r+0x9d2>
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	0030      	movs	r0, r6
 800a4d8:	0039      	movs	r1, r7
 800a4da:	4b9d      	ldr	r3, [pc, #628]	; (800a750 <_dtoa_r+0x73c>)
 800a4dc:	f7f7 f8c8 	bl	8001670 <__aeabi_dmul>
 800a4e0:	9a08      	ldr	r2, [sp, #32]
 800a4e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4e4:	f7f5 ffd6 	bl	8000494 <__aeabi_dcmpge>
 800a4e8:	9e07      	ldr	r6, [sp, #28]
 800a4ea:	0037      	movs	r7, r6
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	d000      	beq.n	800a4f2 <_dtoa_r+0x4de>
 800a4f0:	e25f      	b.n	800a9b2 <_dtoa_r+0x99e>
 800a4f2:	9b06      	ldr	r3, [sp, #24]
 800a4f4:	9a06      	ldr	r2, [sp, #24]
 800a4f6:	3301      	adds	r3, #1
 800a4f8:	9308      	str	r3, [sp, #32]
 800a4fa:	2331      	movs	r3, #49	; 0x31
 800a4fc:	7013      	strb	r3, [r2, #0]
 800a4fe:	9b03      	ldr	r3, [sp, #12]
 800a500:	3301      	adds	r3, #1
 800a502:	9303      	str	r3, [sp, #12]
 800a504:	e25a      	b.n	800a9bc <_dtoa_r+0x9a8>
 800a506:	423d      	tst	r5, r7
 800a508:	d005      	beq.n	800a516 <_dtoa_r+0x502>
 800a50a:	6832      	ldr	r2, [r6, #0]
 800a50c:	6873      	ldr	r3, [r6, #4]
 800a50e:	f7f7 f8af 	bl	8001670 <__aeabi_dmul>
 800a512:	003b      	movs	r3, r7
 800a514:	3401      	adds	r4, #1
 800a516:	106d      	asrs	r5, r5, #1
 800a518:	3608      	adds	r6, #8
 800a51a:	e75f      	b.n	800a3dc <_dtoa_r+0x3c8>
 800a51c:	9b03      	ldr	r3, [sp, #12]
 800a51e:	930e      	str	r3, [sp, #56]	; 0x38
 800a520:	9b07      	ldr	r3, [sp, #28]
 800a522:	e783      	b.n	800a42c <_dtoa_r+0x418>
 800a524:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a526:	4b84      	ldr	r3, [pc, #528]	; (800a738 <_dtoa_r+0x724>)
 800a528:	3a01      	subs	r2, #1
 800a52a:	00d2      	lsls	r2, r2, #3
 800a52c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a52e:	189b      	adds	r3, r3, r2
 800a530:	9c08      	ldr	r4, [sp, #32]
 800a532:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	685b      	ldr	r3, [r3, #4]
 800a538:	2900      	cmp	r1, #0
 800a53a:	d051      	beq.n	800a5e0 <_dtoa_r+0x5cc>
 800a53c:	2000      	movs	r0, #0
 800a53e:	4986      	ldr	r1, [pc, #536]	; (800a758 <_dtoa_r+0x744>)
 800a540:	f7f6 fc9c 	bl	8000e7c <__aeabi_ddiv>
 800a544:	0022      	movs	r2, r4
 800a546:	002b      	movs	r3, r5
 800a548:	f7f7 fb54 	bl	8001bf4 <__aeabi_dsub>
 800a54c:	9a06      	ldr	r2, [sp, #24]
 800a54e:	0004      	movs	r4, r0
 800a550:	4694      	mov	ip, r2
 800a552:	000d      	movs	r5, r1
 800a554:	9b06      	ldr	r3, [sp, #24]
 800a556:	9314      	str	r3, [sp, #80]	; 0x50
 800a558:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a55a:	4463      	add	r3, ip
 800a55c:	9318      	str	r3, [sp, #96]	; 0x60
 800a55e:	0039      	movs	r1, r7
 800a560:	0030      	movs	r0, r6
 800a562:	f7f7 fee7 	bl	8002334 <__aeabi_d2iz>
 800a566:	9012      	str	r0, [sp, #72]	; 0x48
 800a568:	f7f7 ff1a 	bl	80023a0 <__aeabi_i2d>
 800a56c:	0002      	movs	r2, r0
 800a56e:	000b      	movs	r3, r1
 800a570:	0030      	movs	r0, r6
 800a572:	0039      	movs	r1, r7
 800a574:	f7f7 fb3e 	bl	8001bf4 <__aeabi_dsub>
 800a578:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a57a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a57c:	3301      	adds	r3, #1
 800a57e:	9308      	str	r3, [sp, #32]
 800a580:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a582:	0006      	movs	r6, r0
 800a584:	3330      	adds	r3, #48	; 0x30
 800a586:	7013      	strb	r3, [r2, #0]
 800a588:	0022      	movs	r2, r4
 800a58a:	002b      	movs	r3, r5
 800a58c:	000f      	movs	r7, r1
 800a58e:	f7f5 ff63 	bl	8000458 <__aeabi_dcmplt>
 800a592:	2800      	cmp	r0, #0
 800a594:	d174      	bne.n	800a680 <_dtoa_r+0x66c>
 800a596:	0032      	movs	r2, r6
 800a598:	003b      	movs	r3, r7
 800a59a:	2000      	movs	r0, #0
 800a59c:	4968      	ldr	r1, [pc, #416]	; (800a740 <_dtoa_r+0x72c>)
 800a59e:	f7f7 fb29 	bl	8001bf4 <__aeabi_dsub>
 800a5a2:	0022      	movs	r2, r4
 800a5a4:	002b      	movs	r3, r5
 800a5a6:	f7f5 ff57 	bl	8000458 <__aeabi_dcmplt>
 800a5aa:	2800      	cmp	r0, #0
 800a5ac:	d000      	beq.n	800a5b0 <_dtoa_r+0x59c>
 800a5ae:	e0d7      	b.n	800a760 <_dtoa_r+0x74c>
 800a5b0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a5b2:	9a08      	ldr	r2, [sp, #32]
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d100      	bne.n	800a5ba <_dtoa_r+0x5a6>
 800a5b8:	e771      	b.n	800a49e <_dtoa_r+0x48a>
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	0020      	movs	r0, r4
 800a5be:	0029      	movs	r1, r5
 800a5c0:	4b60      	ldr	r3, [pc, #384]	; (800a744 <_dtoa_r+0x730>)
 800a5c2:	f7f7 f855 	bl	8001670 <__aeabi_dmul>
 800a5c6:	4b5f      	ldr	r3, [pc, #380]	; (800a744 <_dtoa_r+0x730>)
 800a5c8:	0004      	movs	r4, r0
 800a5ca:	000d      	movs	r5, r1
 800a5cc:	0030      	movs	r0, r6
 800a5ce:	0039      	movs	r1, r7
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	f7f7 f84d 	bl	8001670 <__aeabi_dmul>
 800a5d6:	9b08      	ldr	r3, [sp, #32]
 800a5d8:	0006      	movs	r6, r0
 800a5da:	000f      	movs	r7, r1
 800a5dc:	9314      	str	r3, [sp, #80]	; 0x50
 800a5de:	e7be      	b.n	800a55e <_dtoa_r+0x54a>
 800a5e0:	0020      	movs	r0, r4
 800a5e2:	0029      	movs	r1, r5
 800a5e4:	f7f7 f844 	bl	8001670 <__aeabi_dmul>
 800a5e8:	9a06      	ldr	r2, [sp, #24]
 800a5ea:	9b06      	ldr	r3, [sp, #24]
 800a5ec:	4694      	mov	ip, r2
 800a5ee:	9308      	str	r3, [sp, #32]
 800a5f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5f2:	9014      	str	r0, [sp, #80]	; 0x50
 800a5f4:	9115      	str	r1, [sp, #84]	; 0x54
 800a5f6:	4463      	add	r3, ip
 800a5f8:	9319      	str	r3, [sp, #100]	; 0x64
 800a5fa:	0030      	movs	r0, r6
 800a5fc:	0039      	movs	r1, r7
 800a5fe:	f7f7 fe99 	bl	8002334 <__aeabi_d2iz>
 800a602:	9018      	str	r0, [sp, #96]	; 0x60
 800a604:	f7f7 fecc 	bl	80023a0 <__aeabi_i2d>
 800a608:	0002      	movs	r2, r0
 800a60a:	000b      	movs	r3, r1
 800a60c:	0030      	movs	r0, r6
 800a60e:	0039      	movs	r1, r7
 800a610:	f7f7 faf0 	bl	8001bf4 <__aeabi_dsub>
 800a614:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800a616:	9b08      	ldr	r3, [sp, #32]
 800a618:	3630      	adds	r6, #48	; 0x30
 800a61a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a61c:	701e      	strb	r6, [r3, #0]
 800a61e:	3301      	adds	r3, #1
 800a620:	0004      	movs	r4, r0
 800a622:	000d      	movs	r5, r1
 800a624:	9308      	str	r3, [sp, #32]
 800a626:	4293      	cmp	r3, r2
 800a628:	d12d      	bne.n	800a686 <_dtoa_r+0x672>
 800a62a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a62c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a62e:	9a06      	ldr	r2, [sp, #24]
 800a630:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a632:	4694      	mov	ip, r2
 800a634:	4463      	add	r3, ip
 800a636:	2200      	movs	r2, #0
 800a638:	9308      	str	r3, [sp, #32]
 800a63a:	4b47      	ldr	r3, [pc, #284]	; (800a758 <_dtoa_r+0x744>)
 800a63c:	f7f6 f8be 	bl	80007bc <__aeabi_dadd>
 800a640:	0002      	movs	r2, r0
 800a642:	000b      	movs	r3, r1
 800a644:	0020      	movs	r0, r4
 800a646:	0029      	movs	r1, r5
 800a648:	f7f5 ff1a 	bl	8000480 <__aeabi_dcmpgt>
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d000      	beq.n	800a652 <_dtoa_r+0x63e>
 800a650:	e086      	b.n	800a760 <_dtoa_r+0x74c>
 800a652:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a654:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a656:	2000      	movs	r0, #0
 800a658:	493f      	ldr	r1, [pc, #252]	; (800a758 <_dtoa_r+0x744>)
 800a65a:	f7f7 facb 	bl	8001bf4 <__aeabi_dsub>
 800a65e:	0002      	movs	r2, r0
 800a660:	000b      	movs	r3, r1
 800a662:	0020      	movs	r0, r4
 800a664:	0029      	movs	r1, r5
 800a666:	f7f5 fef7 	bl	8000458 <__aeabi_dcmplt>
 800a66a:	2800      	cmp	r0, #0
 800a66c:	d100      	bne.n	800a670 <_dtoa_r+0x65c>
 800a66e:	e716      	b.n	800a49e <_dtoa_r+0x48a>
 800a670:	9b08      	ldr	r3, [sp, #32]
 800a672:	001a      	movs	r2, r3
 800a674:	3a01      	subs	r2, #1
 800a676:	9208      	str	r2, [sp, #32]
 800a678:	7812      	ldrb	r2, [r2, #0]
 800a67a:	2a30      	cmp	r2, #48	; 0x30
 800a67c:	d0f8      	beq.n	800a670 <_dtoa_r+0x65c>
 800a67e:	9308      	str	r3, [sp, #32]
 800a680:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a682:	9303      	str	r3, [sp, #12]
 800a684:	e046      	b.n	800a714 <_dtoa_r+0x700>
 800a686:	2200      	movs	r2, #0
 800a688:	4b2e      	ldr	r3, [pc, #184]	; (800a744 <_dtoa_r+0x730>)
 800a68a:	f7f6 fff1 	bl	8001670 <__aeabi_dmul>
 800a68e:	0006      	movs	r6, r0
 800a690:	000f      	movs	r7, r1
 800a692:	e7b2      	b.n	800a5fa <_dtoa_r+0x5e6>
 800a694:	9b06      	ldr	r3, [sp, #24]
 800a696:	9a06      	ldr	r2, [sp, #24]
 800a698:	930a      	str	r3, [sp, #40]	; 0x28
 800a69a:	9b07      	ldr	r3, [sp, #28]
 800a69c:	9c08      	ldr	r4, [sp, #32]
 800a69e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a6a0:	3b01      	subs	r3, #1
 800a6a2:	189b      	adds	r3, r3, r2
 800a6a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6a6:	0032      	movs	r2, r6
 800a6a8:	003b      	movs	r3, r7
 800a6aa:	0020      	movs	r0, r4
 800a6ac:	0029      	movs	r1, r5
 800a6ae:	f7f6 fbe5 	bl	8000e7c <__aeabi_ddiv>
 800a6b2:	f7f7 fe3f 	bl	8002334 <__aeabi_d2iz>
 800a6b6:	9007      	str	r0, [sp, #28]
 800a6b8:	f7f7 fe72 	bl	80023a0 <__aeabi_i2d>
 800a6bc:	0032      	movs	r2, r6
 800a6be:	003b      	movs	r3, r7
 800a6c0:	f7f6 ffd6 	bl	8001670 <__aeabi_dmul>
 800a6c4:	0002      	movs	r2, r0
 800a6c6:	000b      	movs	r3, r1
 800a6c8:	0020      	movs	r0, r4
 800a6ca:	0029      	movs	r1, r5
 800a6cc:	f7f7 fa92 	bl	8001bf4 <__aeabi_dsub>
 800a6d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6d2:	001a      	movs	r2, r3
 800a6d4:	3201      	adds	r2, #1
 800a6d6:	920a      	str	r2, [sp, #40]	; 0x28
 800a6d8:	9208      	str	r2, [sp, #32]
 800a6da:	9a07      	ldr	r2, [sp, #28]
 800a6dc:	3230      	adds	r2, #48	; 0x30
 800a6de:	701a      	strb	r2, [r3, #0]
 800a6e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a6e2:	429a      	cmp	r2, r3
 800a6e4:	d14f      	bne.n	800a786 <_dtoa_r+0x772>
 800a6e6:	0002      	movs	r2, r0
 800a6e8:	000b      	movs	r3, r1
 800a6ea:	f7f6 f867 	bl	80007bc <__aeabi_dadd>
 800a6ee:	0032      	movs	r2, r6
 800a6f0:	003b      	movs	r3, r7
 800a6f2:	0004      	movs	r4, r0
 800a6f4:	000d      	movs	r5, r1
 800a6f6:	f7f5 fec3 	bl	8000480 <__aeabi_dcmpgt>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	d12e      	bne.n	800a75c <_dtoa_r+0x748>
 800a6fe:	0032      	movs	r2, r6
 800a700:	003b      	movs	r3, r7
 800a702:	0020      	movs	r0, r4
 800a704:	0029      	movs	r1, r5
 800a706:	f7f5 fea1 	bl	800044c <__aeabi_dcmpeq>
 800a70a:	2800      	cmp	r0, #0
 800a70c:	d002      	beq.n	800a714 <_dtoa_r+0x700>
 800a70e:	9b07      	ldr	r3, [sp, #28]
 800a710:	07de      	lsls	r6, r3, #31
 800a712:	d423      	bmi.n	800a75c <_dtoa_r+0x748>
 800a714:	9905      	ldr	r1, [sp, #20]
 800a716:	9804      	ldr	r0, [sp, #16]
 800a718:	f000 ff44 	bl	800b5a4 <_Bfree>
 800a71c:	2300      	movs	r3, #0
 800a71e:	9a08      	ldr	r2, [sp, #32]
 800a720:	7013      	strb	r3, [r2, #0]
 800a722:	9b03      	ldr	r3, [sp, #12]
 800a724:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a726:	3301      	adds	r3, #1
 800a728:	6013      	str	r3, [r2, #0]
 800a72a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d100      	bne.n	800a732 <_dtoa_r+0x71e>
 800a730:	e4ba      	b.n	800a0a8 <_dtoa_r+0x94>
 800a732:	9a08      	ldr	r2, [sp, #32]
 800a734:	601a      	str	r2, [r3, #0]
 800a736:	e4b7      	b.n	800a0a8 <_dtoa_r+0x94>
 800a738:	0800cc78 	.word	0x0800cc78
 800a73c:	0800cc50 	.word	0x0800cc50
 800a740:	3ff00000 	.word	0x3ff00000
 800a744:	40240000 	.word	0x40240000
 800a748:	401c0000 	.word	0x401c0000
 800a74c:	fcc00000 	.word	0xfcc00000
 800a750:	40140000 	.word	0x40140000
 800a754:	7cc00000 	.word	0x7cc00000
 800a758:	3fe00000 	.word	0x3fe00000
 800a75c:	9b03      	ldr	r3, [sp, #12]
 800a75e:	930e      	str	r3, [sp, #56]	; 0x38
 800a760:	9b08      	ldr	r3, [sp, #32]
 800a762:	9308      	str	r3, [sp, #32]
 800a764:	3b01      	subs	r3, #1
 800a766:	781a      	ldrb	r2, [r3, #0]
 800a768:	2a39      	cmp	r2, #57	; 0x39
 800a76a:	d108      	bne.n	800a77e <_dtoa_r+0x76a>
 800a76c:	9a06      	ldr	r2, [sp, #24]
 800a76e:	429a      	cmp	r2, r3
 800a770:	d1f7      	bne.n	800a762 <_dtoa_r+0x74e>
 800a772:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a774:	9906      	ldr	r1, [sp, #24]
 800a776:	3201      	adds	r2, #1
 800a778:	920e      	str	r2, [sp, #56]	; 0x38
 800a77a:	2230      	movs	r2, #48	; 0x30
 800a77c:	700a      	strb	r2, [r1, #0]
 800a77e:	781a      	ldrb	r2, [r3, #0]
 800a780:	3201      	adds	r2, #1
 800a782:	701a      	strb	r2, [r3, #0]
 800a784:	e77c      	b.n	800a680 <_dtoa_r+0x66c>
 800a786:	2200      	movs	r2, #0
 800a788:	4ba9      	ldr	r3, [pc, #676]	; (800aa30 <_dtoa_r+0xa1c>)
 800a78a:	f7f6 ff71 	bl	8001670 <__aeabi_dmul>
 800a78e:	2200      	movs	r2, #0
 800a790:	2300      	movs	r3, #0
 800a792:	0004      	movs	r4, r0
 800a794:	000d      	movs	r5, r1
 800a796:	f7f5 fe59 	bl	800044c <__aeabi_dcmpeq>
 800a79a:	2800      	cmp	r0, #0
 800a79c:	d100      	bne.n	800a7a0 <_dtoa_r+0x78c>
 800a79e:	e782      	b.n	800a6a6 <_dtoa_r+0x692>
 800a7a0:	e7b8      	b.n	800a714 <_dtoa_r+0x700>
 800a7a2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800a7a4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a7a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a7a8:	2f00      	cmp	r7, #0
 800a7aa:	d012      	beq.n	800a7d2 <_dtoa_r+0x7be>
 800a7ac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a7ae:	2a01      	cmp	r2, #1
 800a7b0:	dc6e      	bgt.n	800a890 <_dtoa_r+0x87c>
 800a7b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a7b4:	2a00      	cmp	r2, #0
 800a7b6:	d065      	beq.n	800a884 <_dtoa_r+0x870>
 800a7b8:	4a9e      	ldr	r2, [pc, #632]	; (800aa34 <_dtoa_r+0xa20>)
 800a7ba:	189b      	adds	r3, r3, r2
 800a7bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7be:	2101      	movs	r1, #1
 800a7c0:	18d2      	adds	r2, r2, r3
 800a7c2:	920a      	str	r2, [sp, #40]	; 0x28
 800a7c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7c6:	9804      	ldr	r0, [sp, #16]
 800a7c8:	18d3      	adds	r3, r2, r3
 800a7ca:	930c      	str	r3, [sp, #48]	; 0x30
 800a7cc:	f000 ffe6 	bl	800b79c <__i2b>
 800a7d0:	0007      	movs	r7, r0
 800a7d2:	2c00      	cmp	r4, #0
 800a7d4:	d00e      	beq.n	800a7f4 <_dtoa_r+0x7e0>
 800a7d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	dd0b      	ble.n	800a7f4 <_dtoa_r+0x7e0>
 800a7dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7de:	0023      	movs	r3, r4
 800a7e0:	4294      	cmp	r4, r2
 800a7e2:	dd00      	ble.n	800a7e6 <_dtoa_r+0x7d2>
 800a7e4:	0013      	movs	r3, r2
 800a7e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7e8:	1ae4      	subs	r4, r4, r3
 800a7ea:	1ad2      	subs	r2, r2, r3
 800a7ec:	920a      	str	r2, [sp, #40]	; 0x28
 800a7ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7f0:	1ad3      	subs	r3, r2, r3
 800a7f2:	930c      	str	r3, [sp, #48]	; 0x30
 800a7f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d01e      	beq.n	800a838 <_dtoa_r+0x824>
 800a7fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d05c      	beq.n	800a8ba <_dtoa_r+0x8a6>
 800a800:	2d00      	cmp	r5, #0
 800a802:	dd10      	ble.n	800a826 <_dtoa_r+0x812>
 800a804:	0039      	movs	r1, r7
 800a806:	002a      	movs	r2, r5
 800a808:	9804      	ldr	r0, [sp, #16]
 800a80a:	f001 f88f 	bl	800b92c <__pow5mult>
 800a80e:	9a05      	ldr	r2, [sp, #20]
 800a810:	0001      	movs	r1, r0
 800a812:	0007      	movs	r7, r0
 800a814:	9804      	ldr	r0, [sp, #16]
 800a816:	f000 ffd9 	bl	800b7cc <__multiply>
 800a81a:	0006      	movs	r6, r0
 800a81c:	9905      	ldr	r1, [sp, #20]
 800a81e:	9804      	ldr	r0, [sp, #16]
 800a820:	f000 fec0 	bl	800b5a4 <_Bfree>
 800a824:	9605      	str	r6, [sp, #20]
 800a826:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a828:	1b5a      	subs	r2, r3, r5
 800a82a:	42ab      	cmp	r3, r5
 800a82c:	d004      	beq.n	800a838 <_dtoa_r+0x824>
 800a82e:	9905      	ldr	r1, [sp, #20]
 800a830:	9804      	ldr	r0, [sp, #16]
 800a832:	f001 f87b 	bl	800b92c <__pow5mult>
 800a836:	9005      	str	r0, [sp, #20]
 800a838:	2101      	movs	r1, #1
 800a83a:	9804      	ldr	r0, [sp, #16]
 800a83c:	f000 ffae 	bl	800b79c <__i2b>
 800a840:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a842:	0006      	movs	r6, r0
 800a844:	2b00      	cmp	r3, #0
 800a846:	dd3a      	ble.n	800a8be <_dtoa_r+0x8aa>
 800a848:	001a      	movs	r2, r3
 800a84a:	0001      	movs	r1, r0
 800a84c:	9804      	ldr	r0, [sp, #16]
 800a84e:	f001 f86d 	bl	800b92c <__pow5mult>
 800a852:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a854:	0006      	movs	r6, r0
 800a856:	2500      	movs	r5, #0
 800a858:	2b01      	cmp	r3, #1
 800a85a:	dc38      	bgt.n	800a8ce <_dtoa_r+0x8ba>
 800a85c:	2500      	movs	r5, #0
 800a85e:	9b08      	ldr	r3, [sp, #32]
 800a860:	42ab      	cmp	r3, r5
 800a862:	d130      	bne.n	800a8c6 <_dtoa_r+0x8b2>
 800a864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a866:	031b      	lsls	r3, r3, #12
 800a868:	42ab      	cmp	r3, r5
 800a86a:	d12c      	bne.n	800a8c6 <_dtoa_r+0x8b2>
 800a86c:	4b72      	ldr	r3, [pc, #456]	; (800aa38 <_dtoa_r+0xa24>)
 800a86e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a870:	4213      	tst	r3, r2
 800a872:	d028      	beq.n	800a8c6 <_dtoa_r+0x8b2>
 800a874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a876:	3501      	adds	r5, #1
 800a878:	3301      	adds	r3, #1
 800a87a:	930a      	str	r3, [sp, #40]	; 0x28
 800a87c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a87e:	3301      	adds	r3, #1
 800a880:	930c      	str	r3, [sp, #48]	; 0x30
 800a882:	e020      	b.n	800a8c6 <_dtoa_r+0x8b2>
 800a884:	2336      	movs	r3, #54	; 0x36
 800a886:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a888:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a88a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a88c:	1a9b      	subs	r3, r3, r2
 800a88e:	e795      	b.n	800a7bc <_dtoa_r+0x7a8>
 800a890:	9b07      	ldr	r3, [sp, #28]
 800a892:	1e5d      	subs	r5, r3, #1
 800a894:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a896:	42ab      	cmp	r3, r5
 800a898:	db07      	blt.n	800a8aa <_dtoa_r+0x896>
 800a89a:	1b5d      	subs	r5, r3, r5
 800a89c:	9b07      	ldr	r3, [sp, #28]
 800a89e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	da8b      	bge.n	800a7bc <_dtoa_r+0x7a8>
 800a8a4:	1ae4      	subs	r4, r4, r3
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	e788      	b.n	800a7bc <_dtoa_r+0x7a8>
 800a8aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a8ae:	1aeb      	subs	r3, r5, r3
 800a8b0:	18d3      	adds	r3, r2, r3
 800a8b2:	950d      	str	r5, [sp, #52]	; 0x34
 800a8b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a8b6:	2500      	movs	r5, #0
 800a8b8:	e7f0      	b.n	800a89c <_dtoa_r+0x888>
 800a8ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8bc:	e7b7      	b.n	800a82e <_dtoa_r+0x81a>
 800a8be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a8c0:	2500      	movs	r5, #0
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	ddca      	ble.n	800a85c <_dtoa_r+0x848>
 800a8c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8c8:	2001      	movs	r0, #1
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d008      	beq.n	800a8e0 <_dtoa_r+0x8cc>
 800a8ce:	6933      	ldr	r3, [r6, #16]
 800a8d0:	3303      	adds	r3, #3
 800a8d2:	009b      	lsls	r3, r3, #2
 800a8d4:	18f3      	adds	r3, r6, r3
 800a8d6:	6858      	ldr	r0, [r3, #4]
 800a8d8:	f000 ff18 	bl	800b70c <__hi0bits>
 800a8dc:	2320      	movs	r3, #32
 800a8de:	1a18      	subs	r0, r3, r0
 800a8e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8e2:	1818      	adds	r0, r3, r0
 800a8e4:	0002      	movs	r2, r0
 800a8e6:	231f      	movs	r3, #31
 800a8e8:	401a      	ands	r2, r3
 800a8ea:	4218      	tst	r0, r3
 800a8ec:	d047      	beq.n	800a97e <_dtoa_r+0x96a>
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	1a9b      	subs	r3, r3, r2
 800a8f2:	2b04      	cmp	r3, #4
 800a8f4:	dd3f      	ble.n	800a976 <_dtoa_r+0x962>
 800a8f6:	231c      	movs	r3, #28
 800a8f8:	1a9b      	subs	r3, r3, r2
 800a8fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8fc:	18e4      	adds	r4, r4, r3
 800a8fe:	18d2      	adds	r2, r2, r3
 800a900:	920a      	str	r2, [sp, #40]	; 0x28
 800a902:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a904:	18d3      	adds	r3, r2, r3
 800a906:	930c      	str	r3, [sp, #48]	; 0x30
 800a908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	dd05      	ble.n	800a91a <_dtoa_r+0x906>
 800a90e:	001a      	movs	r2, r3
 800a910:	9905      	ldr	r1, [sp, #20]
 800a912:	9804      	ldr	r0, [sp, #16]
 800a914:	f001 f866 	bl	800b9e4 <__lshift>
 800a918:	9005      	str	r0, [sp, #20]
 800a91a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	dd05      	ble.n	800a92c <_dtoa_r+0x918>
 800a920:	0031      	movs	r1, r6
 800a922:	001a      	movs	r2, r3
 800a924:	9804      	ldr	r0, [sp, #16]
 800a926:	f001 f85d 	bl	800b9e4 <__lshift>
 800a92a:	0006      	movs	r6, r0
 800a92c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d027      	beq.n	800a982 <_dtoa_r+0x96e>
 800a932:	0031      	movs	r1, r6
 800a934:	9805      	ldr	r0, [sp, #20]
 800a936:	f001 f8c3 	bl	800bac0 <__mcmp>
 800a93a:	2800      	cmp	r0, #0
 800a93c:	da21      	bge.n	800a982 <_dtoa_r+0x96e>
 800a93e:	9b03      	ldr	r3, [sp, #12]
 800a940:	220a      	movs	r2, #10
 800a942:	3b01      	subs	r3, #1
 800a944:	9303      	str	r3, [sp, #12]
 800a946:	9905      	ldr	r1, [sp, #20]
 800a948:	2300      	movs	r3, #0
 800a94a:	9804      	ldr	r0, [sp, #16]
 800a94c:	f000 fe4e 	bl	800b5ec <__multadd>
 800a950:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a952:	9005      	str	r0, [sp, #20]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d100      	bne.n	800a95a <_dtoa_r+0x946>
 800a958:	e15d      	b.n	800ac16 <_dtoa_r+0xc02>
 800a95a:	2300      	movs	r3, #0
 800a95c:	0039      	movs	r1, r7
 800a95e:	220a      	movs	r2, #10
 800a960:	9804      	ldr	r0, [sp, #16]
 800a962:	f000 fe43 	bl	800b5ec <__multadd>
 800a966:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a968:	0007      	movs	r7, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	dc49      	bgt.n	800aa02 <_dtoa_r+0x9ee>
 800a96e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a970:	2b02      	cmp	r3, #2
 800a972:	dc0e      	bgt.n	800a992 <_dtoa_r+0x97e>
 800a974:	e045      	b.n	800aa02 <_dtoa_r+0x9ee>
 800a976:	2b04      	cmp	r3, #4
 800a978:	d0c6      	beq.n	800a908 <_dtoa_r+0x8f4>
 800a97a:	331c      	adds	r3, #28
 800a97c:	e7bd      	b.n	800a8fa <_dtoa_r+0x8e6>
 800a97e:	0013      	movs	r3, r2
 800a980:	e7fb      	b.n	800a97a <_dtoa_r+0x966>
 800a982:	9b07      	ldr	r3, [sp, #28]
 800a984:	2b00      	cmp	r3, #0
 800a986:	dc36      	bgt.n	800a9f6 <_dtoa_r+0x9e2>
 800a988:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a98a:	2b02      	cmp	r3, #2
 800a98c:	dd33      	ble.n	800a9f6 <_dtoa_r+0x9e2>
 800a98e:	9b07      	ldr	r3, [sp, #28]
 800a990:	930b      	str	r3, [sp, #44]	; 0x2c
 800a992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a994:	2b00      	cmp	r3, #0
 800a996:	d10c      	bne.n	800a9b2 <_dtoa_r+0x99e>
 800a998:	0031      	movs	r1, r6
 800a99a:	2205      	movs	r2, #5
 800a99c:	9804      	ldr	r0, [sp, #16]
 800a99e:	f000 fe25 	bl	800b5ec <__multadd>
 800a9a2:	0006      	movs	r6, r0
 800a9a4:	0001      	movs	r1, r0
 800a9a6:	9805      	ldr	r0, [sp, #20]
 800a9a8:	f001 f88a 	bl	800bac0 <__mcmp>
 800a9ac:	2800      	cmp	r0, #0
 800a9ae:	dd00      	ble.n	800a9b2 <_dtoa_r+0x99e>
 800a9b0:	e59f      	b.n	800a4f2 <_dtoa_r+0x4de>
 800a9b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a9b4:	43db      	mvns	r3, r3
 800a9b6:	9303      	str	r3, [sp, #12]
 800a9b8:	9b06      	ldr	r3, [sp, #24]
 800a9ba:	9308      	str	r3, [sp, #32]
 800a9bc:	2500      	movs	r5, #0
 800a9be:	0031      	movs	r1, r6
 800a9c0:	9804      	ldr	r0, [sp, #16]
 800a9c2:	f000 fdef 	bl	800b5a4 <_Bfree>
 800a9c6:	2f00      	cmp	r7, #0
 800a9c8:	d100      	bne.n	800a9cc <_dtoa_r+0x9b8>
 800a9ca:	e6a3      	b.n	800a714 <_dtoa_r+0x700>
 800a9cc:	2d00      	cmp	r5, #0
 800a9ce:	d005      	beq.n	800a9dc <_dtoa_r+0x9c8>
 800a9d0:	42bd      	cmp	r5, r7
 800a9d2:	d003      	beq.n	800a9dc <_dtoa_r+0x9c8>
 800a9d4:	0029      	movs	r1, r5
 800a9d6:	9804      	ldr	r0, [sp, #16]
 800a9d8:	f000 fde4 	bl	800b5a4 <_Bfree>
 800a9dc:	0039      	movs	r1, r7
 800a9de:	9804      	ldr	r0, [sp, #16]
 800a9e0:	f000 fde0 	bl	800b5a4 <_Bfree>
 800a9e4:	e696      	b.n	800a714 <_dtoa_r+0x700>
 800a9e6:	2600      	movs	r6, #0
 800a9e8:	0037      	movs	r7, r6
 800a9ea:	e7e2      	b.n	800a9b2 <_dtoa_r+0x99e>
 800a9ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9ee:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a9f0:	9303      	str	r3, [sp, #12]
 800a9f2:	0037      	movs	r7, r6
 800a9f4:	e57d      	b.n	800a4f2 <_dtoa_r+0x4de>
 800a9f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d100      	bne.n	800a9fe <_dtoa_r+0x9ea>
 800a9fc:	e0c3      	b.n	800ab86 <_dtoa_r+0xb72>
 800a9fe:	9b07      	ldr	r3, [sp, #28]
 800aa00:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa02:	2c00      	cmp	r4, #0
 800aa04:	dd05      	ble.n	800aa12 <_dtoa_r+0x9fe>
 800aa06:	0039      	movs	r1, r7
 800aa08:	0022      	movs	r2, r4
 800aa0a:	9804      	ldr	r0, [sp, #16]
 800aa0c:	f000 ffea 	bl	800b9e4 <__lshift>
 800aa10:	0007      	movs	r7, r0
 800aa12:	0038      	movs	r0, r7
 800aa14:	2d00      	cmp	r5, #0
 800aa16:	d024      	beq.n	800aa62 <_dtoa_r+0xa4e>
 800aa18:	6879      	ldr	r1, [r7, #4]
 800aa1a:	9804      	ldr	r0, [sp, #16]
 800aa1c:	f000 fd7e 	bl	800b51c <_Balloc>
 800aa20:	1e04      	subs	r4, r0, #0
 800aa22:	d111      	bne.n	800aa48 <_dtoa_r+0xa34>
 800aa24:	0022      	movs	r2, r4
 800aa26:	4b05      	ldr	r3, [pc, #20]	; (800aa3c <_dtoa_r+0xa28>)
 800aa28:	4805      	ldr	r0, [pc, #20]	; (800aa40 <_dtoa_r+0xa2c>)
 800aa2a:	4906      	ldr	r1, [pc, #24]	; (800aa44 <_dtoa_r+0xa30>)
 800aa2c:	f7ff fb07 	bl	800a03e <_dtoa_r+0x2a>
 800aa30:	40240000 	.word	0x40240000
 800aa34:	00000433 	.word	0x00000433
 800aa38:	7ff00000 	.word	0x7ff00000
 800aa3c:	0800cb86 	.word	0x0800cb86
 800aa40:	0800cb2e 	.word	0x0800cb2e
 800aa44:	000002ef 	.word	0x000002ef
 800aa48:	0039      	movs	r1, r7
 800aa4a:	693a      	ldr	r2, [r7, #16]
 800aa4c:	310c      	adds	r1, #12
 800aa4e:	3202      	adds	r2, #2
 800aa50:	0092      	lsls	r2, r2, #2
 800aa52:	300c      	adds	r0, #12
 800aa54:	f7ff fa3a 	bl	8009ecc <memcpy>
 800aa58:	2201      	movs	r2, #1
 800aa5a:	0021      	movs	r1, r4
 800aa5c:	9804      	ldr	r0, [sp, #16]
 800aa5e:	f000 ffc1 	bl	800b9e4 <__lshift>
 800aa62:	9b06      	ldr	r3, [sp, #24]
 800aa64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa66:	9307      	str	r3, [sp, #28]
 800aa68:	3b01      	subs	r3, #1
 800aa6a:	189b      	adds	r3, r3, r2
 800aa6c:	2201      	movs	r2, #1
 800aa6e:	003d      	movs	r5, r7
 800aa70:	0007      	movs	r7, r0
 800aa72:	930e      	str	r3, [sp, #56]	; 0x38
 800aa74:	9b08      	ldr	r3, [sp, #32]
 800aa76:	4013      	ands	r3, r2
 800aa78:	930d      	str	r3, [sp, #52]	; 0x34
 800aa7a:	0031      	movs	r1, r6
 800aa7c:	9805      	ldr	r0, [sp, #20]
 800aa7e:	f7ff fa39 	bl	8009ef4 <quorem>
 800aa82:	0029      	movs	r1, r5
 800aa84:	0004      	movs	r4, r0
 800aa86:	900b      	str	r0, [sp, #44]	; 0x2c
 800aa88:	9805      	ldr	r0, [sp, #20]
 800aa8a:	f001 f819 	bl	800bac0 <__mcmp>
 800aa8e:	003a      	movs	r2, r7
 800aa90:	900c      	str	r0, [sp, #48]	; 0x30
 800aa92:	0031      	movs	r1, r6
 800aa94:	9804      	ldr	r0, [sp, #16]
 800aa96:	f001 f82f 	bl	800baf8 <__mdiff>
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	68c3      	ldr	r3, [r0, #12]
 800aa9e:	3430      	adds	r4, #48	; 0x30
 800aaa0:	9008      	str	r0, [sp, #32]
 800aaa2:	920a      	str	r2, [sp, #40]	; 0x28
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d104      	bne.n	800aab2 <_dtoa_r+0xa9e>
 800aaa8:	0001      	movs	r1, r0
 800aaaa:	9805      	ldr	r0, [sp, #20]
 800aaac:	f001 f808 	bl	800bac0 <__mcmp>
 800aab0:	900a      	str	r0, [sp, #40]	; 0x28
 800aab2:	9908      	ldr	r1, [sp, #32]
 800aab4:	9804      	ldr	r0, [sp, #16]
 800aab6:	f000 fd75 	bl	800b5a4 <_Bfree>
 800aaba:	9b07      	ldr	r3, [sp, #28]
 800aabc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aabe:	3301      	adds	r3, #1
 800aac0:	9308      	str	r3, [sp, #32]
 800aac2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aac4:	4313      	orrs	r3, r2
 800aac6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aac8:	4313      	orrs	r3, r2
 800aaca:	d109      	bne.n	800aae0 <_dtoa_r+0xacc>
 800aacc:	2c39      	cmp	r4, #57	; 0x39
 800aace:	d022      	beq.n	800ab16 <_dtoa_r+0xb02>
 800aad0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	dd01      	ble.n	800aada <_dtoa_r+0xac6>
 800aad6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800aad8:	3431      	adds	r4, #49	; 0x31
 800aada:	9b07      	ldr	r3, [sp, #28]
 800aadc:	701c      	strb	r4, [r3, #0]
 800aade:	e76e      	b.n	800a9be <_dtoa_r+0x9aa>
 800aae0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	db04      	blt.n	800aaf0 <_dtoa_r+0xadc>
 800aae6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800aae8:	4313      	orrs	r3, r2
 800aaea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aaec:	4313      	orrs	r3, r2
 800aaee:	d11e      	bne.n	800ab2e <_dtoa_r+0xb1a>
 800aaf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	ddf1      	ble.n	800aada <_dtoa_r+0xac6>
 800aaf6:	9905      	ldr	r1, [sp, #20]
 800aaf8:	2201      	movs	r2, #1
 800aafa:	9804      	ldr	r0, [sp, #16]
 800aafc:	f000 ff72 	bl	800b9e4 <__lshift>
 800ab00:	0031      	movs	r1, r6
 800ab02:	9005      	str	r0, [sp, #20]
 800ab04:	f000 ffdc 	bl	800bac0 <__mcmp>
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	dc02      	bgt.n	800ab12 <_dtoa_r+0xafe>
 800ab0c:	d1e5      	bne.n	800aada <_dtoa_r+0xac6>
 800ab0e:	07e3      	lsls	r3, r4, #31
 800ab10:	d5e3      	bpl.n	800aada <_dtoa_r+0xac6>
 800ab12:	2c39      	cmp	r4, #57	; 0x39
 800ab14:	d1df      	bne.n	800aad6 <_dtoa_r+0xac2>
 800ab16:	2339      	movs	r3, #57	; 0x39
 800ab18:	9a07      	ldr	r2, [sp, #28]
 800ab1a:	7013      	strb	r3, [r2, #0]
 800ab1c:	9b08      	ldr	r3, [sp, #32]
 800ab1e:	9308      	str	r3, [sp, #32]
 800ab20:	3b01      	subs	r3, #1
 800ab22:	781a      	ldrb	r2, [r3, #0]
 800ab24:	2a39      	cmp	r2, #57	; 0x39
 800ab26:	d063      	beq.n	800abf0 <_dtoa_r+0xbdc>
 800ab28:	3201      	adds	r2, #1
 800ab2a:	701a      	strb	r2, [r3, #0]
 800ab2c:	e747      	b.n	800a9be <_dtoa_r+0x9aa>
 800ab2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	dd03      	ble.n	800ab3c <_dtoa_r+0xb28>
 800ab34:	2c39      	cmp	r4, #57	; 0x39
 800ab36:	d0ee      	beq.n	800ab16 <_dtoa_r+0xb02>
 800ab38:	3401      	adds	r4, #1
 800ab3a:	e7ce      	b.n	800aada <_dtoa_r+0xac6>
 800ab3c:	9b07      	ldr	r3, [sp, #28]
 800ab3e:	9a07      	ldr	r2, [sp, #28]
 800ab40:	701c      	strb	r4, [r3, #0]
 800ab42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d03e      	beq.n	800abc6 <_dtoa_r+0xbb2>
 800ab48:	2300      	movs	r3, #0
 800ab4a:	220a      	movs	r2, #10
 800ab4c:	9905      	ldr	r1, [sp, #20]
 800ab4e:	9804      	ldr	r0, [sp, #16]
 800ab50:	f000 fd4c 	bl	800b5ec <__multadd>
 800ab54:	2300      	movs	r3, #0
 800ab56:	9005      	str	r0, [sp, #20]
 800ab58:	220a      	movs	r2, #10
 800ab5a:	0029      	movs	r1, r5
 800ab5c:	9804      	ldr	r0, [sp, #16]
 800ab5e:	42bd      	cmp	r5, r7
 800ab60:	d106      	bne.n	800ab70 <_dtoa_r+0xb5c>
 800ab62:	f000 fd43 	bl	800b5ec <__multadd>
 800ab66:	0005      	movs	r5, r0
 800ab68:	0007      	movs	r7, r0
 800ab6a:	9b08      	ldr	r3, [sp, #32]
 800ab6c:	9307      	str	r3, [sp, #28]
 800ab6e:	e784      	b.n	800aa7a <_dtoa_r+0xa66>
 800ab70:	f000 fd3c 	bl	800b5ec <__multadd>
 800ab74:	0039      	movs	r1, r7
 800ab76:	0005      	movs	r5, r0
 800ab78:	2300      	movs	r3, #0
 800ab7a:	220a      	movs	r2, #10
 800ab7c:	9804      	ldr	r0, [sp, #16]
 800ab7e:	f000 fd35 	bl	800b5ec <__multadd>
 800ab82:	0007      	movs	r7, r0
 800ab84:	e7f1      	b.n	800ab6a <_dtoa_r+0xb56>
 800ab86:	9b07      	ldr	r3, [sp, #28]
 800ab88:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab8a:	2500      	movs	r5, #0
 800ab8c:	0031      	movs	r1, r6
 800ab8e:	9805      	ldr	r0, [sp, #20]
 800ab90:	f7ff f9b0 	bl	8009ef4 <quorem>
 800ab94:	9b06      	ldr	r3, [sp, #24]
 800ab96:	3030      	adds	r0, #48	; 0x30
 800ab98:	5558      	strb	r0, [r3, r5]
 800ab9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab9c:	3501      	adds	r5, #1
 800ab9e:	0004      	movs	r4, r0
 800aba0:	42ab      	cmp	r3, r5
 800aba2:	dd07      	ble.n	800abb4 <_dtoa_r+0xba0>
 800aba4:	2300      	movs	r3, #0
 800aba6:	220a      	movs	r2, #10
 800aba8:	9905      	ldr	r1, [sp, #20]
 800abaa:	9804      	ldr	r0, [sp, #16]
 800abac:	f000 fd1e 	bl	800b5ec <__multadd>
 800abb0:	9005      	str	r0, [sp, #20]
 800abb2:	e7eb      	b.n	800ab8c <_dtoa_r+0xb78>
 800abb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800abb6:	2301      	movs	r3, #1
 800abb8:	2a00      	cmp	r2, #0
 800abba:	dd00      	ble.n	800abbe <_dtoa_r+0xbaa>
 800abbc:	0013      	movs	r3, r2
 800abbe:	2500      	movs	r5, #0
 800abc0:	9a06      	ldr	r2, [sp, #24]
 800abc2:	18d3      	adds	r3, r2, r3
 800abc4:	9308      	str	r3, [sp, #32]
 800abc6:	9905      	ldr	r1, [sp, #20]
 800abc8:	2201      	movs	r2, #1
 800abca:	9804      	ldr	r0, [sp, #16]
 800abcc:	f000 ff0a 	bl	800b9e4 <__lshift>
 800abd0:	0031      	movs	r1, r6
 800abd2:	9005      	str	r0, [sp, #20]
 800abd4:	f000 ff74 	bl	800bac0 <__mcmp>
 800abd8:	2800      	cmp	r0, #0
 800abda:	dc9f      	bgt.n	800ab1c <_dtoa_r+0xb08>
 800abdc:	d101      	bne.n	800abe2 <_dtoa_r+0xbce>
 800abde:	07e4      	lsls	r4, r4, #31
 800abe0:	d49c      	bmi.n	800ab1c <_dtoa_r+0xb08>
 800abe2:	9b08      	ldr	r3, [sp, #32]
 800abe4:	9308      	str	r3, [sp, #32]
 800abe6:	3b01      	subs	r3, #1
 800abe8:	781a      	ldrb	r2, [r3, #0]
 800abea:	2a30      	cmp	r2, #48	; 0x30
 800abec:	d0fa      	beq.n	800abe4 <_dtoa_r+0xbd0>
 800abee:	e6e6      	b.n	800a9be <_dtoa_r+0x9aa>
 800abf0:	9a06      	ldr	r2, [sp, #24]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d193      	bne.n	800ab1e <_dtoa_r+0xb0a>
 800abf6:	9b03      	ldr	r3, [sp, #12]
 800abf8:	3301      	adds	r3, #1
 800abfa:	9303      	str	r3, [sp, #12]
 800abfc:	2331      	movs	r3, #49	; 0x31
 800abfe:	7013      	strb	r3, [r2, #0]
 800ac00:	e6dd      	b.n	800a9be <_dtoa_r+0x9aa>
 800ac02:	4b09      	ldr	r3, [pc, #36]	; (800ac28 <_dtoa_r+0xc14>)
 800ac04:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ac06:	9306      	str	r3, [sp, #24]
 800ac08:	4b08      	ldr	r3, [pc, #32]	; (800ac2c <_dtoa_r+0xc18>)
 800ac0a:	2a00      	cmp	r2, #0
 800ac0c:	d001      	beq.n	800ac12 <_dtoa_r+0xbfe>
 800ac0e:	f7ff fa49 	bl	800a0a4 <_dtoa_r+0x90>
 800ac12:	f7ff fa49 	bl	800a0a8 <_dtoa_r+0x94>
 800ac16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	dcb6      	bgt.n	800ab8a <_dtoa_r+0xb76>
 800ac1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ac1e:	2b02      	cmp	r3, #2
 800ac20:	dd00      	ble.n	800ac24 <_dtoa_r+0xc10>
 800ac22:	e6b6      	b.n	800a992 <_dtoa_r+0x97e>
 800ac24:	e7b1      	b.n	800ab8a <_dtoa_r+0xb76>
 800ac26:	46c0      	nop			; (mov r8, r8)
 800ac28:	0800cb0a 	.word	0x0800cb0a
 800ac2c:	0800cb12 	.word	0x0800cb12

0800ac30 <_free_r>:
 800ac30:	b570      	push	{r4, r5, r6, lr}
 800ac32:	0005      	movs	r5, r0
 800ac34:	2900      	cmp	r1, #0
 800ac36:	d010      	beq.n	800ac5a <_free_r+0x2a>
 800ac38:	1f0c      	subs	r4, r1, #4
 800ac3a:	6823      	ldr	r3, [r4, #0]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	da00      	bge.n	800ac42 <_free_r+0x12>
 800ac40:	18e4      	adds	r4, r4, r3
 800ac42:	0028      	movs	r0, r5
 800ac44:	f000 fc5a 	bl	800b4fc <__malloc_lock>
 800ac48:	4a1d      	ldr	r2, [pc, #116]	; (800acc0 <_free_r+0x90>)
 800ac4a:	6813      	ldr	r3, [r2, #0]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d105      	bne.n	800ac5c <_free_r+0x2c>
 800ac50:	6063      	str	r3, [r4, #4]
 800ac52:	6014      	str	r4, [r2, #0]
 800ac54:	0028      	movs	r0, r5
 800ac56:	f000 fc59 	bl	800b50c <__malloc_unlock>
 800ac5a:	bd70      	pop	{r4, r5, r6, pc}
 800ac5c:	42a3      	cmp	r3, r4
 800ac5e:	d908      	bls.n	800ac72 <_free_r+0x42>
 800ac60:	6820      	ldr	r0, [r4, #0]
 800ac62:	1821      	adds	r1, r4, r0
 800ac64:	428b      	cmp	r3, r1
 800ac66:	d1f3      	bne.n	800ac50 <_free_r+0x20>
 800ac68:	6819      	ldr	r1, [r3, #0]
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	1809      	adds	r1, r1, r0
 800ac6e:	6021      	str	r1, [r4, #0]
 800ac70:	e7ee      	b.n	800ac50 <_free_r+0x20>
 800ac72:	001a      	movs	r2, r3
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d001      	beq.n	800ac7e <_free_r+0x4e>
 800ac7a:	42a3      	cmp	r3, r4
 800ac7c:	d9f9      	bls.n	800ac72 <_free_r+0x42>
 800ac7e:	6811      	ldr	r1, [r2, #0]
 800ac80:	1850      	adds	r0, r2, r1
 800ac82:	42a0      	cmp	r0, r4
 800ac84:	d10b      	bne.n	800ac9e <_free_r+0x6e>
 800ac86:	6820      	ldr	r0, [r4, #0]
 800ac88:	1809      	adds	r1, r1, r0
 800ac8a:	1850      	adds	r0, r2, r1
 800ac8c:	6011      	str	r1, [r2, #0]
 800ac8e:	4283      	cmp	r3, r0
 800ac90:	d1e0      	bne.n	800ac54 <_free_r+0x24>
 800ac92:	6818      	ldr	r0, [r3, #0]
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	1841      	adds	r1, r0, r1
 800ac98:	6011      	str	r1, [r2, #0]
 800ac9a:	6053      	str	r3, [r2, #4]
 800ac9c:	e7da      	b.n	800ac54 <_free_r+0x24>
 800ac9e:	42a0      	cmp	r0, r4
 800aca0:	d902      	bls.n	800aca8 <_free_r+0x78>
 800aca2:	230c      	movs	r3, #12
 800aca4:	602b      	str	r3, [r5, #0]
 800aca6:	e7d5      	b.n	800ac54 <_free_r+0x24>
 800aca8:	6820      	ldr	r0, [r4, #0]
 800acaa:	1821      	adds	r1, r4, r0
 800acac:	428b      	cmp	r3, r1
 800acae:	d103      	bne.n	800acb8 <_free_r+0x88>
 800acb0:	6819      	ldr	r1, [r3, #0]
 800acb2:	685b      	ldr	r3, [r3, #4]
 800acb4:	1809      	adds	r1, r1, r0
 800acb6:	6021      	str	r1, [r4, #0]
 800acb8:	6063      	str	r3, [r4, #4]
 800acba:	6054      	str	r4, [r2, #4]
 800acbc:	e7ca      	b.n	800ac54 <_free_r+0x24>
 800acbe:	46c0      	nop			; (mov r8, r8)
 800acc0:	20000694 	.word	0x20000694

0800acc4 <rshift>:
 800acc4:	0002      	movs	r2, r0
 800acc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acc8:	6904      	ldr	r4, [r0, #16]
 800acca:	114b      	asrs	r3, r1, #5
 800accc:	b085      	sub	sp, #20
 800acce:	3214      	adds	r2, #20
 800acd0:	9302      	str	r3, [sp, #8]
 800acd2:	114d      	asrs	r5, r1, #5
 800acd4:	0013      	movs	r3, r2
 800acd6:	42ac      	cmp	r4, r5
 800acd8:	dd32      	ble.n	800ad40 <rshift+0x7c>
 800acda:	261f      	movs	r6, #31
 800acdc:	000f      	movs	r7, r1
 800acde:	114b      	asrs	r3, r1, #5
 800ace0:	009b      	lsls	r3, r3, #2
 800ace2:	00a5      	lsls	r5, r4, #2
 800ace4:	18d3      	adds	r3, r2, r3
 800ace6:	4037      	ands	r7, r6
 800ace8:	1955      	adds	r5, r2, r5
 800acea:	9300      	str	r3, [sp, #0]
 800acec:	9701      	str	r7, [sp, #4]
 800acee:	4231      	tst	r1, r6
 800acf0:	d10d      	bne.n	800ad0e <rshift+0x4a>
 800acf2:	0016      	movs	r6, r2
 800acf4:	0019      	movs	r1, r3
 800acf6:	428d      	cmp	r5, r1
 800acf8:	d836      	bhi.n	800ad68 <rshift+0xa4>
 800acfa:	9900      	ldr	r1, [sp, #0]
 800acfc:	2300      	movs	r3, #0
 800acfe:	3903      	subs	r1, #3
 800ad00:	428d      	cmp	r5, r1
 800ad02:	d302      	bcc.n	800ad0a <rshift+0x46>
 800ad04:	9b02      	ldr	r3, [sp, #8]
 800ad06:	1ae4      	subs	r4, r4, r3
 800ad08:	00a3      	lsls	r3, r4, #2
 800ad0a:	18d3      	adds	r3, r2, r3
 800ad0c:	e018      	b.n	800ad40 <rshift+0x7c>
 800ad0e:	2120      	movs	r1, #32
 800ad10:	9e01      	ldr	r6, [sp, #4]
 800ad12:	9f01      	ldr	r7, [sp, #4]
 800ad14:	1b89      	subs	r1, r1, r6
 800ad16:	9e00      	ldr	r6, [sp, #0]
 800ad18:	9103      	str	r1, [sp, #12]
 800ad1a:	ce02      	ldmia	r6!, {r1}
 800ad1c:	4694      	mov	ip, r2
 800ad1e:	40f9      	lsrs	r1, r7
 800ad20:	42b5      	cmp	r5, r6
 800ad22:	d816      	bhi.n	800ad52 <rshift+0x8e>
 800ad24:	9e00      	ldr	r6, [sp, #0]
 800ad26:	2300      	movs	r3, #0
 800ad28:	3601      	adds	r6, #1
 800ad2a:	42b5      	cmp	r5, r6
 800ad2c:	d303      	bcc.n	800ad36 <rshift+0x72>
 800ad2e:	9b02      	ldr	r3, [sp, #8]
 800ad30:	1ae3      	subs	r3, r4, r3
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	3b04      	subs	r3, #4
 800ad36:	18d3      	adds	r3, r2, r3
 800ad38:	6019      	str	r1, [r3, #0]
 800ad3a:	2900      	cmp	r1, #0
 800ad3c:	d000      	beq.n	800ad40 <rshift+0x7c>
 800ad3e:	3304      	adds	r3, #4
 800ad40:	1a99      	subs	r1, r3, r2
 800ad42:	1089      	asrs	r1, r1, #2
 800ad44:	6101      	str	r1, [r0, #16]
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d101      	bne.n	800ad4e <rshift+0x8a>
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	6143      	str	r3, [r0, #20]
 800ad4e:	b005      	add	sp, #20
 800ad50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad52:	6837      	ldr	r7, [r6, #0]
 800ad54:	9b03      	ldr	r3, [sp, #12]
 800ad56:	409f      	lsls	r7, r3
 800ad58:	430f      	orrs	r7, r1
 800ad5a:	4661      	mov	r1, ip
 800ad5c:	c180      	stmia	r1!, {r7}
 800ad5e:	468c      	mov	ip, r1
 800ad60:	9b01      	ldr	r3, [sp, #4]
 800ad62:	ce02      	ldmia	r6!, {r1}
 800ad64:	40d9      	lsrs	r1, r3
 800ad66:	e7db      	b.n	800ad20 <rshift+0x5c>
 800ad68:	c980      	ldmia	r1!, {r7}
 800ad6a:	c680      	stmia	r6!, {r7}
 800ad6c:	e7c3      	b.n	800acf6 <rshift+0x32>

0800ad6e <__hexdig_fun>:
 800ad6e:	0002      	movs	r2, r0
 800ad70:	3a30      	subs	r2, #48	; 0x30
 800ad72:	0003      	movs	r3, r0
 800ad74:	2a09      	cmp	r2, #9
 800ad76:	d802      	bhi.n	800ad7e <__hexdig_fun+0x10>
 800ad78:	3b20      	subs	r3, #32
 800ad7a:	b2d8      	uxtb	r0, r3
 800ad7c:	4770      	bx	lr
 800ad7e:	0002      	movs	r2, r0
 800ad80:	3a61      	subs	r2, #97	; 0x61
 800ad82:	2a05      	cmp	r2, #5
 800ad84:	d801      	bhi.n	800ad8a <__hexdig_fun+0x1c>
 800ad86:	3b47      	subs	r3, #71	; 0x47
 800ad88:	e7f7      	b.n	800ad7a <__hexdig_fun+0xc>
 800ad8a:	001a      	movs	r2, r3
 800ad8c:	3a41      	subs	r2, #65	; 0x41
 800ad8e:	2000      	movs	r0, #0
 800ad90:	2a05      	cmp	r2, #5
 800ad92:	d8f3      	bhi.n	800ad7c <__hexdig_fun+0xe>
 800ad94:	3b27      	subs	r3, #39	; 0x27
 800ad96:	e7f0      	b.n	800ad7a <__hexdig_fun+0xc>

0800ad98 <__gethex>:
 800ad98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad9a:	b089      	sub	sp, #36	; 0x24
 800ad9c:	9307      	str	r3, [sp, #28]
 800ad9e:	2302      	movs	r3, #2
 800ada0:	9201      	str	r2, [sp, #4]
 800ada2:	680a      	ldr	r2, [r1, #0]
 800ada4:	425b      	negs	r3, r3
 800ada6:	9003      	str	r0, [sp, #12]
 800ada8:	9106      	str	r1, [sp, #24]
 800adaa:	1c96      	adds	r6, r2, #2
 800adac:	1a9b      	subs	r3, r3, r2
 800adae:	199a      	adds	r2, r3, r6
 800adb0:	9600      	str	r6, [sp, #0]
 800adb2:	9205      	str	r2, [sp, #20]
 800adb4:	9a00      	ldr	r2, [sp, #0]
 800adb6:	3601      	adds	r6, #1
 800adb8:	7810      	ldrb	r0, [r2, #0]
 800adba:	2830      	cmp	r0, #48	; 0x30
 800adbc:	d0f7      	beq.n	800adae <__gethex+0x16>
 800adbe:	f7ff ffd6 	bl	800ad6e <__hexdig_fun>
 800adc2:	2300      	movs	r3, #0
 800adc4:	001d      	movs	r5, r3
 800adc6:	9302      	str	r3, [sp, #8]
 800adc8:	4298      	cmp	r0, r3
 800adca:	d11d      	bne.n	800ae08 <__gethex+0x70>
 800adcc:	2201      	movs	r2, #1
 800adce:	49a6      	ldr	r1, [pc, #664]	; (800b068 <__gethex+0x2d0>)
 800add0:	9800      	ldr	r0, [sp, #0]
 800add2:	f7fe ffdf 	bl	8009d94 <strncmp>
 800add6:	0007      	movs	r7, r0
 800add8:	42a8      	cmp	r0, r5
 800adda:	d169      	bne.n	800aeb0 <__gethex+0x118>
 800addc:	9b00      	ldr	r3, [sp, #0]
 800adde:	0034      	movs	r4, r6
 800ade0:	7858      	ldrb	r0, [r3, #1]
 800ade2:	f7ff ffc4 	bl	800ad6e <__hexdig_fun>
 800ade6:	2301      	movs	r3, #1
 800ade8:	9302      	str	r3, [sp, #8]
 800adea:	42a8      	cmp	r0, r5
 800adec:	d02f      	beq.n	800ae4e <__gethex+0xb6>
 800adee:	9600      	str	r6, [sp, #0]
 800adf0:	9b00      	ldr	r3, [sp, #0]
 800adf2:	7818      	ldrb	r0, [r3, #0]
 800adf4:	2830      	cmp	r0, #48	; 0x30
 800adf6:	d009      	beq.n	800ae0c <__gethex+0x74>
 800adf8:	f7ff ffb9 	bl	800ad6e <__hexdig_fun>
 800adfc:	4242      	negs	r2, r0
 800adfe:	4142      	adcs	r2, r0
 800ae00:	2301      	movs	r3, #1
 800ae02:	0035      	movs	r5, r6
 800ae04:	9202      	str	r2, [sp, #8]
 800ae06:	9305      	str	r3, [sp, #20]
 800ae08:	9c00      	ldr	r4, [sp, #0]
 800ae0a:	e004      	b.n	800ae16 <__gethex+0x7e>
 800ae0c:	9b00      	ldr	r3, [sp, #0]
 800ae0e:	3301      	adds	r3, #1
 800ae10:	9300      	str	r3, [sp, #0]
 800ae12:	e7ed      	b.n	800adf0 <__gethex+0x58>
 800ae14:	3401      	adds	r4, #1
 800ae16:	7820      	ldrb	r0, [r4, #0]
 800ae18:	f7ff ffa9 	bl	800ad6e <__hexdig_fun>
 800ae1c:	1e07      	subs	r7, r0, #0
 800ae1e:	d1f9      	bne.n	800ae14 <__gethex+0x7c>
 800ae20:	2201      	movs	r2, #1
 800ae22:	0020      	movs	r0, r4
 800ae24:	4990      	ldr	r1, [pc, #576]	; (800b068 <__gethex+0x2d0>)
 800ae26:	f7fe ffb5 	bl	8009d94 <strncmp>
 800ae2a:	2800      	cmp	r0, #0
 800ae2c:	d10d      	bne.n	800ae4a <__gethex+0xb2>
 800ae2e:	2d00      	cmp	r5, #0
 800ae30:	d106      	bne.n	800ae40 <__gethex+0xa8>
 800ae32:	3401      	adds	r4, #1
 800ae34:	0025      	movs	r5, r4
 800ae36:	7820      	ldrb	r0, [r4, #0]
 800ae38:	f7ff ff99 	bl	800ad6e <__hexdig_fun>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	d102      	bne.n	800ae46 <__gethex+0xae>
 800ae40:	1b2d      	subs	r5, r5, r4
 800ae42:	00af      	lsls	r7, r5, #2
 800ae44:	e003      	b.n	800ae4e <__gethex+0xb6>
 800ae46:	3401      	adds	r4, #1
 800ae48:	e7f5      	b.n	800ae36 <__gethex+0x9e>
 800ae4a:	2d00      	cmp	r5, #0
 800ae4c:	d1f8      	bne.n	800ae40 <__gethex+0xa8>
 800ae4e:	2220      	movs	r2, #32
 800ae50:	7823      	ldrb	r3, [r4, #0]
 800ae52:	0026      	movs	r6, r4
 800ae54:	4393      	bics	r3, r2
 800ae56:	2b50      	cmp	r3, #80	; 0x50
 800ae58:	d11d      	bne.n	800ae96 <__gethex+0xfe>
 800ae5a:	7863      	ldrb	r3, [r4, #1]
 800ae5c:	2b2b      	cmp	r3, #43	; 0x2b
 800ae5e:	d02c      	beq.n	800aeba <__gethex+0x122>
 800ae60:	2b2d      	cmp	r3, #45	; 0x2d
 800ae62:	d02e      	beq.n	800aec2 <__gethex+0x12a>
 800ae64:	2300      	movs	r3, #0
 800ae66:	1c66      	adds	r6, r4, #1
 800ae68:	9304      	str	r3, [sp, #16]
 800ae6a:	7830      	ldrb	r0, [r6, #0]
 800ae6c:	f7ff ff7f 	bl	800ad6e <__hexdig_fun>
 800ae70:	1e43      	subs	r3, r0, #1
 800ae72:	b2db      	uxtb	r3, r3
 800ae74:	2b18      	cmp	r3, #24
 800ae76:	d82b      	bhi.n	800aed0 <__gethex+0x138>
 800ae78:	3810      	subs	r0, #16
 800ae7a:	0005      	movs	r5, r0
 800ae7c:	7870      	ldrb	r0, [r6, #1]
 800ae7e:	f7ff ff76 	bl	800ad6e <__hexdig_fun>
 800ae82:	1e43      	subs	r3, r0, #1
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	3601      	adds	r6, #1
 800ae88:	2b18      	cmp	r3, #24
 800ae8a:	d91c      	bls.n	800aec6 <__gethex+0x12e>
 800ae8c:	9b04      	ldr	r3, [sp, #16]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d000      	beq.n	800ae94 <__gethex+0xfc>
 800ae92:	426d      	negs	r5, r5
 800ae94:	197f      	adds	r7, r7, r5
 800ae96:	9b06      	ldr	r3, [sp, #24]
 800ae98:	601e      	str	r6, [r3, #0]
 800ae9a:	9b02      	ldr	r3, [sp, #8]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d019      	beq.n	800aed4 <__gethex+0x13c>
 800aea0:	2600      	movs	r6, #0
 800aea2:	9b05      	ldr	r3, [sp, #20]
 800aea4:	42b3      	cmp	r3, r6
 800aea6:	d100      	bne.n	800aeaa <__gethex+0x112>
 800aea8:	3606      	adds	r6, #6
 800aeaa:	0030      	movs	r0, r6
 800aeac:	b009      	add	sp, #36	; 0x24
 800aeae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	2700      	movs	r7, #0
 800aeb4:	9c00      	ldr	r4, [sp, #0]
 800aeb6:	9302      	str	r3, [sp, #8]
 800aeb8:	e7c9      	b.n	800ae4e <__gethex+0xb6>
 800aeba:	2300      	movs	r3, #0
 800aebc:	9304      	str	r3, [sp, #16]
 800aebe:	1ca6      	adds	r6, r4, #2
 800aec0:	e7d3      	b.n	800ae6a <__gethex+0xd2>
 800aec2:	2301      	movs	r3, #1
 800aec4:	e7fa      	b.n	800aebc <__gethex+0x124>
 800aec6:	230a      	movs	r3, #10
 800aec8:	435d      	muls	r5, r3
 800aeca:	182d      	adds	r5, r5, r0
 800aecc:	3d10      	subs	r5, #16
 800aece:	e7d5      	b.n	800ae7c <__gethex+0xe4>
 800aed0:	0026      	movs	r6, r4
 800aed2:	e7e0      	b.n	800ae96 <__gethex+0xfe>
 800aed4:	9b00      	ldr	r3, [sp, #0]
 800aed6:	9902      	ldr	r1, [sp, #8]
 800aed8:	1ae3      	subs	r3, r4, r3
 800aeda:	3b01      	subs	r3, #1
 800aedc:	2b07      	cmp	r3, #7
 800aede:	dc0a      	bgt.n	800aef6 <__gethex+0x15e>
 800aee0:	9803      	ldr	r0, [sp, #12]
 800aee2:	f000 fb1b 	bl	800b51c <_Balloc>
 800aee6:	1e05      	subs	r5, r0, #0
 800aee8:	d108      	bne.n	800aefc <__gethex+0x164>
 800aeea:	002a      	movs	r2, r5
 800aeec:	21e4      	movs	r1, #228	; 0xe4
 800aeee:	4b5f      	ldr	r3, [pc, #380]	; (800b06c <__gethex+0x2d4>)
 800aef0:	485f      	ldr	r0, [pc, #380]	; (800b070 <__gethex+0x2d8>)
 800aef2:	f001 fbe7 	bl	800c6c4 <__assert_func>
 800aef6:	3101      	adds	r1, #1
 800aef8:	105b      	asrs	r3, r3, #1
 800aefa:	e7ef      	b.n	800aedc <__gethex+0x144>
 800aefc:	0003      	movs	r3, r0
 800aefe:	3314      	adds	r3, #20
 800af00:	9302      	str	r3, [sp, #8]
 800af02:	9305      	str	r3, [sp, #20]
 800af04:	2300      	movs	r3, #0
 800af06:	001e      	movs	r6, r3
 800af08:	9304      	str	r3, [sp, #16]
 800af0a:	9b00      	ldr	r3, [sp, #0]
 800af0c:	42a3      	cmp	r3, r4
 800af0e:	d33f      	bcc.n	800af90 <__gethex+0x1f8>
 800af10:	9c05      	ldr	r4, [sp, #20]
 800af12:	9b02      	ldr	r3, [sp, #8]
 800af14:	c440      	stmia	r4!, {r6}
 800af16:	1ae4      	subs	r4, r4, r3
 800af18:	10a4      	asrs	r4, r4, #2
 800af1a:	0030      	movs	r0, r6
 800af1c:	612c      	str	r4, [r5, #16]
 800af1e:	f000 fbf5 	bl	800b70c <__hi0bits>
 800af22:	9b01      	ldr	r3, [sp, #4]
 800af24:	0164      	lsls	r4, r4, #5
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	1a26      	subs	r6, r4, r0
 800af2a:	9300      	str	r3, [sp, #0]
 800af2c:	429e      	cmp	r6, r3
 800af2e:	dd51      	ble.n	800afd4 <__gethex+0x23c>
 800af30:	1af6      	subs	r6, r6, r3
 800af32:	0031      	movs	r1, r6
 800af34:	0028      	movs	r0, r5
 800af36:	f000 ff89 	bl	800be4c <__any_on>
 800af3a:	1e04      	subs	r4, r0, #0
 800af3c:	d016      	beq.n	800af6c <__gethex+0x1d4>
 800af3e:	2401      	movs	r4, #1
 800af40:	231f      	movs	r3, #31
 800af42:	0020      	movs	r0, r4
 800af44:	1e72      	subs	r2, r6, #1
 800af46:	4013      	ands	r3, r2
 800af48:	4098      	lsls	r0, r3
 800af4a:	0003      	movs	r3, r0
 800af4c:	1151      	asrs	r1, r2, #5
 800af4e:	9802      	ldr	r0, [sp, #8]
 800af50:	0089      	lsls	r1, r1, #2
 800af52:	5809      	ldr	r1, [r1, r0]
 800af54:	4219      	tst	r1, r3
 800af56:	d009      	beq.n	800af6c <__gethex+0x1d4>
 800af58:	42a2      	cmp	r2, r4
 800af5a:	dd06      	ble.n	800af6a <__gethex+0x1d2>
 800af5c:	0028      	movs	r0, r5
 800af5e:	1eb1      	subs	r1, r6, #2
 800af60:	f000 ff74 	bl	800be4c <__any_on>
 800af64:	3402      	adds	r4, #2
 800af66:	2800      	cmp	r0, #0
 800af68:	d100      	bne.n	800af6c <__gethex+0x1d4>
 800af6a:	2402      	movs	r4, #2
 800af6c:	0031      	movs	r1, r6
 800af6e:	0028      	movs	r0, r5
 800af70:	f7ff fea8 	bl	800acc4 <rshift>
 800af74:	19bf      	adds	r7, r7, r6
 800af76:	9b01      	ldr	r3, [sp, #4]
 800af78:	689b      	ldr	r3, [r3, #8]
 800af7a:	42bb      	cmp	r3, r7
 800af7c:	da3a      	bge.n	800aff4 <__gethex+0x25c>
 800af7e:	0029      	movs	r1, r5
 800af80:	9803      	ldr	r0, [sp, #12]
 800af82:	f000 fb0f 	bl	800b5a4 <_Bfree>
 800af86:	2300      	movs	r3, #0
 800af88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af8a:	26a3      	movs	r6, #163	; 0xa3
 800af8c:	6013      	str	r3, [r2, #0]
 800af8e:	e78c      	b.n	800aeaa <__gethex+0x112>
 800af90:	3c01      	subs	r4, #1
 800af92:	7823      	ldrb	r3, [r4, #0]
 800af94:	2b2e      	cmp	r3, #46	; 0x2e
 800af96:	d012      	beq.n	800afbe <__gethex+0x226>
 800af98:	9b04      	ldr	r3, [sp, #16]
 800af9a:	2b20      	cmp	r3, #32
 800af9c:	d104      	bne.n	800afa8 <__gethex+0x210>
 800af9e:	9b05      	ldr	r3, [sp, #20]
 800afa0:	c340      	stmia	r3!, {r6}
 800afa2:	2600      	movs	r6, #0
 800afa4:	9305      	str	r3, [sp, #20]
 800afa6:	9604      	str	r6, [sp, #16]
 800afa8:	7820      	ldrb	r0, [r4, #0]
 800afaa:	f7ff fee0 	bl	800ad6e <__hexdig_fun>
 800afae:	230f      	movs	r3, #15
 800afb0:	4018      	ands	r0, r3
 800afb2:	9b04      	ldr	r3, [sp, #16]
 800afb4:	4098      	lsls	r0, r3
 800afb6:	3304      	adds	r3, #4
 800afb8:	4306      	orrs	r6, r0
 800afba:	9304      	str	r3, [sp, #16]
 800afbc:	e7a5      	b.n	800af0a <__gethex+0x172>
 800afbe:	9b00      	ldr	r3, [sp, #0]
 800afc0:	42a3      	cmp	r3, r4
 800afc2:	d8e9      	bhi.n	800af98 <__gethex+0x200>
 800afc4:	2201      	movs	r2, #1
 800afc6:	0020      	movs	r0, r4
 800afc8:	4927      	ldr	r1, [pc, #156]	; (800b068 <__gethex+0x2d0>)
 800afca:	f7fe fee3 	bl	8009d94 <strncmp>
 800afce:	2800      	cmp	r0, #0
 800afd0:	d1e2      	bne.n	800af98 <__gethex+0x200>
 800afd2:	e79a      	b.n	800af0a <__gethex+0x172>
 800afd4:	9b00      	ldr	r3, [sp, #0]
 800afd6:	2400      	movs	r4, #0
 800afd8:	429e      	cmp	r6, r3
 800afda:	dacc      	bge.n	800af76 <__gethex+0x1de>
 800afdc:	1b9e      	subs	r6, r3, r6
 800afde:	0029      	movs	r1, r5
 800afe0:	0032      	movs	r2, r6
 800afe2:	9803      	ldr	r0, [sp, #12]
 800afe4:	f000 fcfe 	bl	800b9e4 <__lshift>
 800afe8:	0003      	movs	r3, r0
 800afea:	3314      	adds	r3, #20
 800afec:	0005      	movs	r5, r0
 800afee:	1bbf      	subs	r7, r7, r6
 800aff0:	9302      	str	r3, [sp, #8]
 800aff2:	e7c0      	b.n	800af76 <__gethex+0x1de>
 800aff4:	9b01      	ldr	r3, [sp, #4]
 800aff6:	685e      	ldr	r6, [r3, #4]
 800aff8:	42be      	cmp	r6, r7
 800affa:	dd70      	ble.n	800b0de <__gethex+0x346>
 800affc:	9b00      	ldr	r3, [sp, #0]
 800affe:	1bf6      	subs	r6, r6, r7
 800b000:	42b3      	cmp	r3, r6
 800b002:	dc37      	bgt.n	800b074 <__gethex+0x2dc>
 800b004:	9b01      	ldr	r3, [sp, #4]
 800b006:	68db      	ldr	r3, [r3, #12]
 800b008:	2b02      	cmp	r3, #2
 800b00a:	d024      	beq.n	800b056 <__gethex+0x2be>
 800b00c:	2b03      	cmp	r3, #3
 800b00e:	d026      	beq.n	800b05e <__gethex+0x2c6>
 800b010:	2b01      	cmp	r3, #1
 800b012:	d117      	bne.n	800b044 <__gethex+0x2ac>
 800b014:	9b00      	ldr	r3, [sp, #0]
 800b016:	42b3      	cmp	r3, r6
 800b018:	d114      	bne.n	800b044 <__gethex+0x2ac>
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d10b      	bne.n	800b036 <__gethex+0x29e>
 800b01e:	9b01      	ldr	r3, [sp, #4]
 800b020:	9a07      	ldr	r2, [sp, #28]
 800b022:	685b      	ldr	r3, [r3, #4]
 800b024:	2662      	movs	r6, #98	; 0x62
 800b026:	6013      	str	r3, [r2, #0]
 800b028:	2301      	movs	r3, #1
 800b02a:	9a02      	ldr	r2, [sp, #8]
 800b02c:	612b      	str	r3, [r5, #16]
 800b02e:	6013      	str	r3, [r2, #0]
 800b030:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b032:	601d      	str	r5, [r3, #0]
 800b034:	e739      	b.n	800aeaa <__gethex+0x112>
 800b036:	9900      	ldr	r1, [sp, #0]
 800b038:	0028      	movs	r0, r5
 800b03a:	3901      	subs	r1, #1
 800b03c:	f000 ff06 	bl	800be4c <__any_on>
 800b040:	2800      	cmp	r0, #0
 800b042:	d1ec      	bne.n	800b01e <__gethex+0x286>
 800b044:	0029      	movs	r1, r5
 800b046:	9803      	ldr	r0, [sp, #12]
 800b048:	f000 faac 	bl	800b5a4 <_Bfree>
 800b04c:	2300      	movs	r3, #0
 800b04e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b050:	2650      	movs	r6, #80	; 0x50
 800b052:	6013      	str	r3, [r2, #0]
 800b054:	e729      	b.n	800aeaa <__gethex+0x112>
 800b056:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d1f3      	bne.n	800b044 <__gethex+0x2ac>
 800b05c:	e7df      	b.n	800b01e <__gethex+0x286>
 800b05e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b060:	2b00      	cmp	r3, #0
 800b062:	d1dc      	bne.n	800b01e <__gethex+0x286>
 800b064:	e7ee      	b.n	800b044 <__gethex+0x2ac>
 800b066:	46c0      	nop			; (mov r8, r8)
 800b068:	0800c974 	.word	0x0800c974
 800b06c:	0800cb86 	.word	0x0800cb86
 800b070:	0800cb97 	.word	0x0800cb97
 800b074:	1e77      	subs	r7, r6, #1
 800b076:	2c00      	cmp	r4, #0
 800b078:	d12f      	bne.n	800b0da <__gethex+0x342>
 800b07a:	2f00      	cmp	r7, #0
 800b07c:	d004      	beq.n	800b088 <__gethex+0x2f0>
 800b07e:	0039      	movs	r1, r7
 800b080:	0028      	movs	r0, r5
 800b082:	f000 fee3 	bl	800be4c <__any_on>
 800b086:	0004      	movs	r4, r0
 800b088:	231f      	movs	r3, #31
 800b08a:	117a      	asrs	r2, r7, #5
 800b08c:	401f      	ands	r7, r3
 800b08e:	3b1e      	subs	r3, #30
 800b090:	40bb      	lsls	r3, r7
 800b092:	9902      	ldr	r1, [sp, #8]
 800b094:	0092      	lsls	r2, r2, #2
 800b096:	5852      	ldr	r2, [r2, r1]
 800b098:	421a      	tst	r2, r3
 800b09a:	d001      	beq.n	800b0a0 <__gethex+0x308>
 800b09c:	2302      	movs	r3, #2
 800b09e:	431c      	orrs	r4, r3
 800b0a0:	9b00      	ldr	r3, [sp, #0]
 800b0a2:	0031      	movs	r1, r6
 800b0a4:	1b9b      	subs	r3, r3, r6
 800b0a6:	2602      	movs	r6, #2
 800b0a8:	0028      	movs	r0, r5
 800b0aa:	9300      	str	r3, [sp, #0]
 800b0ac:	f7ff fe0a 	bl	800acc4 <rshift>
 800b0b0:	9b01      	ldr	r3, [sp, #4]
 800b0b2:	685f      	ldr	r7, [r3, #4]
 800b0b4:	2c00      	cmp	r4, #0
 800b0b6:	d041      	beq.n	800b13c <__gethex+0x3a4>
 800b0b8:	9b01      	ldr	r3, [sp, #4]
 800b0ba:	68db      	ldr	r3, [r3, #12]
 800b0bc:	2b02      	cmp	r3, #2
 800b0be:	d010      	beq.n	800b0e2 <__gethex+0x34a>
 800b0c0:	2b03      	cmp	r3, #3
 800b0c2:	d012      	beq.n	800b0ea <__gethex+0x352>
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d106      	bne.n	800b0d6 <__gethex+0x33e>
 800b0c8:	07a2      	lsls	r2, r4, #30
 800b0ca:	d504      	bpl.n	800b0d6 <__gethex+0x33e>
 800b0cc:	9a02      	ldr	r2, [sp, #8]
 800b0ce:	6812      	ldr	r2, [r2, #0]
 800b0d0:	4314      	orrs	r4, r2
 800b0d2:	421c      	tst	r4, r3
 800b0d4:	d10c      	bne.n	800b0f0 <__gethex+0x358>
 800b0d6:	2310      	movs	r3, #16
 800b0d8:	e02f      	b.n	800b13a <__gethex+0x3a2>
 800b0da:	2401      	movs	r4, #1
 800b0dc:	e7d4      	b.n	800b088 <__gethex+0x2f0>
 800b0de:	2601      	movs	r6, #1
 800b0e0:	e7e8      	b.n	800b0b4 <__gethex+0x31c>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b0e6:	1a9b      	subs	r3, r3, r2
 800b0e8:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d0f2      	beq.n	800b0d6 <__gethex+0x33e>
 800b0f0:	692b      	ldr	r3, [r5, #16]
 800b0f2:	2000      	movs	r0, #0
 800b0f4:	9302      	str	r3, [sp, #8]
 800b0f6:	009b      	lsls	r3, r3, #2
 800b0f8:	9304      	str	r3, [sp, #16]
 800b0fa:	002b      	movs	r3, r5
 800b0fc:	9a04      	ldr	r2, [sp, #16]
 800b0fe:	3314      	adds	r3, #20
 800b100:	1899      	adds	r1, r3, r2
 800b102:	681a      	ldr	r2, [r3, #0]
 800b104:	1c54      	adds	r4, r2, #1
 800b106:	d01e      	beq.n	800b146 <__gethex+0x3ae>
 800b108:	3201      	adds	r2, #1
 800b10a:	601a      	str	r2, [r3, #0]
 800b10c:	002b      	movs	r3, r5
 800b10e:	3314      	adds	r3, #20
 800b110:	2e02      	cmp	r6, #2
 800b112:	d141      	bne.n	800b198 <__gethex+0x400>
 800b114:	9a01      	ldr	r2, [sp, #4]
 800b116:	9900      	ldr	r1, [sp, #0]
 800b118:	6812      	ldr	r2, [r2, #0]
 800b11a:	3a01      	subs	r2, #1
 800b11c:	428a      	cmp	r2, r1
 800b11e:	d10b      	bne.n	800b138 <__gethex+0x3a0>
 800b120:	221f      	movs	r2, #31
 800b122:	9800      	ldr	r0, [sp, #0]
 800b124:	1149      	asrs	r1, r1, #5
 800b126:	4002      	ands	r2, r0
 800b128:	2001      	movs	r0, #1
 800b12a:	0004      	movs	r4, r0
 800b12c:	4094      	lsls	r4, r2
 800b12e:	0089      	lsls	r1, r1, #2
 800b130:	58cb      	ldr	r3, [r1, r3]
 800b132:	4223      	tst	r3, r4
 800b134:	d000      	beq.n	800b138 <__gethex+0x3a0>
 800b136:	2601      	movs	r6, #1
 800b138:	2320      	movs	r3, #32
 800b13a:	431e      	orrs	r6, r3
 800b13c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b13e:	601d      	str	r5, [r3, #0]
 800b140:	9b07      	ldr	r3, [sp, #28]
 800b142:	601f      	str	r7, [r3, #0]
 800b144:	e6b1      	b.n	800aeaa <__gethex+0x112>
 800b146:	c301      	stmia	r3!, {r0}
 800b148:	4299      	cmp	r1, r3
 800b14a:	d8da      	bhi.n	800b102 <__gethex+0x36a>
 800b14c:	68ab      	ldr	r3, [r5, #8]
 800b14e:	9a02      	ldr	r2, [sp, #8]
 800b150:	429a      	cmp	r2, r3
 800b152:	db18      	blt.n	800b186 <__gethex+0x3ee>
 800b154:	6869      	ldr	r1, [r5, #4]
 800b156:	9803      	ldr	r0, [sp, #12]
 800b158:	3101      	adds	r1, #1
 800b15a:	f000 f9df 	bl	800b51c <_Balloc>
 800b15e:	1e04      	subs	r4, r0, #0
 800b160:	d104      	bne.n	800b16c <__gethex+0x3d4>
 800b162:	0022      	movs	r2, r4
 800b164:	2184      	movs	r1, #132	; 0x84
 800b166:	4b1c      	ldr	r3, [pc, #112]	; (800b1d8 <__gethex+0x440>)
 800b168:	481c      	ldr	r0, [pc, #112]	; (800b1dc <__gethex+0x444>)
 800b16a:	e6c2      	b.n	800aef2 <__gethex+0x15a>
 800b16c:	0029      	movs	r1, r5
 800b16e:	692a      	ldr	r2, [r5, #16]
 800b170:	310c      	adds	r1, #12
 800b172:	3202      	adds	r2, #2
 800b174:	0092      	lsls	r2, r2, #2
 800b176:	300c      	adds	r0, #12
 800b178:	f7fe fea8 	bl	8009ecc <memcpy>
 800b17c:	0029      	movs	r1, r5
 800b17e:	9803      	ldr	r0, [sp, #12]
 800b180:	f000 fa10 	bl	800b5a4 <_Bfree>
 800b184:	0025      	movs	r5, r4
 800b186:	692b      	ldr	r3, [r5, #16]
 800b188:	1c5a      	adds	r2, r3, #1
 800b18a:	612a      	str	r2, [r5, #16]
 800b18c:	2201      	movs	r2, #1
 800b18e:	3304      	adds	r3, #4
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	18eb      	adds	r3, r5, r3
 800b194:	605a      	str	r2, [r3, #4]
 800b196:	e7b9      	b.n	800b10c <__gethex+0x374>
 800b198:	692a      	ldr	r2, [r5, #16]
 800b19a:	9902      	ldr	r1, [sp, #8]
 800b19c:	428a      	cmp	r2, r1
 800b19e:	dd09      	ble.n	800b1b4 <__gethex+0x41c>
 800b1a0:	2101      	movs	r1, #1
 800b1a2:	0028      	movs	r0, r5
 800b1a4:	f7ff fd8e 	bl	800acc4 <rshift>
 800b1a8:	9b01      	ldr	r3, [sp, #4]
 800b1aa:	3701      	adds	r7, #1
 800b1ac:	689b      	ldr	r3, [r3, #8]
 800b1ae:	42bb      	cmp	r3, r7
 800b1b0:	dac1      	bge.n	800b136 <__gethex+0x39e>
 800b1b2:	e6e4      	b.n	800af7e <__gethex+0x1e6>
 800b1b4:	221f      	movs	r2, #31
 800b1b6:	9c00      	ldr	r4, [sp, #0]
 800b1b8:	9900      	ldr	r1, [sp, #0]
 800b1ba:	2601      	movs	r6, #1
 800b1bc:	4014      	ands	r4, r2
 800b1be:	4211      	tst	r1, r2
 800b1c0:	d0ba      	beq.n	800b138 <__gethex+0x3a0>
 800b1c2:	9a04      	ldr	r2, [sp, #16]
 800b1c4:	189b      	adds	r3, r3, r2
 800b1c6:	3b04      	subs	r3, #4
 800b1c8:	6818      	ldr	r0, [r3, #0]
 800b1ca:	f000 fa9f 	bl	800b70c <__hi0bits>
 800b1ce:	2320      	movs	r3, #32
 800b1d0:	1b1b      	subs	r3, r3, r4
 800b1d2:	4298      	cmp	r0, r3
 800b1d4:	dbe4      	blt.n	800b1a0 <__gethex+0x408>
 800b1d6:	e7af      	b.n	800b138 <__gethex+0x3a0>
 800b1d8:	0800cb86 	.word	0x0800cb86
 800b1dc:	0800cb97 	.word	0x0800cb97

0800b1e0 <L_shift>:
 800b1e0:	2308      	movs	r3, #8
 800b1e2:	b570      	push	{r4, r5, r6, lr}
 800b1e4:	2520      	movs	r5, #32
 800b1e6:	1a9a      	subs	r2, r3, r2
 800b1e8:	0092      	lsls	r2, r2, #2
 800b1ea:	1aad      	subs	r5, r5, r2
 800b1ec:	6843      	ldr	r3, [r0, #4]
 800b1ee:	6804      	ldr	r4, [r0, #0]
 800b1f0:	001e      	movs	r6, r3
 800b1f2:	40ae      	lsls	r6, r5
 800b1f4:	40d3      	lsrs	r3, r2
 800b1f6:	4334      	orrs	r4, r6
 800b1f8:	6004      	str	r4, [r0, #0]
 800b1fa:	6043      	str	r3, [r0, #4]
 800b1fc:	3004      	adds	r0, #4
 800b1fe:	4288      	cmp	r0, r1
 800b200:	d3f4      	bcc.n	800b1ec <L_shift+0xc>
 800b202:	bd70      	pop	{r4, r5, r6, pc}

0800b204 <__match>:
 800b204:	b530      	push	{r4, r5, lr}
 800b206:	6803      	ldr	r3, [r0, #0]
 800b208:	780c      	ldrb	r4, [r1, #0]
 800b20a:	3301      	adds	r3, #1
 800b20c:	2c00      	cmp	r4, #0
 800b20e:	d102      	bne.n	800b216 <__match+0x12>
 800b210:	6003      	str	r3, [r0, #0]
 800b212:	2001      	movs	r0, #1
 800b214:	bd30      	pop	{r4, r5, pc}
 800b216:	781a      	ldrb	r2, [r3, #0]
 800b218:	0015      	movs	r5, r2
 800b21a:	3d41      	subs	r5, #65	; 0x41
 800b21c:	2d19      	cmp	r5, #25
 800b21e:	d800      	bhi.n	800b222 <__match+0x1e>
 800b220:	3220      	adds	r2, #32
 800b222:	3101      	adds	r1, #1
 800b224:	42a2      	cmp	r2, r4
 800b226:	d0ef      	beq.n	800b208 <__match+0x4>
 800b228:	2000      	movs	r0, #0
 800b22a:	e7f3      	b.n	800b214 <__match+0x10>

0800b22c <__hexnan>:
 800b22c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b22e:	680b      	ldr	r3, [r1, #0]
 800b230:	b08b      	sub	sp, #44	; 0x2c
 800b232:	9201      	str	r2, [sp, #4]
 800b234:	9901      	ldr	r1, [sp, #4]
 800b236:	115a      	asrs	r2, r3, #5
 800b238:	0092      	lsls	r2, r2, #2
 800b23a:	188a      	adds	r2, r1, r2
 800b23c:	9202      	str	r2, [sp, #8]
 800b23e:	0019      	movs	r1, r3
 800b240:	221f      	movs	r2, #31
 800b242:	4011      	ands	r1, r2
 800b244:	9008      	str	r0, [sp, #32]
 800b246:	9106      	str	r1, [sp, #24]
 800b248:	4213      	tst	r3, r2
 800b24a:	d002      	beq.n	800b252 <__hexnan+0x26>
 800b24c:	9b02      	ldr	r3, [sp, #8]
 800b24e:	3304      	adds	r3, #4
 800b250:	9302      	str	r3, [sp, #8]
 800b252:	9b02      	ldr	r3, [sp, #8]
 800b254:	2500      	movs	r5, #0
 800b256:	1f1f      	subs	r7, r3, #4
 800b258:	003e      	movs	r6, r7
 800b25a:	003c      	movs	r4, r7
 800b25c:	9b08      	ldr	r3, [sp, #32]
 800b25e:	603d      	str	r5, [r7, #0]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	9507      	str	r5, [sp, #28]
 800b264:	9305      	str	r3, [sp, #20]
 800b266:	9503      	str	r5, [sp, #12]
 800b268:	9b05      	ldr	r3, [sp, #20]
 800b26a:	3301      	adds	r3, #1
 800b26c:	9309      	str	r3, [sp, #36]	; 0x24
 800b26e:	9b05      	ldr	r3, [sp, #20]
 800b270:	785b      	ldrb	r3, [r3, #1]
 800b272:	9304      	str	r3, [sp, #16]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d028      	beq.n	800b2ca <__hexnan+0x9e>
 800b278:	9804      	ldr	r0, [sp, #16]
 800b27a:	f7ff fd78 	bl	800ad6e <__hexdig_fun>
 800b27e:	2800      	cmp	r0, #0
 800b280:	d154      	bne.n	800b32c <__hexnan+0x100>
 800b282:	9b04      	ldr	r3, [sp, #16]
 800b284:	2b20      	cmp	r3, #32
 800b286:	d819      	bhi.n	800b2bc <__hexnan+0x90>
 800b288:	9b03      	ldr	r3, [sp, #12]
 800b28a:	9a07      	ldr	r2, [sp, #28]
 800b28c:	4293      	cmp	r3, r2
 800b28e:	dd12      	ble.n	800b2b6 <__hexnan+0x8a>
 800b290:	42b4      	cmp	r4, r6
 800b292:	d206      	bcs.n	800b2a2 <__hexnan+0x76>
 800b294:	2d07      	cmp	r5, #7
 800b296:	dc04      	bgt.n	800b2a2 <__hexnan+0x76>
 800b298:	002a      	movs	r2, r5
 800b29a:	0031      	movs	r1, r6
 800b29c:	0020      	movs	r0, r4
 800b29e:	f7ff ff9f 	bl	800b1e0 <L_shift>
 800b2a2:	9b01      	ldr	r3, [sp, #4]
 800b2a4:	2508      	movs	r5, #8
 800b2a6:	429c      	cmp	r4, r3
 800b2a8:	d905      	bls.n	800b2b6 <__hexnan+0x8a>
 800b2aa:	1f26      	subs	r6, r4, #4
 800b2ac:	2500      	movs	r5, #0
 800b2ae:	0034      	movs	r4, r6
 800b2b0:	9b03      	ldr	r3, [sp, #12]
 800b2b2:	6035      	str	r5, [r6, #0]
 800b2b4:	9307      	str	r3, [sp, #28]
 800b2b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2b8:	9305      	str	r3, [sp, #20]
 800b2ba:	e7d5      	b.n	800b268 <__hexnan+0x3c>
 800b2bc:	9b04      	ldr	r3, [sp, #16]
 800b2be:	2b29      	cmp	r3, #41	; 0x29
 800b2c0:	d159      	bne.n	800b376 <__hexnan+0x14a>
 800b2c2:	9b05      	ldr	r3, [sp, #20]
 800b2c4:	9a08      	ldr	r2, [sp, #32]
 800b2c6:	3302      	adds	r3, #2
 800b2c8:	6013      	str	r3, [r2, #0]
 800b2ca:	9b03      	ldr	r3, [sp, #12]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d052      	beq.n	800b376 <__hexnan+0x14a>
 800b2d0:	42b4      	cmp	r4, r6
 800b2d2:	d206      	bcs.n	800b2e2 <__hexnan+0xb6>
 800b2d4:	2d07      	cmp	r5, #7
 800b2d6:	dc04      	bgt.n	800b2e2 <__hexnan+0xb6>
 800b2d8:	002a      	movs	r2, r5
 800b2da:	0031      	movs	r1, r6
 800b2dc:	0020      	movs	r0, r4
 800b2de:	f7ff ff7f 	bl	800b1e0 <L_shift>
 800b2e2:	9b01      	ldr	r3, [sp, #4]
 800b2e4:	429c      	cmp	r4, r3
 800b2e6:	d935      	bls.n	800b354 <__hexnan+0x128>
 800b2e8:	001a      	movs	r2, r3
 800b2ea:	0023      	movs	r3, r4
 800b2ec:	cb02      	ldmia	r3!, {r1}
 800b2ee:	c202      	stmia	r2!, {r1}
 800b2f0:	429f      	cmp	r7, r3
 800b2f2:	d2fb      	bcs.n	800b2ec <__hexnan+0xc0>
 800b2f4:	9b02      	ldr	r3, [sp, #8]
 800b2f6:	1c62      	adds	r2, r4, #1
 800b2f8:	1ed9      	subs	r1, r3, #3
 800b2fa:	2304      	movs	r3, #4
 800b2fc:	4291      	cmp	r1, r2
 800b2fe:	d305      	bcc.n	800b30c <__hexnan+0xe0>
 800b300:	9b02      	ldr	r3, [sp, #8]
 800b302:	3b04      	subs	r3, #4
 800b304:	1b1b      	subs	r3, r3, r4
 800b306:	089b      	lsrs	r3, r3, #2
 800b308:	3301      	adds	r3, #1
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	9a01      	ldr	r2, [sp, #4]
 800b30e:	18d3      	adds	r3, r2, r3
 800b310:	2200      	movs	r2, #0
 800b312:	c304      	stmia	r3!, {r2}
 800b314:	429f      	cmp	r7, r3
 800b316:	d2fc      	bcs.n	800b312 <__hexnan+0xe6>
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d104      	bne.n	800b328 <__hexnan+0xfc>
 800b31e:	9b01      	ldr	r3, [sp, #4]
 800b320:	429f      	cmp	r7, r3
 800b322:	d126      	bne.n	800b372 <__hexnan+0x146>
 800b324:	2301      	movs	r3, #1
 800b326:	603b      	str	r3, [r7, #0]
 800b328:	2005      	movs	r0, #5
 800b32a:	e025      	b.n	800b378 <__hexnan+0x14c>
 800b32c:	9b03      	ldr	r3, [sp, #12]
 800b32e:	3501      	adds	r5, #1
 800b330:	3301      	adds	r3, #1
 800b332:	9303      	str	r3, [sp, #12]
 800b334:	2d08      	cmp	r5, #8
 800b336:	dd06      	ble.n	800b346 <__hexnan+0x11a>
 800b338:	9b01      	ldr	r3, [sp, #4]
 800b33a:	429c      	cmp	r4, r3
 800b33c:	d9bb      	bls.n	800b2b6 <__hexnan+0x8a>
 800b33e:	2300      	movs	r3, #0
 800b340:	2501      	movs	r5, #1
 800b342:	3c04      	subs	r4, #4
 800b344:	6023      	str	r3, [r4, #0]
 800b346:	220f      	movs	r2, #15
 800b348:	6823      	ldr	r3, [r4, #0]
 800b34a:	4010      	ands	r0, r2
 800b34c:	011b      	lsls	r3, r3, #4
 800b34e:	4303      	orrs	r3, r0
 800b350:	6023      	str	r3, [r4, #0]
 800b352:	e7b0      	b.n	800b2b6 <__hexnan+0x8a>
 800b354:	9b06      	ldr	r3, [sp, #24]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d0de      	beq.n	800b318 <__hexnan+0xec>
 800b35a:	2320      	movs	r3, #32
 800b35c:	9a06      	ldr	r2, [sp, #24]
 800b35e:	9902      	ldr	r1, [sp, #8]
 800b360:	1a9b      	subs	r3, r3, r2
 800b362:	2201      	movs	r2, #1
 800b364:	4252      	negs	r2, r2
 800b366:	40da      	lsrs	r2, r3
 800b368:	3904      	subs	r1, #4
 800b36a:	680b      	ldr	r3, [r1, #0]
 800b36c:	4013      	ands	r3, r2
 800b36e:	600b      	str	r3, [r1, #0]
 800b370:	e7d2      	b.n	800b318 <__hexnan+0xec>
 800b372:	3f04      	subs	r7, #4
 800b374:	e7d0      	b.n	800b318 <__hexnan+0xec>
 800b376:	2004      	movs	r0, #4
 800b378:	b00b      	add	sp, #44	; 0x2c
 800b37a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b37c <malloc>:
 800b37c:	b510      	push	{r4, lr}
 800b37e:	4b03      	ldr	r3, [pc, #12]	; (800b38c <malloc+0x10>)
 800b380:	0001      	movs	r1, r0
 800b382:	6818      	ldr	r0, [r3, #0]
 800b384:	f000 f826 	bl	800b3d4 <_malloc_r>
 800b388:	bd10      	pop	{r4, pc}
 800b38a:	46c0      	nop			; (mov r8, r8)
 800b38c:	200001d0 	.word	0x200001d0

0800b390 <sbrk_aligned>:
 800b390:	b570      	push	{r4, r5, r6, lr}
 800b392:	4e0f      	ldr	r6, [pc, #60]	; (800b3d0 <sbrk_aligned+0x40>)
 800b394:	000d      	movs	r5, r1
 800b396:	6831      	ldr	r1, [r6, #0]
 800b398:	0004      	movs	r4, r0
 800b39a:	2900      	cmp	r1, #0
 800b39c:	d102      	bne.n	800b3a4 <sbrk_aligned+0x14>
 800b39e:	f001 f97f 	bl	800c6a0 <_sbrk_r>
 800b3a2:	6030      	str	r0, [r6, #0]
 800b3a4:	0029      	movs	r1, r5
 800b3a6:	0020      	movs	r0, r4
 800b3a8:	f001 f97a 	bl	800c6a0 <_sbrk_r>
 800b3ac:	1c43      	adds	r3, r0, #1
 800b3ae:	d00a      	beq.n	800b3c6 <sbrk_aligned+0x36>
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	1cc5      	adds	r5, r0, #3
 800b3b4:	439d      	bics	r5, r3
 800b3b6:	42a8      	cmp	r0, r5
 800b3b8:	d007      	beq.n	800b3ca <sbrk_aligned+0x3a>
 800b3ba:	1a29      	subs	r1, r5, r0
 800b3bc:	0020      	movs	r0, r4
 800b3be:	f001 f96f 	bl	800c6a0 <_sbrk_r>
 800b3c2:	3001      	adds	r0, #1
 800b3c4:	d101      	bne.n	800b3ca <sbrk_aligned+0x3a>
 800b3c6:	2501      	movs	r5, #1
 800b3c8:	426d      	negs	r5, r5
 800b3ca:	0028      	movs	r0, r5
 800b3cc:	bd70      	pop	{r4, r5, r6, pc}
 800b3ce:	46c0      	nop			; (mov r8, r8)
 800b3d0:	20000698 	.word	0x20000698

0800b3d4 <_malloc_r>:
 800b3d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3d6:	2203      	movs	r2, #3
 800b3d8:	1ccb      	adds	r3, r1, #3
 800b3da:	4393      	bics	r3, r2
 800b3dc:	3308      	adds	r3, #8
 800b3de:	0006      	movs	r6, r0
 800b3e0:	001f      	movs	r7, r3
 800b3e2:	2b0c      	cmp	r3, #12
 800b3e4:	d238      	bcs.n	800b458 <_malloc_r+0x84>
 800b3e6:	270c      	movs	r7, #12
 800b3e8:	42b9      	cmp	r1, r7
 800b3ea:	d837      	bhi.n	800b45c <_malloc_r+0x88>
 800b3ec:	0030      	movs	r0, r6
 800b3ee:	f000 f885 	bl	800b4fc <__malloc_lock>
 800b3f2:	4b38      	ldr	r3, [pc, #224]	; (800b4d4 <_malloc_r+0x100>)
 800b3f4:	9300      	str	r3, [sp, #0]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	001c      	movs	r4, r3
 800b3fa:	2c00      	cmp	r4, #0
 800b3fc:	d133      	bne.n	800b466 <_malloc_r+0x92>
 800b3fe:	0039      	movs	r1, r7
 800b400:	0030      	movs	r0, r6
 800b402:	f7ff ffc5 	bl	800b390 <sbrk_aligned>
 800b406:	0004      	movs	r4, r0
 800b408:	1c43      	adds	r3, r0, #1
 800b40a:	d15e      	bne.n	800b4ca <_malloc_r+0xf6>
 800b40c:	9b00      	ldr	r3, [sp, #0]
 800b40e:	681c      	ldr	r4, [r3, #0]
 800b410:	0025      	movs	r5, r4
 800b412:	2d00      	cmp	r5, #0
 800b414:	d14e      	bne.n	800b4b4 <_malloc_r+0xe0>
 800b416:	2c00      	cmp	r4, #0
 800b418:	d051      	beq.n	800b4be <_malloc_r+0xea>
 800b41a:	6823      	ldr	r3, [r4, #0]
 800b41c:	0029      	movs	r1, r5
 800b41e:	18e3      	adds	r3, r4, r3
 800b420:	0030      	movs	r0, r6
 800b422:	9301      	str	r3, [sp, #4]
 800b424:	f001 f93c 	bl	800c6a0 <_sbrk_r>
 800b428:	9b01      	ldr	r3, [sp, #4]
 800b42a:	4283      	cmp	r3, r0
 800b42c:	d147      	bne.n	800b4be <_malloc_r+0xea>
 800b42e:	6823      	ldr	r3, [r4, #0]
 800b430:	0030      	movs	r0, r6
 800b432:	1aff      	subs	r7, r7, r3
 800b434:	0039      	movs	r1, r7
 800b436:	f7ff ffab 	bl	800b390 <sbrk_aligned>
 800b43a:	3001      	adds	r0, #1
 800b43c:	d03f      	beq.n	800b4be <_malloc_r+0xea>
 800b43e:	6823      	ldr	r3, [r4, #0]
 800b440:	19db      	adds	r3, r3, r7
 800b442:	6023      	str	r3, [r4, #0]
 800b444:	9b00      	ldr	r3, [sp, #0]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d040      	beq.n	800b4ce <_malloc_r+0xfa>
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	42a2      	cmp	r2, r4
 800b450:	d133      	bne.n	800b4ba <_malloc_r+0xe6>
 800b452:	2200      	movs	r2, #0
 800b454:	605a      	str	r2, [r3, #4]
 800b456:	e014      	b.n	800b482 <_malloc_r+0xae>
 800b458:	2b00      	cmp	r3, #0
 800b45a:	dac5      	bge.n	800b3e8 <_malloc_r+0x14>
 800b45c:	230c      	movs	r3, #12
 800b45e:	2500      	movs	r5, #0
 800b460:	6033      	str	r3, [r6, #0]
 800b462:	0028      	movs	r0, r5
 800b464:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b466:	6821      	ldr	r1, [r4, #0]
 800b468:	1bc9      	subs	r1, r1, r7
 800b46a:	d420      	bmi.n	800b4ae <_malloc_r+0xda>
 800b46c:	290b      	cmp	r1, #11
 800b46e:	d918      	bls.n	800b4a2 <_malloc_r+0xce>
 800b470:	19e2      	adds	r2, r4, r7
 800b472:	6027      	str	r7, [r4, #0]
 800b474:	42a3      	cmp	r3, r4
 800b476:	d112      	bne.n	800b49e <_malloc_r+0xca>
 800b478:	9b00      	ldr	r3, [sp, #0]
 800b47a:	601a      	str	r2, [r3, #0]
 800b47c:	6863      	ldr	r3, [r4, #4]
 800b47e:	6011      	str	r1, [r2, #0]
 800b480:	6053      	str	r3, [r2, #4]
 800b482:	0030      	movs	r0, r6
 800b484:	0025      	movs	r5, r4
 800b486:	f000 f841 	bl	800b50c <__malloc_unlock>
 800b48a:	2207      	movs	r2, #7
 800b48c:	350b      	adds	r5, #11
 800b48e:	1d23      	adds	r3, r4, #4
 800b490:	4395      	bics	r5, r2
 800b492:	1aea      	subs	r2, r5, r3
 800b494:	429d      	cmp	r5, r3
 800b496:	d0e4      	beq.n	800b462 <_malloc_r+0x8e>
 800b498:	1b5b      	subs	r3, r3, r5
 800b49a:	50a3      	str	r3, [r4, r2]
 800b49c:	e7e1      	b.n	800b462 <_malloc_r+0x8e>
 800b49e:	605a      	str	r2, [r3, #4]
 800b4a0:	e7ec      	b.n	800b47c <_malloc_r+0xa8>
 800b4a2:	6862      	ldr	r2, [r4, #4]
 800b4a4:	42a3      	cmp	r3, r4
 800b4a6:	d1d5      	bne.n	800b454 <_malloc_r+0x80>
 800b4a8:	9b00      	ldr	r3, [sp, #0]
 800b4aa:	601a      	str	r2, [r3, #0]
 800b4ac:	e7e9      	b.n	800b482 <_malloc_r+0xae>
 800b4ae:	0023      	movs	r3, r4
 800b4b0:	6864      	ldr	r4, [r4, #4]
 800b4b2:	e7a2      	b.n	800b3fa <_malloc_r+0x26>
 800b4b4:	002c      	movs	r4, r5
 800b4b6:	686d      	ldr	r5, [r5, #4]
 800b4b8:	e7ab      	b.n	800b412 <_malloc_r+0x3e>
 800b4ba:	0013      	movs	r3, r2
 800b4bc:	e7c4      	b.n	800b448 <_malloc_r+0x74>
 800b4be:	230c      	movs	r3, #12
 800b4c0:	0030      	movs	r0, r6
 800b4c2:	6033      	str	r3, [r6, #0]
 800b4c4:	f000 f822 	bl	800b50c <__malloc_unlock>
 800b4c8:	e7cb      	b.n	800b462 <_malloc_r+0x8e>
 800b4ca:	6027      	str	r7, [r4, #0]
 800b4cc:	e7d9      	b.n	800b482 <_malloc_r+0xae>
 800b4ce:	605b      	str	r3, [r3, #4]
 800b4d0:	deff      	udf	#255	; 0xff
 800b4d2:	46c0      	nop			; (mov r8, r8)
 800b4d4:	20000694 	.word	0x20000694

0800b4d8 <__ascii_mbtowc>:
 800b4d8:	b082      	sub	sp, #8
 800b4da:	2900      	cmp	r1, #0
 800b4dc:	d100      	bne.n	800b4e0 <__ascii_mbtowc+0x8>
 800b4de:	a901      	add	r1, sp, #4
 800b4e0:	1e10      	subs	r0, r2, #0
 800b4e2:	d006      	beq.n	800b4f2 <__ascii_mbtowc+0x1a>
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d006      	beq.n	800b4f6 <__ascii_mbtowc+0x1e>
 800b4e8:	7813      	ldrb	r3, [r2, #0]
 800b4ea:	600b      	str	r3, [r1, #0]
 800b4ec:	7810      	ldrb	r0, [r2, #0]
 800b4ee:	1e43      	subs	r3, r0, #1
 800b4f0:	4198      	sbcs	r0, r3
 800b4f2:	b002      	add	sp, #8
 800b4f4:	4770      	bx	lr
 800b4f6:	2002      	movs	r0, #2
 800b4f8:	4240      	negs	r0, r0
 800b4fa:	e7fa      	b.n	800b4f2 <__ascii_mbtowc+0x1a>

0800b4fc <__malloc_lock>:
 800b4fc:	b510      	push	{r4, lr}
 800b4fe:	4802      	ldr	r0, [pc, #8]	; (800b508 <__malloc_lock+0xc>)
 800b500:	f7fe fcd7 	bl	8009eb2 <__retarget_lock_acquire_recursive>
 800b504:	bd10      	pop	{r4, pc}
 800b506:	46c0      	nop			; (mov r8, r8)
 800b508:	20000690 	.word	0x20000690

0800b50c <__malloc_unlock>:
 800b50c:	b510      	push	{r4, lr}
 800b50e:	4802      	ldr	r0, [pc, #8]	; (800b518 <__malloc_unlock+0xc>)
 800b510:	f7fe fcd0 	bl	8009eb4 <__retarget_lock_release_recursive>
 800b514:	bd10      	pop	{r4, pc}
 800b516:	46c0      	nop			; (mov r8, r8)
 800b518:	20000690 	.word	0x20000690

0800b51c <_Balloc>:
 800b51c:	b570      	push	{r4, r5, r6, lr}
 800b51e:	69c5      	ldr	r5, [r0, #28]
 800b520:	0006      	movs	r6, r0
 800b522:	000c      	movs	r4, r1
 800b524:	2d00      	cmp	r5, #0
 800b526:	d10e      	bne.n	800b546 <_Balloc+0x2a>
 800b528:	2010      	movs	r0, #16
 800b52a:	f7ff ff27 	bl	800b37c <malloc>
 800b52e:	1e02      	subs	r2, r0, #0
 800b530:	61f0      	str	r0, [r6, #28]
 800b532:	d104      	bne.n	800b53e <_Balloc+0x22>
 800b534:	216b      	movs	r1, #107	; 0x6b
 800b536:	4b19      	ldr	r3, [pc, #100]	; (800b59c <_Balloc+0x80>)
 800b538:	4819      	ldr	r0, [pc, #100]	; (800b5a0 <_Balloc+0x84>)
 800b53a:	f001 f8c3 	bl	800c6c4 <__assert_func>
 800b53e:	6045      	str	r5, [r0, #4]
 800b540:	6085      	str	r5, [r0, #8]
 800b542:	6005      	str	r5, [r0, #0]
 800b544:	60c5      	str	r5, [r0, #12]
 800b546:	69f5      	ldr	r5, [r6, #28]
 800b548:	68eb      	ldr	r3, [r5, #12]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d013      	beq.n	800b576 <_Balloc+0x5a>
 800b54e:	69f3      	ldr	r3, [r6, #28]
 800b550:	00a2      	lsls	r2, r4, #2
 800b552:	68db      	ldr	r3, [r3, #12]
 800b554:	189b      	adds	r3, r3, r2
 800b556:	6818      	ldr	r0, [r3, #0]
 800b558:	2800      	cmp	r0, #0
 800b55a:	d118      	bne.n	800b58e <_Balloc+0x72>
 800b55c:	2101      	movs	r1, #1
 800b55e:	000d      	movs	r5, r1
 800b560:	40a5      	lsls	r5, r4
 800b562:	1d6a      	adds	r2, r5, #5
 800b564:	0030      	movs	r0, r6
 800b566:	0092      	lsls	r2, r2, #2
 800b568:	f001 f8ca 	bl	800c700 <_calloc_r>
 800b56c:	2800      	cmp	r0, #0
 800b56e:	d00c      	beq.n	800b58a <_Balloc+0x6e>
 800b570:	6044      	str	r4, [r0, #4]
 800b572:	6085      	str	r5, [r0, #8]
 800b574:	e00d      	b.n	800b592 <_Balloc+0x76>
 800b576:	2221      	movs	r2, #33	; 0x21
 800b578:	2104      	movs	r1, #4
 800b57a:	0030      	movs	r0, r6
 800b57c:	f001 f8c0 	bl	800c700 <_calloc_r>
 800b580:	69f3      	ldr	r3, [r6, #28]
 800b582:	60e8      	str	r0, [r5, #12]
 800b584:	68db      	ldr	r3, [r3, #12]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d1e1      	bne.n	800b54e <_Balloc+0x32>
 800b58a:	2000      	movs	r0, #0
 800b58c:	bd70      	pop	{r4, r5, r6, pc}
 800b58e:	6802      	ldr	r2, [r0, #0]
 800b590:	601a      	str	r2, [r3, #0]
 800b592:	2300      	movs	r3, #0
 800b594:	6103      	str	r3, [r0, #16]
 800b596:	60c3      	str	r3, [r0, #12]
 800b598:	e7f8      	b.n	800b58c <_Balloc+0x70>
 800b59a:	46c0      	nop			; (mov r8, r8)
 800b59c:	0800cb17 	.word	0x0800cb17
 800b5a0:	0800cbf7 	.word	0x0800cbf7

0800b5a4 <_Bfree>:
 800b5a4:	b570      	push	{r4, r5, r6, lr}
 800b5a6:	69c6      	ldr	r6, [r0, #28]
 800b5a8:	0005      	movs	r5, r0
 800b5aa:	000c      	movs	r4, r1
 800b5ac:	2e00      	cmp	r6, #0
 800b5ae:	d10e      	bne.n	800b5ce <_Bfree+0x2a>
 800b5b0:	2010      	movs	r0, #16
 800b5b2:	f7ff fee3 	bl	800b37c <malloc>
 800b5b6:	1e02      	subs	r2, r0, #0
 800b5b8:	61e8      	str	r0, [r5, #28]
 800b5ba:	d104      	bne.n	800b5c6 <_Bfree+0x22>
 800b5bc:	218f      	movs	r1, #143	; 0x8f
 800b5be:	4b09      	ldr	r3, [pc, #36]	; (800b5e4 <_Bfree+0x40>)
 800b5c0:	4809      	ldr	r0, [pc, #36]	; (800b5e8 <_Bfree+0x44>)
 800b5c2:	f001 f87f 	bl	800c6c4 <__assert_func>
 800b5c6:	6046      	str	r6, [r0, #4]
 800b5c8:	6086      	str	r6, [r0, #8]
 800b5ca:	6006      	str	r6, [r0, #0]
 800b5cc:	60c6      	str	r6, [r0, #12]
 800b5ce:	2c00      	cmp	r4, #0
 800b5d0:	d007      	beq.n	800b5e2 <_Bfree+0x3e>
 800b5d2:	69eb      	ldr	r3, [r5, #28]
 800b5d4:	6862      	ldr	r2, [r4, #4]
 800b5d6:	68db      	ldr	r3, [r3, #12]
 800b5d8:	0092      	lsls	r2, r2, #2
 800b5da:	189b      	adds	r3, r3, r2
 800b5dc:	681a      	ldr	r2, [r3, #0]
 800b5de:	6022      	str	r2, [r4, #0]
 800b5e0:	601c      	str	r4, [r3, #0]
 800b5e2:	bd70      	pop	{r4, r5, r6, pc}
 800b5e4:	0800cb17 	.word	0x0800cb17
 800b5e8:	0800cbf7 	.word	0x0800cbf7

0800b5ec <__multadd>:
 800b5ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5ee:	000e      	movs	r6, r1
 800b5f0:	9001      	str	r0, [sp, #4]
 800b5f2:	000c      	movs	r4, r1
 800b5f4:	001d      	movs	r5, r3
 800b5f6:	2000      	movs	r0, #0
 800b5f8:	690f      	ldr	r7, [r1, #16]
 800b5fa:	3614      	adds	r6, #20
 800b5fc:	6833      	ldr	r3, [r6, #0]
 800b5fe:	3001      	adds	r0, #1
 800b600:	b299      	uxth	r1, r3
 800b602:	4351      	muls	r1, r2
 800b604:	0c1b      	lsrs	r3, r3, #16
 800b606:	4353      	muls	r3, r2
 800b608:	1949      	adds	r1, r1, r5
 800b60a:	0c0d      	lsrs	r5, r1, #16
 800b60c:	195b      	adds	r3, r3, r5
 800b60e:	0c1d      	lsrs	r5, r3, #16
 800b610:	b289      	uxth	r1, r1
 800b612:	041b      	lsls	r3, r3, #16
 800b614:	185b      	adds	r3, r3, r1
 800b616:	c608      	stmia	r6!, {r3}
 800b618:	4287      	cmp	r7, r0
 800b61a:	dcef      	bgt.n	800b5fc <__multadd+0x10>
 800b61c:	2d00      	cmp	r5, #0
 800b61e:	d022      	beq.n	800b666 <__multadd+0x7a>
 800b620:	68a3      	ldr	r3, [r4, #8]
 800b622:	42bb      	cmp	r3, r7
 800b624:	dc19      	bgt.n	800b65a <__multadd+0x6e>
 800b626:	6861      	ldr	r1, [r4, #4]
 800b628:	9801      	ldr	r0, [sp, #4]
 800b62a:	3101      	adds	r1, #1
 800b62c:	f7ff ff76 	bl	800b51c <_Balloc>
 800b630:	1e06      	subs	r6, r0, #0
 800b632:	d105      	bne.n	800b640 <__multadd+0x54>
 800b634:	0032      	movs	r2, r6
 800b636:	21ba      	movs	r1, #186	; 0xba
 800b638:	4b0c      	ldr	r3, [pc, #48]	; (800b66c <__multadd+0x80>)
 800b63a:	480d      	ldr	r0, [pc, #52]	; (800b670 <__multadd+0x84>)
 800b63c:	f001 f842 	bl	800c6c4 <__assert_func>
 800b640:	0021      	movs	r1, r4
 800b642:	6922      	ldr	r2, [r4, #16]
 800b644:	310c      	adds	r1, #12
 800b646:	3202      	adds	r2, #2
 800b648:	0092      	lsls	r2, r2, #2
 800b64a:	300c      	adds	r0, #12
 800b64c:	f7fe fc3e 	bl	8009ecc <memcpy>
 800b650:	0021      	movs	r1, r4
 800b652:	9801      	ldr	r0, [sp, #4]
 800b654:	f7ff ffa6 	bl	800b5a4 <_Bfree>
 800b658:	0034      	movs	r4, r6
 800b65a:	1d3b      	adds	r3, r7, #4
 800b65c:	009b      	lsls	r3, r3, #2
 800b65e:	18e3      	adds	r3, r4, r3
 800b660:	605d      	str	r5, [r3, #4]
 800b662:	1c7b      	adds	r3, r7, #1
 800b664:	6123      	str	r3, [r4, #16]
 800b666:	0020      	movs	r0, r4
 800b668:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b66a:	46c0      	nop			; (mov r8, r8)
 800b66c:	0800cb86 	.word	0x0800cb86
 800b670:	0800cbf7 	.word	0x0800cbf7

0800b674 <__s2b>:
 800b674:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b676:	0006      	movs	r6, r0
 800b678:	0018      	movs	r0, r3
 800b67a:	000c      	movs	r4, r1
 800b67c:	3008      	adds	r0, #8
 800b67e:	2109      	movs	r1, #9
 800b680:	9301      	str	r3, [sp, #4]
 800b682:	0015      	movs	r5, r2
 800b684:	f7f4 fde6 	bl	8000254 <__divsi3>
 800b688:	2301      	movs	r3, #1
 800b68a:	2100      	movs	r1, #0
 800b68c:	4283      	cmp	r3, r0
 800b68e:	db0a      	blt.n	800b6a6 <__s2b+0x32>
 800b690:	0030      	movs	r0, r6
 800b692:	f7ff ff43 	bl	800b51c <_Balloc>
 800b696:	1e01      	subs	r1, r0, #0
 800b698:	d108      	bne.n	800b6ac <__s2b+0x38>
 800b69a:	000a      	movs	r2, r1
 800b69c:	4b19      	ldr	r3, [pc, #100]	; (800b704 <__s2b+0x90>)
 800b69e:	481a      	ldr	r0, [pc, #104]	; (800b708 <__s2b+0x94>)
 800b6a0:	31d3      	adds	r1, #211	; 0xd3
 800b6a2:	f001 f80f 	bl	800c6c4 <__assert_func>
 800b6a6:	005b      	lsls	r3, r3, #1
 800b6a8:	3101      	adds	r1, #1
 800b6aa:	e7ef      	b.n	800b68c <__s2b+0x18>
 800b6ac:	9b08      	ldr	r3, [sp, #32]
 800b6ae:	6143      	str	r3, [r0, #20]
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	6103      	str	r3, [r0, #16]
 800b6b4:	2d09      	cmp	r5, #9
 800b6b6:	dd18      	ble.n	800b6ea <__s2b+0x76>
 800b6b8:	0023      	movs	r3, r4
 800b6ba:	3309      	adds	r3, #9
 800b6bc:	001f      	movs	r7, r3
 800b6be:	9300      	str	r3, [sp, #0]
 800b6c0:	1964      	adds	r4, r4, r5
 800b6c2:	783b      	ldrb	r3, [r7, #0]
 800b6c4:	220a      	movs	r2, #10
 800b6c6:	0030      	movs	r0, r6
 800b6c8:	3b30      	subs	r3, #48	; 0x30
 800b6ca:	f7ff ff8f 	bl	800b5ec <__multadd>
 800b6ce:	3701      	adds	r7, #1
 800b6d0:	0001      	movs	r1, r0
 800b6d2:	42a7      	cmp	r7, r4
 800b6d4:	d1f5      	bne.n	800b6c2 <__s2b+0x4e>
 800b6d6:	002c      	movs	r4, r5
 800b6d8:	9b00      	ldr	r3, [sp, #0]
 800b6da:	3c08      	subs	r4, #8
 800b6dc:	191c      	adds	r4, r3, r4
 800b6de:	002f      	movs	r7, r5
 800b6e0:	9b01      	ldr	r3, [sp, #4]
 800b6e2:	429f      	cmp	r7, r3
 800b6e4:	db04      	blt.n	800b6f0 <__s2b+0x7c>
 800b6e6:	0008      	movs	r0, r1
 800b6e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b6ea:	2509      	movs	r5, #9
 800b6ec:	340a      	adds	r4, #10
 800b6ee:	e7f6      	b.n	800b6de <__s2b+0x6a>
 800b6f0:	1b63      	subs	r3, r4, r5
 800b6f2:	5ddb      	ldrb	r3, [r3, r7]
 800b6f4:	220a      	movs	r2, #10
 800b6f6:	0030      	movs	r0, r6
 800b6f8:	3b30      	subs	r3, #48	; 0x30
 800b6fa:	f7ff ff77 	bl	800b5ec <__multadd>
 800b6fe:	3701      	adds	r7, #1
 800b700:	0001      	movs	r1, r0
 800b702:	e7ed      	b.n	800b6e0 <__s2b+0x6c>
 800b704:	0800cb86 	.word	0x0800cb86
 800b708:	0800cbf7 	.word	0x0800cbf7

0800b70c <__hi0bits>:
 800b70c:	0003      	movs	r3, r0
 800b70e:	0c02      	lsrs	r2, r0, #16
 800b710:	2000      	movs	r0, #0
 800b712:	4282      	cmp	r2, r0
 800b714:	d101      	bne.n	800b71a <__hi0bits+0xe>
 800b716:	041b      	lsls	r3, r3, #16
 800b718:	3010      	adds	r0, #16
 800b71a:	0e1a      	lsrs	r2, r3, #24
 800b71c:	d101      	bne.n	800b722 <__hi0bits+0x16>
 800b71e:	3008      	adds	r0, #8
 800b720:	021b      	lsls	r3, r3, #8
 800b722:	0f1a      	lsrs	r2, r3, #28
 800b724:	d101      	bne.n	800b72a <__hi0bits+0x1e>
 800b726:	3004      	adds	r0, #4
 800b728:	011b      	lsls	r3, r3, #4
 800b72a:	0f9a      	lsrs	r2, r3, #30
 800b72c:	d101      	bne.n	800b732 <__hi0bits+0x26>
 800b72e:	3002      	adds	r0, #2
 800b730:	009b      	lsls	r3, r3, #2
 800b732:	2b00      	cmp	r3, #0
 800b734:	db03      	blt.n	800b73e <__hi0bits+0x32>
 800b736:	3001      	adds	r0, #1
 800b738:	005b      	lsls	r3, r3, #1
 800b73a:	d400      	bmi.n	800b73e <__hi0bits+0x32>
 800b73c:	2020      	movs	r0, #32
 800b73e:	4770      	bx	lr

0800b740 <__lo0bits>:
 800b740:	6803      	ldr	r3, [r0, #0]
 800b742:	0001      	movs	r1, r0
 800b744:	2207      	movs	r2, #7
 800b746:	0018      	movs	r0, r3
 800b748:	4010      	ands	r0, r2
 800b74a:	4213      	tst	r3, r2
 800b74c:	d00d      	beq.n	800b76a <__lo0bits+0x2a>
 800b74e:	3a06      	subs	r2, #6
 800b750:	2000      	movs	r0, #0
 800b752:	4213      	tst	r3, r2
 800b754:	d105      	bne.n	800b762 <__lo0bits+0x22>
 800b756:	3002      	adds	r0, #2
 800b758:	4203      	tst	r3, r0
 800b75a:	d003      	beq.n	800b764 <__lo0bits+0x24>
 800b75c:	40d3      	lsrs	r3, r2
 800b75e:	0010      	movs	r0, r2
 800b760:	600b      	str	r3, [r1, #0]
 800b762:	4770      	bx	lr
 800b764:	089b      	lsrs	r3, r3, #2
 800b766:	600b      	str	r3, [r1, #0]
 800b768:	e7fb      	b.n	800b762 <__lo0bits+0x22>
 800b76a:	b29a      	uxth	r2, r3
 800b76c:	2a00      	cmp	r2, #0
 800b76e:	d101      	bne.n	800b774 <__lo0bits+0x34>
 800b770:	2010      	movs	r0, #16
 800b772:	0c1b      	lsrs	r3, r3, #16
 800b774:	b2da      	uxtb	r2, r3
 800b776:	2a00      	cmp	r2, #0
 800b778:	d101      	bne.n	800b77e <__lo0bits+0x3e>
 800b77a:	3008      	adds	r0, #8
 800b77c:	0a1b      	lsrs	r3, r3, #8
 800b77e:	071a      	lsls	r2, r3, #28
 800b780:	d101      	bne.n	800b786 <__lo0bits+0x46>
 800b782:	3004      	adds	r0, #4
 800b784:	091b      	lsrs	r3, r3, #4
 800b786:	079a      	lsls	r2, r3, #30
 800b788:	d101      	bne.n	800b78e <__lo0bits+0x4e>
 800b78a:	3002      	adds	r0, #2
 800b78c:	089b      	lsrs	r3, r3, #2
 800b78e:	07da      	lsls	r2, r3, #31
 800b790:	d4e9      	bmi.n	800b766 <__lo0bits+0x26>
 800b792:	3001      	adds	r0, #1
 800b794:	085b      	lsrs	r3, r3, #1
 800b796:	d1e6      	bne.n	800b766 <__lo0bits+0x26>
 800b798:	2020      	movs	r0, #32
 800b79a:	e7e2      	b.n	800b762 <__lo0bits+0x22>

0800b79c <__i2b>:
 800b79c:	b510      	push	{r4, lr}
 800b79e:	000c      	movs	r4, r1
 800b7a0:	2101      	movs	r1, #1
 800b7a2:	f7ff febb 	bl	800b51c <_Balloc>
 800b7a6:	2800      	cmp	r0, #0
 800b7a8:	d107      	bne.n	800b7ba <__i2b+0x1e>
 800b7aa:	2146      	movs	r1, #70	; 0x46
 800b7ac:	4c05      	ldr	r4, [pc, #20]	; (800b7c4 <__i2b+0x28>)
 800b7ae:	0002      	movs	r2, r0
 800b7b0:	4b05      	ldr	r3, [pc, #20]	; (800b7c8 <__i2b+0x2c>)
 800b7b2:	0020      	movs	r0, r4
 800b7b4:	31ff      	adds	r1, #255	; 0xff
 800b7b6:	f000 ff85 	bl	800c6c4 <__assert_func>
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	6144      	str	r4, [r0, #20]
 800b7be:	6103      	str	r3, [r0, #16]
 800b7c0:	bd10      	pop	{r4, pc}
 800b7c2:	46c0      	nop			; (mov r8, r8)
 800b7c4:	0800cbf7 	.word	0x0800cbf7
 800b7c8:	0800cb86 	.word	0x0800cb86

0800b7cc <__multiply>:
 800b7cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7ce:	0015      	movs	r5, r2
 800b7d0:	690a      	ldr	r2, [r1, #16]
 800b7d2:	692b      	ldr	r3, [r5, #16]
 800b7d4:	000c      	movs	r4, r1
 800b7d6:	b08b      	sub	sp, #44	; 0x2c
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	da01      	bge.n	800b7e0 <__multiply+0x14>
 800b7dc:	002c      	movs	r4, r5
 800b7de:	000d      	movs	r5, r1
 800b7e0:	6927      	ldr	r7, [r4, #16]
 800b7e2:	692e      	ldr	r6, [r5, #16]
 800b7e4:	6861      	ldr	r1, [r4, #4]
 800b7e6:	19bb      	adds	r3, r7, r6
 800b7e8:	9303      	str	r3, [sp, #12]
 800b7ea:	68a3      	ldr	r3, [r4, #8]
 800b7ec:	19ba      	adds	r2, r7, r6
 800b7ee:	4293      	cmp	r3, r2
 800b7f0:	da00      	bge.n	800b7f4 <__multiply+0x28>
 800b7f2:	3101      	adds	r1, #1
 800b7f4:	f7ff fe92 	bl	800b51c <_Balloc>
 800b7f8:	9002      	str	r0, [sp, #8]
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d106      	bne.n	800b80c <__multiply+0x40>
 800b7fe:	21b1      	movs	r1, #177	; 0xb1
 800b800:	4b48      	ldr	r3, [pc, #288]	; (800b924 <__multiply+0x158>)
 800b802:	4849      	ldr	r0, [pc, #292]	; (800b928 <__multiply+0x15c>)
 800b804:	9a02      	ldr	r2, [sp, #8]
 800b806:	0049      	lsls	r1, r1, #1
 800b808:	f000 ff5c 	bl	800c6c4 <__assert_func>
 800b80c:	9b02      	ldr	r3, [sp, #8]
 800b80e:	2200      	movs	r2, #0
 800b810:	3314      	adds	r3, #20
 800b812:	469c      	mov	ip, r3
 800b814:	19bb      	adds	r3, r7, r6
 800b816:	009b      	lsls	r3, r3, #2
 800b818:	4463      	add	r3, ip
 800b81a:	9304      	str	r3, [sp, #16]
 800b81c:	4663      	mov	r3, ip
 800b81e:	9904      	ldr	r1, [sp, #16]
 800b820:	428b      	cmp	r3, r1
 800b822:	d32a      	bcc.n	800b87a <__multiply+0xae>
 800b824:	0023      	movs	r3, r4
 800b826:	00bf      	lsls	r7, r7, #2
 800b828:	3314      	adds	r3, #20
 800b82a:	3514      	adds	r5, #20
 800b82c:	9308      	str	r3, [sp, #32]
 800b82e:	00b6      	lsls	r6, r6, #2
 800b830:	19db      	adds	r3, r3, r7
 800b832:	9305      	str	r3, [sp, #20]
 800b834:	19ab      	adds	r3, r5, r6
 800b836:	9309      	str	r3, [sp, #36]	; 0x24
 800b838:	2304      	movs	r3, #4
 800b83a:	9306      	str	r3, [sp, #24]
 800b83c:	0023      	movs	r3, r4
 800b83e:	9a05      	ldr	r2, [sp, #20]
 800b840:	3315      	adds	r3, #21
 800b842:	9501      	str	r5, [sp, #4]
 800b844:	429a      	cmp	r2, r3
 800b846:	d305      	bcc.n	800b854 <__multiply+0x88>
 800b848:	1b13      	subs	r3, r2, r4
 800b84a:	3b15      	subs	r3, #21
 800b84c:	089b      	lsrs	r3, r3, #2
 800b84e:	3301      	adds	r3, #1
 800b850:	009b      	lsls	r3, r3, #2
 800b852:	9306      	str	r3, [sp, #24]
 800b854:	9b01      	ldr	r3, [sp, #4]
 800b856:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b858:	4293      	cmp	r3, r2
 800b85a:	d310      	bcc.n	800b87e <__multiply+0xb2>
 800b85c:	9b03      	ldr	r3, [sp, #12]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	dd05      	ble.n	800b86e <__multiply+0xa2>
 800b862:	9b04      	ldr	r3, [sp, #16]
 800b864:	3b04      	subs	r3, #4
 800b866:	9304      	str	r3, [sp, #16]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d056      	beq.n	800b91c <__multiply+0x150>
 800b86e:	9b02      	ldr	r3, [sp, #8]
 800b870:	9a03      	ldr	r2, [sp, #12]
 800b872:	0018      	movs	r0, r3
 800b874:	611a      	str	r2, [r3, #16]
 800b876:	b00b      	add	sp, #44	; 0x2c
 800b878:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b87a:	c304      	stmia	r3!, {r2}
 800b87c:	e7cf      	b.n	800b81e <__multiply+0x52>
 800b87e:	9b01      	ldr	r3, [sp, #4]
 800b880:	6818      	ldr	r0, [r3, #0]
 800b882:	b280      	uxth	r0, r0
 800b884:	2800      	cmp	r0, #0
 800b886:	d01e      	beq.n	800b8c6 <__multiply+0xfa>
 800b888:	4667      	mov	r7, ip
 800b88a:	2500      	movs	r5, #0
 800b88c:	9e08      	ldr	r6, [sp, #32]
 800b88e:	ce02      	ldmia	r6!, {r1}
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	9307      	str	r3, [sp, #28]
 800b894:	b28b      	uxth	r3, r1
 800b896:	4343      	muls	r3, r0
 800b898:	001a      	movs	r2, r3
 800b89a:	466b      	mov	r3, sp
 800b89c:	8b9b      	ldrh	r3, [r3, #28]
 800b89e:	18d3      	adds	r3, r2, r3
 800b8a0:	195b      	adds	r3, r3, r5
 800b8a2:	0c0d      	lsrs	r5, r1, #16
 800b8a4:	4345      	muls	r5, r0
 800b8a6:	9a07      	ldr	r2, [sp, #28]
 800b8a8:	0c11      	lsrs	r1, r2, #16
 800b8aa:	1869      	adds	r1, r5, r1
 800b8ac:	0c1a      	lsrs	r2, r3, #16
 800b8ae:	188a      	adds	r2, r1, r2
 800b8b0:	b29b      	uxth	r3, r3
 800b8b2:	0c15      	lsrs	r5, r2, #16
 800b8b4:	0412      	lsls	r2, r2, #16
 800b8b6:	431a      	orrs	r2, r3
 800b8b8:	9b05      	ldr	r3, [sp, #20]
 800b8ba:	c704      	stmia	r7!, {r2}
 800b8bc:	42b3      	cmp	r3, r6
 800b8be:	d8e6      	bhi.n	800b88e <__multiply+0xc2>
 800b8c0:	4663      	mov	r3, ip
 800b8c2:	9a06      	ldr	r2, [sp, #24]
 800b8c4:	509d      	str	r5, [r3, r2]
 800b8c6:	9b01      	ldr	r3, [sp, #4]
 800b8c8:	6818      	ldr	r0, [r3, #0]
 800b8ca:	0c00      	lsrs	r0, r0, #16
 800b8cc:	d020      	beq.n	800b910 <__multiply+0x144>
 800b8ce:	4663      	mov	r3, ip
 800b8d0:	0025      	movs	r5, r4
 800b8d2:	4661      	mov	r1, ip
 800b8d4:	2700      	movs	r7, #0
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	3514      	adds	r5, #20
 800b8da:	682a      	ldr	r2, [r5, #0]
 800b8dc:	680e      	ldr	r6, [r1, #0]
 800b8de:	b292      	uxth	r2, r2
 800b8e0:	4342      	muls	r2, r0
 800b8e2:	0c36      	lsrs	r6, r6, #16
 800b8e4:	1992      	adds	r2, r2, r6
 800b8e6:	19d2      	adds	r2, r2, r7
 800b8e8:	0416      	lsls	r6, r2, #16
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	431e      	orrs	r6, r3
 800b8ee:	600e      	str	r6, [r1, #0]
 800b8f0:	cd40      	ldmia	r5!, {r6}
 800b8f2:	684b      	ldr	r3, [r1, #4]
 800b8f4:	0c36      	lsrs	r6, r6, #16
 800b8f6:	4346      	muls	r6, r0
 800b8f8:	b29b      	uxth	r3, r3
 800b8fa:	0c12      	lsrs	r2, r2, #16
 800b8fc:	18f3      	adds	r3, r6, r3
 800b8fe:	189b      	adds	r3, r3, r2
 800b900:	9a05      	ldr	r2, [sp, #20]
 800b902:	0c1f      	lsrs	r7, r3, #16
 800b904:	3104      	adds	r1, #4
 800b906:	42aa      	cmp	r2, r5
 800b908:	d8e7      	bhi.n	800b8da <__multiply+0x10e>
 800b90a:	4662      	mov	r2, ip
 800b90c:	9906      	ldr	r1, [sp, #24]
 800b90e:	5053      	str	r3, [r2, r1]
 800b910:	9b01      	ldr	r3, [sp, #4]
 800b912:	3304      	adds	r3, #4
 800b914:	9301      	str	r3, [sp, #4]
 800b916:	2304      	movs	r3, #4
 800b918:	449c      	add	ip, r3
 800b91a:	e79b      	b.n	800b854 <__multiply+0x88>
 800b91c:	9b03      	ldr	r3, [sp, #12]
 800b91e:	3b01      	subs	r3, #1
 800b920:	9303      	str	r3, [sp, #12]
 800b922:	e79b      	b.n	800b85c <__multiply+0x90>
 800b924:	0800cb86 	.word	0x0800cb86
 800b928:	0800cbf7 	.word	0x0800cbf7

0800b92c <__pow5mult>:
 800b92c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b92e:	2303      	movs	r3, #3
 800b930:	0015      	movs	r5, r2
 800b932:	0007      	movs	r7, r0
 800b934:	000e      	movs	r6, r1
 800b936:	401a      	ands	r2, r3
 800b938:	421d      	tst	r5, r3
 800b93a:	d008      	beq.n	800b94e <__pow5mult+0x22>
 800b93c:	4925      	ldr	r1, [pc, #148]	; (800b9d4 <__pow5mult+0xa8>)
 800b93e:	3a01      	subs	r2, #1
 800b940:	0092      	lsls	r2, r2, #2
 800b942:	5852      	ldr	r2, [r2, r1]
 800b944:	2300      	movs	r3, #0
 800b946:	0031      	movs	r1, r6
 800b948:	f7ff fe50 	bl	800b5ec <__multadd>
 800b94c:	0006      	movs	r6, r0
 800b94e:	10ad      	asrs	r5, r5, #2
 800b950:	d03d      	beq.n	800b9ce <__pow5mult+0xa2>
 800b952:	69fc      	ldr	r4, [r7, #28]
 800b954:	2c00      	cmp	r4, #0
 800b956:	d10f      	bne.n	800b978 <__pow5mult+0x4c>
 800b958:	2010      	movs	r0, #16
 800b95a:	f7ff fd0f 	bl	800b37c <malloc>
 800b95e:	1e02      	subs	r2, r0, #0
 800b960:	61f8      	str	r0, [r7, #28]
 800b962:	d105      	bne.n	800b970 <__pow5mult+0x44>
 800b964:	21b4      	movs	r1, #180	; 0xb4
 800b966:	4b1c      	ldr	r3, [pc, #112]	; (800b9d8 <__pow5mult+0xac>)
 800b968:	481c      	ldr	r0, [pc, #112]	; (800b9dc <__pow5mult+0xb0>)
 800b96a:	31ff      	adds	r1, #255	; 0xff
 800b96c:	f000 feaa 	bl	800c6c4 <__assert_func>
 800b970:	6044      	str	r4, [r0, #4]
 800b972:	6084      	str	r4, [r0, #8]
 800b974:	6004      	str	r4, [r0, #0]
 800b976:	60c4      	str	r4, [r0, #12]
 800b978:	69fb      	ldr	r3, [r7, #28]
 800b97a:	689c      	ldr	r4, [r3, #8]
 800b97c:	9301      	str	r3, [sp, #4]
 800b97e:	2c00      	cmp	r4, #0
 800b980:	d108      	bne.n	800b994 <__pow5mult+0x68>
 800b982:	0038      	movs	r0, r7
 800b984:	4916      	ldr	r1, [pc, #88]	; (800b9e0 <__pow5mult+0xb4>)
 800b986:	f7ff ff09 	bl	800b79c <__i2b>
 800b98a:	9b01      	ldr	r3, [sp, #4]
 800b98c:	0004      	movs	r4, r0
 800b98e:	6098      	str	r0, [r3, #8]
 800b990:	2300      	movs	r3, #0
 800b992:	6003      	str	r3, [r0, #0]
 800b994:	2301      	movs	r3, #1
 800b996:	421d      	tst	r5, r3
 800b998:	d00a      	beq.n	800b9b0 <__pow5mult+0x84>
 800b99a:	0031      	movs	r1, r6
 800b99c:	0022      	movs	r2, r4
 800b99e:	0038      	movs	r0, r7
 800b9a0:	f7ff ff14 	bl	800b7cc <__multiply>
 800b9a4:	0031      	movs	r1, r6
 800b9a6:	9001      	str	r0, [sp, #4]
 800b9a8:	0038      	movs	r0, r7
 800b9aa:	f7ff fdfb 	bl	800b5a4 <_Bfree>
 800b9ae:	9e01      	ldr	r6, [sp, #4]
 800b9b0:	106d      	asrs	r5, r5, #1
 800b9b2:	d00c      	beq.n	800b9ce <__pow5mult+0xa2>
 800b9b4:	6820      	ldr	r0, [r4, #0]
 800b9b6:	2800      	cmp	r0, #0
 800b9b8:	d107      	bne.n	800b9ca <__pow5mult+0x9e>
 800b9ba:	0022      	movs	r2, r4
 800b9bc:	0021      	movs	r1, r4
 800b9be:	0038      	movs	r0, r7
 800b9c0:	f7ff ff04 	bl	800b7cc <__multiply>
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	6020      	str	r0, [r4, #0]
 800b9c8:	6003      	str	r3, [r0, #0]
 800b9ca:	0004      	movs	r4, r0
 800b9cc:	e7e2      	b.n	800b994 <__pow5mult+0x68>
 800b9ce:	0030      	movs	r0, r6
 800b9d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b9d2:	46c0      	nop			; (mov r8, r8)
 800b9d4:	0800cd40 	.word	0x0800cd40
 800b9d8:	0800cb17 	.word	0x0800cb17
 800b9dc:	0800cbf7 	.word	0x0800cbf7
 800b9e0:	00000271 	.word	0x00000271

0800b9e4 <__lshift>:
 800b9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9e6:	000c      	movs	r4, r1
 800b9e8:	0017      	movs	r7, r2
 800b9ea:	6923      	ldr	r3, [r4, #16]
 800b9ec:	1155      	asrs	r5, r2, #5
 800b9ee:	b087      	sub	sp, #28
 800b9f0:	18eb      	adds	r3, r5, r3
 800b9f2:	9302      	str	r3, [sp, #8]
 800b9f4:	3301      	adds	r3, #1
 800b9f6:	9301      	str	r3, [sp, #4]
 800b9f8:	6849      	ldr	r1, [r1, #4]
 800b9fa:	68a3      	ldr	r3, [r4, #8]
 800b9fc:	9004      	str	r0, [sp, #16]
 800b9fe:	9a01      	ldr	r2, [sp, #4]
 800ba00:	4293      	cmp	r3, r2
 800ba02:	db10      	blt.n	800ba26 <__lshift+0x42>
 800ba04:	9804      	ldr	r0, [sp, #16]
 800ba06:	f7ff fd89 	bl	800b51c <_Balloc>
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	0002      	movs	r2, r0
 800ba0e:	0006      	movs	r6, r0
 800ba10:	0019      	movs	r1, r3
 800ba12:	3214      	adds	r2, #20
 800ba14:	4298      	cmp	r0, r3
 800ba16:	d10c      	bne.n	800ba32 <__lshift+0x4e>
 800ba18:	31df      	adds	r1, #223	; 0xdf
 800ba1a:	0032      	movs	r2, r6
 800ba1c:	4b26      	ldr	r3, [pc, #152]	; (800bab8 <__lshift+0xd4>)
 800ba1e:	4827      	ldr	r0, [pc, #156]	; (800babc <__lshift+0xd8>)
 800ba20:	31ff      	adds	r1, #255	; 0xff
 800ba22:	f000 fe4f 	bl	800c6c4 <__assert_func>
 800ba26:	3101      	adds	r1, #1
 800ba28:	005b      	lsls	r3, r3, #1
 800ba2a:	e7e8      	b.n	800b9fe <__lshift+0x1a>
 800ba2c:	0098      	lsls	r0, r3, #2
 800ba2e:	5011      	str	r1, [r2, r0]
 800ba30:	3301      	adds	r3, #1
 800ba32:	42ab      	cmp	r3, r5
 800ba34:	dbfa      	blt.n	800ba2c <__lshift+0x48>
 800ba36:	43eb      	mvns	r3, r5
 800ba38:	17db      	asrs	r3, r3, #31
 800ba3a:	401d      	ands	r5, r3
 800ba3c:	211f      	movs	r1, #31
 800ba3e:	0023      	movs	r3, r4
 800ba40:	0038      	movs	r0, r7
 800ba42:	00ad      	lsls	r5, r5, #2
 800ba44:	1955      	adds	r5, r2, r5
 800ba46:	6922      	ldr	r2, [r4, #16]
 800ba48:	3314      	adds	r3, #20
 800ba4a:	0092      	lsls	r2, r2, #2
 800ba4c:	4008      	ands	r0, r1
 800ba4e:	4684      	mov	ip, r0
 800ba50:	189a      	adds	r2, r3, r2
 800ba52:	420f      	tst	r7, r1
 800ba54:	d02a      	beq.n	800baac <__lshift+0xc8>
 800ba56:	3101      	adds	r1, #1
 800ba58:	1a09      	subs	r1, r1, r0
 800ba5a:	9105      	str	r1, [sp, #20]
 800ba5c:	2100      	movs	r1, #0
 800ba5e:	9503      	str	r5, [sp, #12]
 800ba60:	4667      	mov	r7, ip
 800ba62:	6818      	ldr	r0, [r3, #0]
 800ba64:	40b8      	lsls	r0, r7
 800ba66:	4308      	orrs	r0, r1
 800ba68:	9903      	ldr	r1, [sp, #12]
 800ba6a:	c101      	stmia	r1!, {r0}
 800ba6c:	9103      	str	r1, [sp, #12]
 800ba6e:	9805      	ldr	r0, [sp, #20]
 800ba70:	cb02      	ldmia	r3!, {r1}
 800ba72:	40c1      	lsrs	r1, r0
 800ba74:	429a      	cmp	r2, r3
 800ba76:	d8f3      	bhi.n	800ba60 <__lshift+0x7c>
 800ba78:	0020      	movs	r0, r4
 800ba7a:	3015      	adds	r0, #21
 800ba7c:	2304      	movs	r3, #4
 800ba7e:	4282      	cmp	r2, r0
 800ba80:	d304      	bcc.n	800ba8c <__lshift+0xa8>
 800ba82:	1b13      	subs	r3, r2, r4
 800ba84:	3b15      	subs	r3, #21
 800ba86:	089b      	lsrs	r3, r3, #2
 800ba88:	3301      	adds	r3, #1
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	50e9      	str	r1, [r5, r3]
 800ba8e:	2900      	cmp	r1, #0
 800ba90:	d002      	beq.n	800ba98 <__lshift+0xb4>
 800ba92:	9b02      	ldr	r3, [sp, #8]
 800ba94:	3302      	adds	r3, #2
 800ba96:	9301      	str	r3, [sp, #4]
 800ba98:	9b01      	ldr	r3, [sp, #4]
 800ba9a:	9804      	ldr	r0, [sp, #16]
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	0021      	movs	r1, r4
 800baa0:	6133      	str	r3, [r6, #16]
 800baa2:	f7ff fd7f 	bl	800b5a4 <_Bfree>
 800baa6:	0030      	movs	r0, r6
 800baa8:	b007      	add	sp, #28
 800baaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800baac:	cb02      	ldmia	r3!, {r1}
 800baae:	c502      	stmia	r5!, {r1}
 800bab0:	429a      	cmp	r2, r3
 800bab2:	d8fb      	bhi.n	800baac <__lshift+0xc8>
 800bab4:	e7f0      	b.n	800ba98 <__lshift+0xb4>
 800bab6:	46c0      	nop			; (mov r8, r8)
 800bab8:	0800cb86 	.word	0x0800cb86
 800babc:	0800cbf7 	.word	0x0800cbf7

0800bac0 <__mcmp>:
 800bac0:	b530      	push	{r4, r5, lr}
 800bac2:	690b      	ldr	r3, [r1, #16]
 800bac4:	6904      	ldr	r4, [r0, #16]
 800bac6:	0002      	movs	r2, r0
 800bac8:	1ae0      	subs	r0, r4, r3
 800baca:	429c      	cmp	r4, r3
 800bacc:	d10e      	bne.n	800baec <__mcmp+0x2c>
 800bace:	3214      	adds	r2, #20
 800bad0:	009b      	lsls	r3, r3, #2
 800bad2:	3114      	adds	r1, #20
 800bad4:	0014      	movs	r4, r2
 800bad6:	18c9      	adds	r1, r1, r3
 800bad8:	18d2      	adds	r2, r2, r3
 800bada:	3a04      	subs	r2, #4
 800badc:	3904      	subs	r1, #4
 800bade:	6815      	ldr	r5, [r2, #0]
 800bae0:	680b      	ldr	r3, [r1, #0]
 800bae2:	429d      	cmp	r5, r3
 800bae4:	d003      	beq.n	800baee <__mcmp+0x2e>
 800bae6:	2001      	movs	r0, #1
 800bae8:	429d      	cmp	r5, r3
 800baea:	d303      	bcc.n	800baf4 <__mcmp+0x34>
 800baec:	bd30      	pop	{r4, r5, pc}
 800baee:	4294      	cmp	r4, r2
 800baf0:	d3f3      	bcc.n	800bada <__mcmp+0x1a>
 800baf2:	e7fb      	b.n	800baec <__mcmp+0x2c>
 800baf4:	4240      	negs	r0, r0
 800baf6:	e7f9      	b.n	800baec <__mcmp+0x2c>

0800baf8 <__mdiff>:
 800baf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bafa:	000e      	movs	r6, r1
 800bafc:	0007      	movs	r7, r0
 800bafe:	0011      	movs	r1, r2
 800bb00:	0030      	movs	r0, r6
 800bb02:	b087      	sub	sp, #28
 800bb04:	0014      	movs	r4, r2
 800bb06:	f7ff ffdb 	bl	800bac0 <__mcmp>
 800bb0a:	1e05      	subs	r5, r0, #0
 800bb0c:	d110      	bne.n	800bb30 <__mdiff+0x38>
 800bb0e:	0001      	movs	r1, r0
 800bb10:	0038      	movs	r0, r7
 800bb12:	f7ff fd03 	bl	800b51c <_Balloc>
 800bb16:	1e02      	subs	r2, r0, #0
 800bb18:	d104      	bne.n	800bb24 <__mdiff+0x2c>
 800bb1a:	4b3f      	ldr	r3, [pc, #252]	; (800bc18 <__mdiff+0x120>)
 800bb1c:	483f      	ldr	r0, [pc, #252]	; (800bc1c <__mdiff+0x124>)
 800bb1e:	4940      	ldr	r1, [pc, #256]	; (800bc20 <__mdiff+0x128>)
 800bb20:	f000 fdd0 	bl	800c6c4 <__assert_func>
 800bb24:	2301      	movs	r3, #1
 800bb26:	6145      	str	r5, [r0, #20]
 800bb28:	6103      	str	r3, [r0, #16]
 800bb2a:	0010      	movs	r0, r2
 800bb2c:	b007      	add	sp, #28
 800bb2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb30:	2301      	movs	r3, #1
 800bb32:	9301      	str	r3, [sp, #4]
 800bb34:	2800      	cmp	r0, #0
 800bb36:	db04      	blt.n	800bb42 <__mdiff+0x4a>
 800bb38:	0023      	movs	r3, r4
 800bb3a:	0034      	movs	r4, r6
 800bb3c:	001e      	movs	r6, r3
 800bb3e:	2300      	movs	r3, #0
 800bb40:	9301      	str	r3, [sp, #4]
 800bb42:	0038      	movs	r0, r7
 800bb44:	6861      	ldr	r1, [r4, #4]
 800bb46:	f7ff fce9 	bl	800b51c <_Balloc>
 800bb4a:	1e02      	subs	r2, r0, #0
 800bb4c:	d103      	bne.n	800bb56 <__mdiff+0x5e>
 800bb4e:	4b32      	ldr	r3, [pc, #200]	; (800bc18 <__mdiff+0x120>)
 800bb50:	4832      	ldr	r0, [pc, #200]	; (800bc1c <__mdiff+0x124>)
 800bb52:	4934      	ldr	r1, [pc, #208]	; (800bc24 <__mdiff+0x12c>)
 800bb54:	e7e4      	b.n	800bb20 <__mdiff+0x28>
 800bb56:	9b01      	ldr	r3, [sp, #4]
 800bb58:	2700      	movs	r7, #0
 800bb5a:	60c3      	str	r3, [r0, #12]
 800bb5c:	6920      	ldr	r0, [r4, #16]
 800bb5e:	3414      	adds	r4, #20
 800bb60:	0083      	lsls	r3, r0, #2
 800bb62:	18e3      	adds	r3, r4, r3
 800bb64:	0021      	movs	r1, r4
 800bb66:	9401      	str	r4, [sp, #4]
 800bb68:	0034      	movs	r4, r6
 800bb6a:	9302      	str	r3, [sp, #8]
 800bb6c:	6933      	ldr	r3, [r6, #16]
 800bb6e:	3414      	adds	r4, #20
 800bb70:	009b      	lsls	r3, r3, #2
 800bb72:	18e3      	adds	r3, r4, r3
 800bb74:	9303      	str	r3, [sp, #12]
 800bb76:	0013      	movs	r3, r2
 800bb78:	3314      	adds	r3, #20
 800bb7a:	469c      	mov	ip, r3
 800bb7c:	9305      	str	r3, [sp, #20]
 800bb7e:	9104      	str	r1, [sp, #16]
 800bb80:	9b04      	ldr	r3, [sp, #16]
 800bb82:	cc02      	ldmia	r4!, {r1}
 800bb84:	cb20      	ldmia	r3!, {r5}
 800bb86:	9304      	str	r3, [sp, #16]
 800bb88:	b2ab      	uxth	r3, r5
 800bb8a:	19df      	adds	r7, r3, r7
 800bb8c:	b28b      	uxth	r3, r1
 800bb8e:	1afb      	subs	r3, r7, r3
 800bb90:	0c09      	lsrs	r1, r1, #16
 800bb92:	0c2d      	lsrs	r5, r5, #16
 800bb94:	1a6d      	subs	r5, r5, r1
 800bb96:	1419      	asrs	r1, r3, #16
 800bb98:	1869      	adds	r1, r5, r1
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	140f      	asrs	r7, r1, #16
 800bb9e:	0409      	lsls	r1, r1, #16
 800bba0:	4319      	orrs	r1, r3
 800bba2:	4663      	mov	r3, ip
 800bba4:	c302      	stmia	r3!, {r1}
 800bba6:	469c      	mov	ip, r3
 800bba8:	9b03      	ldr	r3, [sp, #12]
 800bbaa:	42a3      	cmp	r3, r4
 800bbac:	d8e8      	bhi.n	800bb80 <__mdiff+0x88>
 800bbae:	0031      	movs	r1, r6
 800bbb0:	9c03      	ldr	r4, [sp, #12]
 800bbb2:	3115      	adds	r1, #21
 800bbb4:	2304      	movs	r3, #4
 800bbb6:	428c      	cmp	r4, r1
 800bbb8:	d304      	bcc.n	800bbc4 <__mdiff+0xcc>
 800bbba:	1ba3      	subs	r3, r4, r6
 800bbbc:	3b15      	subs	r3, #21
 800bbbe:	089b      	lsrs	r3, r3, #2
 800bbc0:	3301      	adds	r3, #1
 800bbc2:	009b      	lsls	r3, r3, #2
 800bbc4:	9901      	ldr	r1, [sp, #4]
 800bbc6:	18cd      	adds	r5, r1, r3
 800bbc8:	9905      	ldr	r1, [sp, #20]
 800bbca:	002e      	movs	r6, r5
 800bbcc:	18cb      	adds	r3, r1, r3
 800bbce:	469c      	mov	ip, r3
 800bbd0:	9902      	ldr	r1, [sp, #8]
 800bbd2:	428e      	cmp	r6, r1
 800bbd4:	d310      	bcc.n	800bbf8 <__mdiff+0x100>
 800bbd6:	9e02      	ldr	r6, [sp, #8]
 800bbd8:	1ee9      	subs	r1, r5, #3
 800bbda:	2400      	movs	r4, #0
 800bbdc:	428e      	cmp	r6, r1
 800bbde:	d304      	bcc.n	800bbea <__mdiff+0xf2>
 800bbe0:	0031      	movs	r1, r6
 800bbe2:	3103      	adds	r1, #3
 800bbe4:	1b49      	subs	r1, r1, r5
 800bbe6:	0889      	lsrs	r1, r1, #2
 800bbe8:	008c      	lsls	r4, r1, #2
 800bbea:	191b      	adds	r3, r3, r4
 800bbec:	3b04      	subs	r3, #4
 800bbee:	6819      	ldr	r1, [r3, #0]
 800bbf0:	2900      	cmp	r1, #0
 800bbf2:	d00f      	beq.n	800bc14 <__mdiff+0x11c>
 800bbf4:	6110      	str	r0, [r2, #16]
 800bbf6:	e798      	b.n	800bb2a <__mdiff+0x32>
 800bbf8:	ce02      	ldmia	r6!, {r1}
 800bbfa:	b28c      	uxth	r4, r1
 800bbfc:	19e4      	adds	r4, r4, r7
 800bbfe:	0c0f      	lsrs	r7, r1, #16
 800bc00:	1421      	asrs	r1, r4, #16
 800bc02:	1879      	adds	r1, r7, r1
 800bc04:	b2a4      	uxth	r4, r4
 800bc06:	140f      	asrs	r7, r1, #16
 800bc08:	0409      	lsls	r1, r1, #16
 800bc0a:	4321      	orrs	r1, r4
 800bc0c:	4664      	mov	r4, ip
 800bc0e:	c402      	stmia	r4!, {r1}
 800bc10:	46a4      	mov	ip, r4
 800bc12:	e7dd      	b.n	800bbd0 <__mdiff+0xd8>
 800bc14:	3801      	subs	r0, #1
 800bc16:	e7e9      	b.n	800bbec <__mdiff+0xf4>
 800bc18:	0800cb86 	.word	0x0800cb86
 800bc1c:	0800cbf7 	.word	0x0800cbf7
 800bc20:	00000237 	.word	0x00000237
 800bc24:	00000245 	.word	0x00000245

0800bc28 <__ulp>:
 800bc28:	2000      	movs	r0, #0
 800bc2a:	4b0b      	ldr	r3, [pc, #44]	; (800bc58 <__ulp+0x30>)
 800bc2c:	4019      	ands	r1, r3
 800bc2e:	4b0b      	ldr	r3, [pc, #44]	; (800bc5c <__ulp+0x34>)
 800bc30:	18c9      	adds	r1, r1, r3
 800bc32:	4281      	cmp	r1, r0
 800bc34:	dc06      	bgt.n	800bc44 <__ulp+0x1c>
 800bc36:	4249      	negs	r1, r1
 800bc38:	150b      	asrs	r3, r1, #20
 800bc3a:	2b13      	cmp	r3, #19
 800bc3c:	dc03      	bgt.n	800bc46 <__ulp+0x1e>
 800bc3e:	2180      	movs	r1, #128	; 0x80
 800bc40:	0309      	lsls	r1, r1, #12
 800bc42:	4119      	asrs	r1, r3
 800bc44:	4770      	bx	lr
 800bc46:	3b14      	subs	r3, #20
 800bc48:	2001      	movs	r0, #1
 800bc4a:	2b1e      	cmp	r3, #30
 800bc4c:	dc02      	bgt.n	800bc54 <__ulp+0x2c>
 800bc4e:	2080      	movs	r0, #128	; 0x80
 800bc50:	0600      	lsls	r0, r0, #24
 800bc52:	40d8      	lsrs	r0, r3
 800bc54:	2100      	movs	r1, #0
 800bc56:	e7f5      	b.n	800bc44 <__ulp+0x1c>
 800bc58:	7ff00000 	.word	0x7ff00000
 800bc5c:	fcc00000 	.word	0xfcc00000

0800bc60 <__b2d>:
 800bc60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc62:	0006      	movs	r6, r0
 800bc64:	6903      	ldr	r3, [r0, #16]
 800bc66:	3614      	adds	r6, #20
 800bc68:	009b      	lsls	r3, r3, #2
 800bc6a:	18f3      	adds	r3, r6, r3
 800bc6c:	1f1d      	subs	r5, r3, #4
 800bc6e:	682c      	ldr	r4, [r5, #0]
 800bc70:	000f      	movs	r7, r1
 800bc72:	0020      	movs	r0, r4
 800bc74:	9301      	str	r3, [sp, #4]
 800bc76:	f7ff fd49 	bl	800b70c <__hi0bits>
 800bc7a:	2220      	movs	r2, #32
 800bc7c:	1a12      	subs	r2, r2, r0
 800bc7e:	603a      	str	r2, [r7, #0]
 800bc80:	0003      	movs	r3, r0
 800bc82:	4a1c      	ldr	r2, [pc, #112]	; (800bcf4 <__b2d+0x94>)
 800bc84:	280a      	cmp	r0, #10
 800bc86:	dc15      	bgt.n	800bcb4 <__b2d+0x54>
 800bc88:	210b      	movs	r1, #11
 800bc8a:	0027      	movs	r7, r4
 800bc8c:	1a09      	subs	r1, r1, r0
 800bc8e:	40cf      	lsrs	r7, r1
 800bc90:	433a      	orrs	r2, r7
 800bc92:	468c      	mov	ip, r1
 800bc94:	0011      	movs	r1, r2
 800bc96:	2200      	movs	r2, #0
 800bc98:	42ae      	cmp	r6, r5
 800bc9a:	d202      	bcs.n	800bca2 <__b2d+0x42>
 800bc9c:	9a01      	ldr	r2, [sp, #4]
 800bc9e:	3a08      	subs	r2, #8
 800bca0:	6812      	ldr	r2, [r2, #0]
 800bca2:	3315      	adds	r3, #21
 800bca4:	409c      	lsls	r4, r3
 800bca6:	4663      	mov	r3, ip
 800bca8:	0027      	movs	r7, r4
 800bcaa:	40da      	lsrs	r2, r3
 800bcac:	4317      	orrs	r7, r2
 800bcae:	0038      	movs	r0, r7
 800bcb0:	b003      	add	sp, #12
 800bcb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcb4:	2700      	movs	r7, #0
 800bcb6:	42ae      	cmp	r6, r5
 800bcb8:	d202      	bcs.n	800bcc0 <__b2d+0x60>
 800bcba:	9d01      	ldr	r5, [sp, #4]
 800bcbc:	3d08      	subs	r5, #8
 800bcbe:	682f      	ldr	r7, [r5, #0]
 800bcc0:	210b      	movs	r1, #11
 800bcc2:	4249      	negs	r1, r1
 800bcc4:	468c      	mov	ip, r1
 800bcc6:	449c      	add	ip, r3
 800bcc8:	2b0b      	cmp	r3, #11
 800bcca:	d010      	beq.n	800bcee <__b2d+0x8e>
 800bccc:	4661      	mov	r1, ip
 800bcce:	2320      	movs	r3, #32
 800bcd0:	408c      	lsls	r4, r1
 800bcd2:	1a5b      	subs	r3, r3, r1
 800bcd4:	0039      	movs	r1, r7
 800bcd6:	40d9      	lsrs	r1, r3
 800bcd8:	430c      	orrs	r4, r1
 800bcda:	4322      	orrs	r2, r4
 800bcdc:	0011      	movs	r1, r2
 800bcde:	2200      	movs	r2, #0
 800bce0:	42b5      	cmp	r5, r6
 800bce2:	d901      	bls.n	800bce8 <__b2d+0x88>
 800bce4:	3d04      	subs	r5, #4
 800bce6:	682a      	ldr	r2, [r5, #0]
 800bce8:	4664      	mov	r4, ip
 800bcea:	40a7      	lsls	r7, r4
 800bcec:	e7dd      	b.n	800bcaa <__b2d+0x4a>
 800bcee:	4322      	orrs	r2, r4
 800bcf0:	0011      	movs	r1, r2
 800bcf2:	e7dc      	b.n	800bcae <__b2d+0x4e>
 800bcf4:	3ff00000 	.word	0x3ff00000

0800bcf8 <__d2b>:
 800bcf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bcfa:	2101      	movs	r1, #1
 800bcfc:	0014      	movs	r4, r2
 800bcfe:	001d      	movs	r5, r3
 800bd00:	9f08      	ldr	r7, [sp, #32]
 800bd02:	f7ff fc0b 	bl	800b51c <_Balloc>
 800bd06:	1e06      	subs	r6, r0, #0
 800bd08:	d105      	bne.n	800bd16 <__d2b+0x1e>
 800bd0a:	0032      	movs	r2, r6
 800bd0c:	4b24      	ldr	r3, [pc, #144]	; (800bda0 <__d2b+0xa8>)
 800bd0e:	4825      	ldr	r0, [pc, #148]	; (800bda4 <__d2b+0xac>)
 800bd10:	4925      	ldr	r1, [pc, #148]	; (800bda8 <__d2b+0xb0>)
 800bd12:	f000 fcd7 	bl	800c6c4 <__assert_func>
 800bd16:	032b      	lsls	r3, r5, #12
 800bd18:	006d      	lsls	r5, r5, #1
 800bd1a:	0b1b      	lsrs	r3, r3, #12
 800bd1c:	0d6d      	lsrs	r5, r5, #21
 800bd1e:	d125      	bne.n	800bd6c <__d2b+0x74>
 800bd20:	9301      	str	r3, [sp, #4]
 800bd22:	2c00      	cmp	r4, #0
 800bd24:	d028      	beq.n	800bd78 <__d2b+0x80>
 800bd26:	4668      	mov	r0, sp
 800bd28:	9400      	str	r4, [sp, #0]
 800bd2a:	f7ff fd09 	bl	800b740 <__lo0bits>
 800bd2e:	9b01      	ldr	r3, [sp, #4]
 800bd30:	9900      	ldr	r1, [sp, #0]
 800bd32:	2800      	cmp	r0, #0
 800bd34:	d01e      	beq.n	800bd74 <__d2b+0x7c>
 800bd36:	2220      	movs	r2, #32
 800bd38:	001c      	movs	r4, r3
 800bd3a:	1a12      	subs	r2, r2, r0
 800bd3c:	4094      	lsls	r4, r2
 800bd3e:	0022      	movs	r2, r4
 800bd40:	40c3      	lsrs	r3, r0
 800bd42:	430a      	orrs	r2, r1
 800bd44:	6172      	str	r2, [r6, #20]
 800bd46:	9301      	str	r3, [sp, #4]
 800bd48:	9c01      	ldr	r4, [sp, #4]
 800bd4a:	61b4      	str	r4, [r6, #24]
 800bd4c:	1e63      	subs	r3, r4, #1
 800bd4e:	419c      	sbcs	r4, r3
 800bd50:	3401      	adds	r4, #1
 800bd52:	6134      	str	r4, [r6, #16]
 800bd54:	2d00      	cmp	r5, #0
 800bd56:	d017      	beq.n	800bd88 <__d2b+0x90>
 800bd58:	2435      	movs	r4, #53	; 0x35
 800bd5a:	4b14      	ldr	r3, [pc, #80]	; (800bdac <__d2b+0xb4>)
 800bd5c:	18ed      	adds	r5, r5, r3
 800bd5e:	182d      	adds	r5, r5, r0
 800bd60:	603d      	str	r5, [r7, #0]
 800bd62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd64:	1a24      	subs	r4, r4, r0
 800bd66:	601c      	str	r4, [r3, #0]
 800bd68:	0030      	movs	r0, r6
 800bd6a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bd6c:	2280      	movs	r2, #128	; 0x80
 800bd6e:	0352      	lsls	r2, r2, #13
 800bd70:	4313      	orrs	r3, r2
 800bd72:	e7d5      	b.n	800bd20 <__d2b+0x28>
 800bd74:	6171      	str	r1, [r6, #20]
 800bd76:	e7e7      	b.n	800bd48 <__d2b+0x50>
 800bd78:	a801      	add	r0, sp, #4
 800bd7a:	f7ff fce1 	bl	800b740 <__lo0bits>
 800bd7e:	9b01      	ldr	r3, [sp, #4]
 800bd80:	2401      	movs	r4, #1
 800bd82:	6173      	str	r3, [r6, #20]
 800bd84:	3020      	adds	r0, #32
 800bd86:	e7e4      	b.n	800bd52 <__d2b+0x5a>
 800bd88:	4b09      	ldr	r3, [pc, #36]	; (800bdb0 <__d2b+0xb8>)
 800bd8a:	18c0      	adds	r0, r0, r3
 800bd8c:	4b09      	ldr	r3, [pc, #36]	; (800bdb4 <__d2b+0xbc>)
 800bd8e:	6038      	str	r0, [r7, #0]
 800bd90:	18e3      	adds	r3, r4, r3
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	18f3      	adds	r3, r6, r3
 800bd96:	6958      	ldr	r0, [r3, #20]
 800bd98:	f7ff fcb8 	bl	800b70c <__hi0bits>
 800bd9c:	0164      	lsls	r4, r4, #5
 800bd9e:	e7e0      	b.n	800bd62 <__d2b+0x6a>
 800bda0:	0800cb86 	.word	0x0800cb86
 800bda4:	0800cbf7 	.word	0x0800cbf7
 800bda8:	0000030f 	.word	0x0000030f
 800bdac:	fffffbcd 	.word	0xfffffbcd
 800bdb0:	fffffbce 	.word	0xfffffbce
 800bdb4:	3fffffff 	.word	0x3fffffff

0800bdb8 <__ratio>:
 800bdb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdba:	b087      	sub	sp, #28
 800bdbc:	000f      	movs	r7, r1
 800bdbe:	a904      	add	r1, sp, #16
 800bdc0:	0006      	movs	r6, r0
 800bdc2:	f7ff ff4d 	bl	800bc60 <__b2d>
 800bdc6:	9000      	str	r0, [sp, #0]
 800bdc8:	9101      	str	r1, [sp, #4]
 800bdca:	9c00      	ldr	r4, [sp, #0]
 800bdcc:	9d01      	ldr	r5, [sp, #4]
 800bdce:	0038      	movs	r0, r7
 800bdd0:	a905      	add	r1, sp, #20
 800bdd2:	f7ff ff45 	bl	800bc60 <__b2d>
 800bdd6:	9002      	str	r0, [sp, #8]
 800bdd8:	9103      	str	r1, [sp, #12]
 800bdda:	9a02      	ldr	r2, [sp, #8]
 800bddc:	9b03      	ldr	r3, [sp, #12]
 800bdde:	6930      	ldr	r0, [r6, #16]
 800bde0:	6939      	ldr	r1, [r7, #16]
 800bde2:	9e04      	ldr	r6, [sp, #16]
 800bde4:	1a40      	subs	r0, r0, r1
 800bde6:	9905      	ldr	r1, [sp, #20]
 800bde8:	0140      	lsls	r0, r0, #5
 800bdea:	1a71      	subs	r1, r6, r1
 800bdec:	1841      	adds	r1, r0, r1
 800bdee:	0508      	lsls	r0, r1, #20
 800bdf0:	2900      	cmp	r1, #0
 800bdf2:	dd07      	ble.n	800be04 <__ratio+0x4c>
 800bdf4:	9901      	ldr	r1, [sp, #4]
 800bdf6:	1845      	adds	r5, r0, r1
 800bdf8:	0020      	movs	r0, r4
 800bdfa:	0029      	movs	r1, r5
 800bdfc:	f7f5 f83e 	bl	8000e7c <__aeabi_ddiv>
 800be00:	b007      	add	sp, #28
 800be02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be04:	9903      	ldr	r1, [sp, #12]
 800be06:	1a0b      	subs	r3, r1, r0
 800be08:	e7f6      	b.n	800bdf8 <__ratio+0x40>

0800be0a <__copybits>:
 800be0a:	b570      	push	{r4, r5, r6, lr}
 800be0c:	0014      	movs	r4, r2
 800be0e:	0005      	movs	r5, r0
 800be10:	3901      	subs	r1, #1
 800be12:	6913      	ldr	r3, [r2, #16]
 800be14:	1149      	asrs	r1, r1, #5
 800be16:	3101      	adds	r1, #1
 800be18:	0089      	lsls	r1, r1, #2
 800be1a:	3414      	adds	r4, #20
 800be1c:	009b      	lsls	r3, r3, #2
 800be1e:	1841      	adds	r1, r0, r1
 800be20:	18e3      	adds	r3, r4, r3
 800be22:	42a3      	cmp	r3, r4
 800be24:	d80d      	bhi.n	800be42 <__copybits+0x38>
 800be26:	0014      	movs	r4, r2
 800be28:	3411      	adds	r4, #17
 800be2a:	2500      	movs	r5, #0
 800be2c:	429c      	cmp	r4, r3
 800be2e:	d803      	bhi.n	800be38 <__copybits+0x2e>
 800be30:	1a9b      	subs	r3, r3, r2
 800be32:	3b11      	subs	r3, #17
 800be34:	089b      	lsrs	r3, r3, #2
 800be36:	009d      	lsls	r5, r3, #2
 800be38:	2300      	movs	r3, #0
 800be3a:	1940      	adds	r0, r0, r5
 800be3c:	4281      	cmp	r1, r0
 800be3e:	d803      	bhi.n	800be48 <__copybits+0x3e>
 800be40:	bd70      	pop	{r4, r5, r6, pc}
 800be42:	cc40      	ldmia	r4!, {r6}
 800be44:	c540      	stmia	r5!, {r6}
 800be46:	e7ec      	b.n	800be22 <__copybits+0x18>
 800be48:	c008      	stmia	r0!, {r3}
 800be4a:	e7f7      	b.n	800be3c <__copybits+0x32>

0800be4c <__any_on>:
 800be4c:	0002      	movs	r2, r0
 800be4e:	6900      	ldr	r0, [r0, #16]
 800be50:	b510      	push	{r4, lr}
 800be52:	3214      	adds	r2, #20
 800be54:	114b      	asrs	r3, r1, #5
 800be56:	4298      	cmp	r0, r3
 800be58:	db13      	blt.n	800be82 <__any_on+0x36>
 800be5a:	dd0c      	ble.n	800be76 <__any_on+0x2a>
 800be5c:	241f      	movs	r4, #31
 800be5e:	0008      	movs	r0, r1
 800be60:	4020      	ands	r0, r4
 800be62:	4221      	tst	r1, r4
 800be64:	d007      	beq.n	800be76 <__any_on+0x2a>
 800be66:	0099      	lsls	r1, r3, #2
 800be68:	588c      	ldr	r4, [r1, r2]
 800be6a:	0021      	movs	r1, r4
 800be6c:	40c1      	lsrs	r1, r0
 800be6e:	4081      	lsls	r1, r0
 800be70:	2001      	movs	r0, #1
 800be72:	428c      	cmp	r4, r1
 800be74:	d104      	bne.n	800be80 <__any_on+0x34>
 800be76:	009b      	lsls	r3, r3, #2
 800be78:	18d3      	adds	r3, r2, r3
 800be7a:	4293      	cmp	r3, r2
 800be7c:	d803      	bhi.n	800be86 <__any_on+0x3a>
 800be7e:	2000      	movs	r0, #0
 800be80:	bd10      	pop	{r4, pc}
 800be82:	0003      	movs	r3, r0
 800be84:	e7f7      	b.n	800be76 <__any_on+0x2a>
 800be86:	3b04      	subs	r3, #4
 800be88:	6819      	ldr	r1, [r3, #0]
 800be8a:	2900      	cmp	r1, #0
 800be8c:	d0f5      	beq.n	800be7a <__any_on+0x2e>
 800be8e:	2001      	movs	r0, #1
 800be90:	e7f6      	b.n	800be80 <__any_on+0x34>

0800be92 <__ascii_wctomb>:
 800be92:	0003      	movs	r3, r0
 800be94:	1e08      	subs	r0, r1, #0
 800be96:	d005      	beq.n	800bea4 <__ascii_wctomb+0x12>
 800be98:	2aff      	cmp	r2, #255	; 0xff
 800be9a:	d904      	bls.n	800bea6 <__ascii_wctomb+0x14>
 800be9c:	228a      	movs	r2, #138	; 0x8a
 800be9e:	2001      	movs	r0, #1
 800bea0:	601a      	str	r2, [r3, #0]
 800bea2:	4240      	negs	r0, r0
 800bea4:	4770      	bx	lr
 800bea6:	2001      	movs	r0, #1
 800bea8:	700a      	strb	r2, [r1, #0]
 800beaa:	e7fb      	b.n	800bea4 <__ascii_wctomb+0x12>

0800beac <__ssputs_r>:
 800beac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800beae:	b085      	sub	sp, #20
 800beb0:	9301      	str	r3, [sp, #4]
 800beb2:	9203      	str	r2, [sp, #12]
 800beb4:	688e      	ldr	r6, [r1, #8]
 800beb6:	9a01      	ldr	r2, [sp, #4]
 800beb8:	0007      	movs	r7, r0
 800beba:	000c      	movs	r4, r1
 800bebc:	680b      	ldr	r3, [r1, #0]
 800bebe:	4296      	cmp	r6, r2
 800bec0:	d831      	bhi.n	800bf26 <__ssputs_r+0x7a>
 800bec2:	898a      	ldrh	r2, [r1, #12]
 800bec4:	2190      	movs	r1, #144	; 0x90
 800bec6:	00c9      	lsls	r1, r1, #3
 800bec8:	420a      	tst	r2, r1
 800beca:	d029      	beq.n	800bf20 <__ssputs_r+0x74>
 800becc:	2003      	movs	r0, #3
 800bece:	6921      	ldr	r1, [r4, #16]
 800bed0:	1a5b      	subs	r3, r3, r1
 800bed2:	9302      	str	r3, [sp, #8]
 800bed4:	6963      	ldr	r3, [r4, #20]
 800bed6:	4343      	muls	r3, r0
 800bed8:	0fdd      	lsrs	r5, r3, #31
 800beda:	18ed      	adds	r5, r5, r3
 800bedc:	9b01      	ldr	r3, [sp, #4]
 800bede:	9802      	ldr	r0, [sp, #8]
 800bee0:	3301      	adds	r3, #1
 800bee2:	181b      	adds	r3, r3, r0
 800bee4:	106d      	asrs	r5, r5, #1
 800bee6:	42ab      	cmp	r3, r5
 800bee8:	d900      	bls.n	800beec <__ssputs_r+0x40>
 800beea:	001d      	movs	r5, r3
 800beec:	0552      	lsls	r2, r2, #21
 800beee:	d529      	bpl.n	800bf44 <__ssputs_r+0x98>
 800bef0:	0029      	movs	r1, r5
 800bef2:	0038      	movs	r0, r7
 800bef4:	f7ff fa6e 	bl	800b3d4 <_malloc_r>
 800bef8:	1e06      	subs	r6, r0, #0
 800befa:	d02d      	beq.n	800bf58 <__ssputs_r+0xac>
 800befc:	9a02      	ldr	r2, [sp, #8]
 800befe:	6921      	ldr	r1, [r4, #16]
 800bf00:	f7fd ffe4 	bl	8009ecc <memcpy>
 800bf04:	89a2      	ldrh	r2, [r4, #12]
 800bf06:	4b19      	ldr	r3, [pc, #100]	; (800bf6c <__ssputs_r+0xc0>)
 800bf08:	401a      	ands	r2, r3
 800bf0a:	2380      	movs	r3, #128	; 0x80
 800bf0c:	4313      	orrs	r3, r2
 800bf0e:	81a3      	strh	r3, [r4, #12]
 800bf10:	9b02      	ldr	r3, [sp, #8]
 800bf12:	6126      	str	r6, [r4, #16]
 800bf14:	18f6      	adds	r6, r6, r3
 800bf16:	6026      	str	r6, [r4, #0]
 800bf18:	6165      	str	r5, [r4, #20]
 800bf1a:	9e01      	ldr	r6, [sp, #4]
 800bf1c:	1aed      	subs	r5, r5, r3
 800bf1e:	60a5      	str	r5, [r4, #8]
 800bf20:	9b01      	ldr	r3, [sp, #4]
 800bf22:	429e      	cmp	r6, r3
 800bf24:	d900      	bls.n	800bf28 <__ssputs_r+0x7c>
 800bf26:	9e01      	ldr	r6, [sp, #4]
 800bf28:	0032      	movs	r2, r6
 800bf2a:	9903      	ldr	r1, [sp, #12]
 800bf2c:	6820      	ldr	r0, [r4, #0]
 800bf2e:	f000 fb7f 	bl	800c630 <memmove>
 800bf32:	2000      	movs	r0, #0
 800bf34:	68a3      	ldr	r3, [r4, #8]
 800bf36:	1b9b      	subs	r3, r3, r6
 800bf38:	60a3      	str	r3, [r4, #8]
 800bf3a:	6823      	ldr	r3, [r4, #0]
 800bf3c:	199b      	adds	r3, r3, r6
 800bf3e:	6023      	str	r3, [r4, #0]
 800bf40:	b005      	add	sp, #20
 800bf42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf44:	002a      	movs	r2, r5
 800bf46:	0038      	movs	r0, r7
 800bf48:	f000 fc07 	bl	800c75a <_realloc_r>
 800bf4c:	1e06      	subs	r6, r0, #0
 800bf4e:	d1df      	bne.n	800bf10 <__ssputs_r+0x64>
 800bf50:	0038      	movs	r0, r7
 800bf52:	6921      	ldr	r1, [r4, #16]
 800bf54:	f7fe fe6c 	bl	800ac30 <_free_r>
 800bf58:	230c      	movs	r3, #12
 800bf5a:	2001      	movs	r0, #1
 800bf5c:	603b      	str	r3, [r7, #0]
 800bf5e:	89a2      	ldrh	r2, [r4, #12]
 800bf60:	3334      	adds	r3, #52	; 0x34
 800bf62:	4313      	orrs	r3, r2
 800bf64:	81a3      	strh	r3, [r4, #12]
 800bf66:	4240      	negs	r0, r0
 800bf68:	e7ea      	b.n	800bf40 <__ssputs_r+0x94>
 800bf6a:	46c0      	nop			; (mov r8, r8)
 800bf6c:	fffffb7f 	.word	0xfffffb7f

0800bf70 <_svfiprintf_r>:
 800bf70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf72:	b0a1      	sub	sp, #132	; 0x84
 800bf74:	9003      	str	r0, [sp, #12]
 800bf76:	001d      	movs	r5, r3
 800bf78:	898b      	ldrh	r3, [r1, #12]
 800bf7a:	000f      	movs	r7, r1
 800bf7c:	0016      	movs	r6, r2
 800bf7e:	061b      	lsls	r3, r3, #24
 800bf80:	d511      	bpl.n	800bfa6 <_svfiprintf_r+0x36>
 800bf82:	690b      	ldr	r3, [r1, #16]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d10e      	bne.n	800bfa6 <_svfiprintf_r+0x36>
 800bf88:	2140      	movs	r1, #64	; 0x40
 800bf8a:	f7ff fa23 	bl	800b3d4 <_malloc_r>
 800bf8e:	6038      	str	r0, [r7, #0]
 800bf90:	6138      	str	r0, [r7, #16]
 800bf92:	2800      	cmp	r0, #0
 800bf94:	d105      	bne.n	800bfa2 <_svfiprintf_r+0x32>
 800bf96:	230c      	movs	r3, #12
 800bf98:	9a03      	ldr	r2, [sp, #12]
 800bf9a:	3801      	subs	r0, #1
 800bf9c:	6013      	str	r3, [r2, #0]
 800bf9e:	b021      	add	sp, #132	; 0x84
 800bfa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfa2:	2340      	movs	r3, #64	; 0x40
 800bfa4:	617b      	str	r3, [r7, #20]
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	ac08      	add	r4, sp, #32
 800bfaa:	6163      	str	r3, [r4, #20]
 800bfac:	3320      	adds	r3, #32
 800bfae:	7663      	strb	r3, [r4, #25]
 800bfb0:	3310      	adds	r3, #16
 800bfb2:	76a3      	strb	r3, [r4, #26]
 800bfb4:	9507      	str	r5, [sp, #28]
 800bfb6:	0035      	movs	r5, r6
 800bfb8:	782b      	ldrb	r3, [r5, #0]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d001      	beq.n	800bfc2 <_svfiprintf_r+0x52>
 800bfbe:	2b25      	cmp	r3, #37	; 0x25
 800bfc0:	d148      	bne.n	800c054 <_svfiprintf_r+0xe4>
 800bfc2:	1bab      	subs	r3, r5, r6
 800bfc4:	9305      	str	r3, [sp, #20]
 800bfc6:	42b5      	cmp	r5, r6
 800bfc8:	d00b      	beq.n	800bfe2 <_svfiprintf_r+0x72>
 800bfca:	0032      	movs	r2, r6
 800bfcc:	0039      	movs	r1, r7
 800bfce:	9803      	ldr	r0, [sp, #12]
 800bfd0:	f7ff ff6c 	bl	800beac <__ssputs_r>
 800bfd4:	3001      	adds	r0, #1
 800bfd6:	d100      	bne.n	800bfda <_svfiprintf_r+0x6a>
 800bfd8:	e0af      	b.n	800c13a <_svfiprintf_r+0x1ca>
 800bfda:	6963      	ldr	r3, [r4, #20]
 800bfdc:	9a05      	ldr	r2, [sp, #20]
 800bfde:	189b      	adds	r3, r3, r2
 800bfe0:	6163      	str	r3, [r4, #20]
 800bfe2:	782b      	ldrb	r3, [r5, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d100      	bne.n	800bfea <_svfiprintf_r+0x7a>
 800bfe8:	e0a7      	b.n	800c13a <_svfiprintf_r+0x1ca>
 800bfea:	2201      	movs	r2, #1
 800bfec:	2300      	movs	r3, #0
 800bfee:	4252      	negs	r2, r2
 800bff0:	6062      	str	r2, [r4, #4]
 800bff2:	a904      	add	r1, sp, #16
 800bff4:	3254      	adds	r2, #84	; 0x54
 800bff6:	1852      	adds	r2, r2, r1
 800bff8:	1c6e      	adds	r6, r5, #1
 800bffa:	6023      	str	r3, [r4, #0]
 800bffc:	60e3      	str	r3, [r4, #12]
 800bffe:	60a3      	str	r3, [r4, #8]
 800c000:	7013      	strb	r3, [r2, #0]
 800c002:	65a3      	str	r3, [r4, #88]	; 0x58
 800c004:	4b55      	ldr	r3, [pc, #340]	; (800c15c <_svfiprintf_r+0x1ec>)
 800c006:	2205      	movs	r2, #5
 800c008:	0018      	movs	r0, r3
 800c00a:	7831      	ldrb	r1, [r6, #0]
 800c00c:	9305      	str	r3, [sp, #20]
 800c00e:	f7fd ff52 	bl	8009eb6 <memchr>
 800c012:	1c75      	adds	r5, r6, #1
 800c014:	2800      	cmp	r0, #0
 800c016:	d11f      	bne.n	800c058 <_svfiprintf_r+0xe8>
 800c018:	6822      	ldr	r2, [r4, #0]
 800c01a:	06d3      	lsls	r3, r2, #27
 800c01c:	d504      	bpl.n	800c028 <_svfiprintf_r+0xb8>
 800c01e:	2353      	movs	r3, #83	; 0x53
 800c020:	a904      	add	r1, sp, #16
 800c022:	185b      	adds	r3, r3, r1
 800c024:	2120      	movs	r1, #32
 800c026:	7019      	strb	r1, [r3, #0]
 800c028:	0713      	lsls	r3, r2, #28
 800c02a:	d504      	bpl.n	800c036 <_svfiprintf_r+0xc6>
 800c02c:	2353      	movs	r3, #83	; 0x53
 800c02e:	a904      	add	r1, sp, #16
 800c030:	185b      	adds	r3, r3, r1
 800c032:	212b      	movs	r1, #43	; 0x2b
 800c034:	7019      	strb	r1, [r3, #0]
 800c036:	7833      	ldrb	r3, [r6, #0]
 800c038:	2b2a      	cmp	r3, #42	; 0x2a
 800c03a:	d016      	beq.n	800c06a <_svfiprintf_r+0xfa>
 800c03c:	0035      	movs	r5, r6
 800c03e:	2100      	movs	r1, #0
 800c040:	200a      	movs	r0, #10
 800c042:	68e3      	ldr	r3, [r4, #12]
 800c044:	782a      	ldrb	r2, [r5, #0]
 800c046:	1c6e      	adds	r6, r5, #1
 800c048:	3a30      	subs	r2, #48	; 0x30
 800c04a:	2a09      	cmp	r2, #9
 800c04c:	d94e      	bls.n	800c0ec <_svfiprintf_r+0x17c>
 800c04e:	2900      	cmp	r1, #0
 800c050:	d111      	bne.n	800c076 <_svfiprintf_r+0x106>
 800c052:	e017      	b.n	800c084 <_svfiprintf_r+0x114>
 800c054:	3501      	adds	r5, #1
 800c056:	e7af      	b.n	800bfb8 <_svfiprintf_r+0x48>
 800c058:	9b05      	ldr	r3, [sp, #20]
 800c05a:	6822      	ldr	r2, [r4, #0]
 800c05c:	1ac0      	subs	r0, r0, r3
 800c05e:	2301      	movs	r3, #1
 800c060:	4083      	lsls	r3, r0
 800c062:	4313      	orrs	r3, r2
 800c064:	002e      	movs	r6, r5
 800c066:	6023      	str	r3, [r4, #0]
 800c068:	e7cc      	b.n	800c004 <_svfiprintf_r+0x94>
 800c06a:	9b07      	ldr	r3, [sp, #28]
 800c06c:	1d19      	adds	r1, r3, #4
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	9107      	str	r1, [sp, #28]
 800c072:	2b00      	cmp	r3, #0
 800c074:	db01      	blt.n	800c07a <_svfiprintf_r+0x10a>
 800c076:	930b      	str	r3, [sp, #44]	; 0x2c
 800c078:	e004      	b.n	800c084 <_svfiprintf_r+0x114>
 800c07a:	425b      	negs	r3, r3
 800c07c:	60e3      	str	r3, [r4, #12]
 800c07e:	2302      	movs	r3, #2
 800c080:	4313      	orrs	r3, r2
 800c082:	6023      	str	r3, [r4, #0]
 800c084:	782b      	ldrb	r3, [r5, #0]
 800c086:	2b2e      	cmp	r3, #46	; 0x2e
 800c088:	d10a      	bne.n	800c0a0 <_svfiprintf_r+0x130>
 800c08a:	786b      	ldrb	r3, [r5, #1]
 800c08c:	2b2a      	cmp	r3, #42	; 0x2a
 800c08e:	d135      	bne.n	800c0fc <_svfiprintf_r+0x18c>
 800c090:	9b07      	ldr	r3, [sp, #28]
 800c092:	3502      	adds	r5, #2
 800c094:	1d1a      	adds	r2, r3, #4
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	9207      	str	r2, [sp, #28]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	db2b      	blt.n	800c0f6 <_svfiprintf_r+0x186>
 800c09e:	9309      	str	r3, [sp, #36]	; 0x24
 800c0a0:	4e2f      	ldr	r6, [pc, #188]	; (800c160 <_svfiprintf_r+0x1f0>)
 800c0a2:	2203      	movs	r2, #3
 800c0a4:	0030      	movs	r0, r6
 800c0a6:	7829      	ldrb	r1, [r5, #0]
 800c0a8:	f7fd ff05 	bl	8009eb6 <memchr>
 800c0ac:	2800      	cmp	r0, #0
 800c0ae:	d006      	beq.n	800c0be <_svfiprintf_r+0x14e>
 800c0b0:	2340      	movs	r3, #64	; 0x40
 800c0b2:	1b80      	subs	r0, r0, r6
 800c0b4:	4083      	lsls	r3, r0
 800c0b6:	6822      	ldr	r2, [r4, #0]
 800c0b8:	3501      	adds	r5, #1
 800c0ba:	4313      	orrs	r3, r2
 800c0bc:	6023      	str	r3, [r4, #0]
 800c0be:	7829      	ldrb	r1, [r5, #0]
 800c0c0:	2206      	movs	r2, #6
 800c0c2:	4828      	ldr	r0, [pc, #160]	; (800c164 <_svfiprintf_r+0x1f4>)
 800c0c4:	1c6e      	adds	r6, r5, #1
 800c0c6:	7621      	strb	r1, [r4, #24]
 800c0c8:	f7fd fef5 	bl	8009eb6 <memchr>
 800c0cc:	2800      	cmp	r0, #0
 800c0ce:	d03c      	beq.n	800c14a <_svfiprintf_r+0x1da>
 800c0d0:	4b25      	ldr	r3, [pc, #148]	; (800c168 <_svfiprintf_r+0x1f8>)
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d125      	bne.n	800c122 <_svfiprintf_r+0x1b2>
 800c0d6:	2207      	movs	r2, #7
 800c0d8:	9b07      	ldr	r3, [sp, #28]
 800c0da:	3307      	adds	r3, #7
 800c0dc:	4393      	bics	r3, r2
 800c0de:	3308      	adds	r3, #8
 800c0e0:	9307      	str	r3, [sp, #28]
 800c0e2:	6963      	ldr	r3, [r4, #20]
 800c0e4:	9a04      	ldr	r2, [sp, #16]
 800c0e6:	189b      	adds	r3, r3, r2
 800c0e8:	6163      	str	r3, [r4, #20]
 800c0ea:	e764      	b.n	800bfb6 <_svfiprintf_r+0x46>
 800c0ec:	4343      	muls	r3, r0
 800c0ee:	0035      	movs	r5, r6
 800c0f0:	2101      	movs	r1, #1
 800c0f2:	189b      	adds	r3, r3, r2
 800c0f4:	e7a6      	b.n	800c044 <_svfiprintf_r+0xd4>
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	425b      	negs	r3, r3
 800c0fa:	e7d0      	b.n	800c09e <_svfiprintf_r+0x12e>
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	200a      	movs	r0, #10
 800c100:	001a      	movs	r2, r3
 800c102:	3501      	adds	r5, #1
 800c104:	6063      	str	r3, [r4, #4]
 800c106:	7829      	ldrb	r1, [r5, #0]
 800c108:	1c6e      	adds	r6, r5, #1
 800c10a:	3930      	subs	r1, #48	; 0x30
 800c10c:	2909      	cmp	r1, #9
 800c10e:	d903      	bls.n	800c118 <_svfiprintf_r+0x1a8>
 800c110:	2b00      	cmp	r3, #0
 800c112:	d0c5      	beq.n	800c0a0 <_svfiprintf_r+0x130>
 800c114:	9209      	str	r2, [sp, #36]	; 0x24
 800c116:	e7c3      	b.n	800c0a0 <_svfiprintf_r+0x130>
 800c118:	4342      	muls	r2, r0
 800c11a:	0035      	movs	r5, r6
 800c11c:	2301      	movs	r3, #1
 800c11e:	1852      	adds	r2, r2, r1
 800c120:	e7f1      	b.n	800c106 <_svfiprintf_r+0x196>
 800c122:	aa07      	add	r2, sp, #28
 800c124:	9200      	str	r2, [sp, #0]
 800c126:	0021      	movs	r1, r4
 800c128:	003a      	movs	r2, r7
 800c12a:	4b10      	ldr	r3, [pc, #64]	; (800c16c <_svfiprintf_r+0x1fc>)
 800c12c:	9803      	ldr	r0, [sp, #12]
 800c12e:	f7fc fe75 	bl	8008e1c <_printf_float>
 800c132:	9004      	str	r0, [sp, #16]
 800c134:	9b04      	ldr	r3, [sp, #16]
 800c136:	3301      	adds	r3, #1
 800c138:	d1d3      	bne.n	800c0e2 <_svfiprintf_r+0x172>
 800c13a:	89bb      	ldrh	r3, [r7, #12]
 800c13c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c13e:	065b      	lsls	r3, r3, #25
 800c140:	d400      	bmi.n	800c144 <_svfiprintf_r+0x1d4>
 800c142:	e72c      	b.n	800bf9e <_svfiprintf_r+0x2e>
 800c144:	2001      	movs	r0, #1
 800c146:	4240      	negs	r0, r0
 800c148:	e729      	b.n	800bf9e <_svfiprintf_r+0x2e>
 800c14a:	aa07      	add	r2, sp, #28
 800c14c:	9200      	str	r2, [sp, #0]
 800c14e:	0021      	movs	r1, r4
 800c150:	003a      	movs	r2, r7
 800c152:	4b06      	ldr	r3, [pc, #24]	; (800c16c <_svfiprintf_r+0x1fc>)
 800c154:	9803      	ldr	r0, [sp, #12]
 800c156:	f7fd f927 	bl	80093a8 <_printf_i>
 800c15a:	e7ea      	b.n	800c132 <_svfiprintf_r+0x1c2>
 800c15c:	0800cd4c 	.word	0x0800cd4c
 800c160:	0800cd52 	.word	0x0800cd52
 800c164:	0800cd56 	.word	0x0800cd56
 800c168:	08008e1d 	.word	0x08008e1d
 800c16c:	0800bead 	.word	0x0800bead

0800c170 <__sfputc_r>:
 800c170:	6893      	ldr	r3, [r2, #8]
 800c172:	b510      	push	{r4, lr}
 800c174:	3b01      	subs	r3, #1
 800c176:	6093      	str	r3, [r2, #8]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	da04      	bge.n	800c186 <__sfputc_r+0x16>
 800c17c:	6994      	ldr	r4, [r2, #24]
 800c17e:	42a3      	cmp	r3, r4
 800c180:	db07      	blt.n	800c192 <__sfputc_r+0x22>
 800c182:	290a      	cmp	r1, #10
 800c184:	d005      	beq.n	800c192 <__sfputc_r+0x22>
 800c186:	6813      	ldr	r3, [r2, #0]
 800c188:	1c58      	adds	r0, r3, #1
 800c18a:	6010      	str	r0, [r2, #0]
 800c18c:	7019      	strb	r1, [r3, #0]
 800c18e:	0008      	movs	r0, r1
 800c190:	bd10      	pop	{r4, pc}
 800c192:	f7fd fd51 	bl	8009c38 <__swbuf_r>
 800c196:	0001      	movs	r1, r0
 800c198:	e7f9      	b.n	800c18e <__sfputc_r+0x1e>

0800c19a <__sfputs_r>:
 800c19a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c19c:	0006      	movs	r6, r0
 800c19e:	000f      	movs	r7, r1
 800c1a0:	0014      	movs	r4, r2
 800c1a2:	18d5      	adds	r5, r2, r3
 800c1a4:	42ac      	cmp	r4, r5
 800c1a6:	d101      	bne.n	800c1ac <__sfputs_r+0x12>
 800c1a8:	2000      	movs	r0, #0
 800c1aa:	e007      	b.n	800c1bc <__sfputs_r+0x22>
 800c1ac:	7821      	ldrb	r1, [r4, #0]
 800c1ae:	003a      	movs	r2, r7
 800c1b0:	0030      	movs	r0, r6
 800c1b2:	f7ff ffdd 	bl	800c170 <__sfputc_r>
 800c1b6:	3401      	adds	r4, #1
 800c1b8:	1c43      	adds	r3, r0, #1
 800c1ba:	d1f3      	bne.n	800c1a4 <__sfputs_r+0xa>
 800c1bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c1c0 <_vfiprintf_r>:
 800c1c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1c2:	b0a1      	sub	sp, #132	; 0x84
 800c1c4:	000f      	movs	r7, r1
 800c1c6:	0015      	movs	r5, r2
 800c1c8:	001e      	movs	r6, r3
 800c1ca:	9003      	str	r0, [sp, #12]
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	d004      	beq.n	800c1da <_vfiprintf_r+0x1a>
 800c1d0:	6a03      	ldr	r3, [r0, #32]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d101      	bne.n	800c1da <_vfiprintf_r+0x1a>
 800c1d6:	f7fd fc8f 	bl	8009af8 <__sinit>
 800c1da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c1dc:	07db      	lsls	r3, r3, #31
 800c1de:	d405      	bmi.n	800c1ec <_vfiprintf_r+0x2c>
 800c1e0:	89bb      	ldrh	r3, [r7, #12]
 800c1e2:	059b      	lsls	r3, r3, #22
 800c1e4:	d402      	bmi.n	800c1ec <_vfiprintf_r+0x2c>
 800c1e6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c1e8:	f7fd fe63 	bl	8009eb2 <__retarget_lock_acquire_recursive>
 800c1ec:	89bb      	ldrh	r3, [r7, #12]
 800c1ee:	071b      	lsls	r3, r3, #28
 800c1f0:	d502      	bpl.n	800c1f8 <_vfiprintf_r+0x38>
 800c1f2:	693b      	ldr	r3, [r7, #16]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d113      	bne.n	800c220 <_vfiprintf_r+0x60>
 800c1f8:	0039      	movs	r1, r7
 800c1fa:	9803      	ldr	r0, [sp, #12]
 800c1fc:	f7fd fd5e 	bl	8009cbc <__swsetup_r>
 800c200:	2800      	cmp	r0, #0
 800c202:	d00d      	beq.n	800c220 <_vfiprintf_r+0x60>
 800c204:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c206:	07db      	lsls	r3, r3, #31
 800c208:	d503      	bpl.n	800c212 <_vfiprintf_r+0x52>
 800c20a:	2001      	movs	r0, #1
 800c20c:	4240      	negs	r0, r0
 800c20e:	b021      	add	sp, #132	; 0x84
 800c210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c212:	89bb      	ldrh	r3, [r7, #12]
 800c214:	059b      	lsls	r3, r3, #22
 800c216:	d4f8      	bmi.n	800c20a <_vfiprintf_r+0x4a>
 800c218:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c21a:	f7fd fe4b 	bl	8009eb4 <__retarget_lock_release_recursive>
 800c21e:	e7f4      	b.n	800c20a <_vfiprintf_r+0x4a>
 800c220:	2300      	movs	r3, #0
 800c222:	ac08      	add	r4, sp, #32
 800c224:	6163      	str	r3, [r4, #20]
 800c226:	3320      	adds	r3, #32
 800c228:	7663      	strb	r3, [r4, #25]
 800c22a:	3310      	adds	r3, #16
 800c22c:	76a3      	strb	r3, [r4, #26]
 800c22e:	9607      	str	r6, [sp, #28]
 800c230:	002e      	movs	r6, r5
 800c232:	7833      	ldrb	r3, [r6, #0]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d001      	beq.n	800c23c <_vfiprintf_r+0x7c>
 800c238:	2b25      	cmp	r3, #37	; 0x25
 800c23a:	d148      	bne.n	800c2ce <_vfiprintf_r+0x10e>
 800c23c:	1b73      	subs	r3, r6, r5
 800c23e:	9305      	str	r3, [sp, #20]
 800c240:	42ae      	cmp	r6, r5
 800c242:	d00b      	beq.n	800c25c <_vfiprintf_r+0x9c>
 800c244:	002a      	movs	r2, r5
 800c246:	0039      	movs	r1, r7
 800c248:	9803      	ldr	r0, [sp, #12]
 800c24a:	f7ff ffa6 	bl	800c19a <__sfputs_r>
 800c24e:	3001      	adds	r0, #1
 800c250:	d100      	bne.n	800c254 <_vfiprintf_r+0x94>
 800c252:	e0af      	b.n	800c3b4 <_vfiprintf_r+0x1f4>
 800c254:	6963      	ldr	r3, [r4, #20]
 800c256:	9a05      	ldr	r2, [sp, #20]
 800c258:	189b      	adds	r3, r3, r2
 800c25a:	6163      	str	r3, [r4, #20]
 800c25c:	7833      	ldrb	r3, [r6, #0]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d100      	bne.n	800c264 <_vfiprintf_r+0xa4>
 800c262:	e0a7      	b.n	800c3b4 <_vfiprintf_r+0x1f4>
 800c264:	2201      	movs	r2, #1
 800c266:	2300      	movs	r3, #0
 800c268:	4252      	negs	r2, r2
 800c26a:	6062      	str	r2, [r4, #4]
 800c26c:	a904      	add	r1, sp, #16
 800c26e:	3254      	adds	r2, #84	; 0x54
 800c270:	1852      	adds	r2, r2, r1
 800c272:	1c75      	adds	r5, r6, #1
 800c274:	6023      	str	r3, [r4, #0]
 800c276:	60e3      	str	r3, [r4, #12]
 800c278:	60a3      	str	r3, [r4, #8]
 800c27a:	7013      	strb	r3, [r2, #0]
 800c27c:	65a3      	str	r3, [r4, #88]	; 0x58
 800c27e:	4b59      	ldr	r3, [pc, #356]	; (800c3e4 <_vfiprintf_r+0x224>)
 800c280:	2205      	movs	r2, #5
 800c282:	0018      	movs	r0, r3
 800c284:	7829      	ldrb	r1, [r5, #0]
 800c286:	9305      	str	r3, [sp, #20]
 800c288:	f7fd fe15 	bl	8009eb6 <memchr>
 800c28c:	1c6e      	adds	r6, r5, #1
 800c28e:	2800      	cmp	r0, #0
 800c290:	d11f      	bne.n	800c2d2 <_vfiprintf_r+0x112>
 800c292:	6822      	ldr	r2, [r4, #0]
 800c294:	06d3      	lsls	r3, r2, #27
 800c296:	d504      	bpl.n	800c2a2 <_vfiprintf_r+0xe2>
 800c298:	2353      	movs	r3, #83	; 0x53
 800c29a:	a904      	add	r1, sp, #16
 800c29c:	185b      	adds	r3, r3, r1
 800c29e:	2120      	movs	r1, #32
 800c2a0:	7019      	strb	r1, [r3, #0]
 800c2a2:	0713      	lsls	r3, r2, #28
 800c2a4:	d504      	bpl.n	800c2b0 <_vfiprintf_r+0xf0>
 800c2a6:	2353      	movs	r3, #83	; 0x53
 800c2a8:	a904      	add	r1, sp, #16
 800c2aa:	185b      	adds	r3, r3, r1
 800c2ac:	212b      	movs	r1, #43	; 0x2b
 800c2ae:	7019      	strb	r1, [r3, #0]
 800c2b0:	782b      	ldrb	r3, [r5, #0]
 800c2b2:	2b2a      	cmp	r3, #42	; 0x2a
 800c2b4:	d016      	beq.n	800c2e4 <_vfiprintf_r+0x124>
 800c2b6:	002e      	movs	r6, r5
 800c2b8:	2100      	movs	r1, #0
 800c2ba:	200a      	movs	r0, #10
 800c2bc:	68e3      	ldr	r3, [r4, #12]
 800c2be:	7832      	ldrb	r2, [r6, #0]
 800c2c0:	1c75      	adds	r5, r6, #1
 800c2c2:	3a30      	subs	r2, #48	; 0x30
 800c2c4:	2a09      	cmp	r2, #9
 800c2c6:	d94e      	bls.n	800c366 <_vfiprintf_r+0x1a6>
 800c2c8:	2900      	cmp	r1, #0
 800c2ca:	d111      	bne.n	800c2f0 <_vfiprintf_r+0x130>
 800c2cc:	e017      	b.n	800c2fe <_vfiprintf_r+0x13e>
 800c2ce:	3601      	adds	r6, #1
 800c2d0:	e7af      	b.n	800c232 <_vfiprintf_r+0x72>
 800c2d2:	9b05      	ldr	r3, [sp, #20]
 800c2d4:	6822      	ldr	r2, [r4, #0]
 800c2d6:	1ac0      	subs	r0, r0, r3
 800c2d8:	2301      	movs	r3, #1
 800c2da:	4083      	lsls	r3, r0
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	0035      	movs	r5, r6
 800c2e0:	6023      	str	r3, [r4, #0]
 800c2e2:	e7cc      	b.n	800c27e <_vfiprintf_r+0xbe>
 800c2e4:	9b07      	ldr	r3, [sp, #28]
 800c2e6:	1d19      	adds	r1, r3, #4
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	9107      	str	r1, [sp, #28]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	db01      	blt.n	800c2f4 <_vfiprintf_r+0x134>
 800c2f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2f2:	e004      	b.n	800c2fe <_vfiprintf_r+0x13e>
 800c2f4:	425b      	negs	r3, r3
 800c2f6:	60e3      	str	r3, [r4, #12]
 800c2f8:	2302      	movs	r3, #2
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	6023      	str	r3, [r4, #0]
 800c2fe:	7833      	ldrb	r3, [r6, #0]
 800c300:	2b2e      	cmp	r3, #46	; 0x2e
 800c302:	d10a      	bne.n	800c31a <_vfiprintf_r+0x15a>
 800c304:	7873      	ldrb	r3, [r6, #1]
 800c306:	2b2a      	cmp	r3, #42	; 0x2a
 800c308:	d135      	bne.n	800c376 <_vfiprintf_r+0x1b6>
 800c30a:	9b07      	ldr	r3, [sp, #28]
 800c30c:	3602      	adds	r6, #2
 800c30e:	1d1a      	adds	r2, r3, #4
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	9207      	str	r2, [sp, #28]
 800c314:	2b00      	cmp	r3, #0
 800c316:	db2b      	blt.n	800c370 <_vfiprintf_r+0x1b0>
 800c318:	9309      	str	r3, [sp, #36]	; 0x24
 800c31a:	4d33      	ldr	r5, [pc, #204]	; (800c3e8 <_vfiprintf_r+0x228>)
 800c31c:	2203      	movs	r2, #3
 800c31e:	0028      	movs	r0, r5
 800c320:	7831      	ldrb	r1, [r6, #0]
 800c322:	f7fd fdc8 	bl	8009eb6 <memchr>
 800c326:	2800      	cmp	r0, #0
 800c328:	d006      	beq.n	800c338 <_vfiprintf_r+0x178>
 800c32a:	2340      	movs	r3, #64	; 0x40
 800c32c:	1b40      	subs	r0, r0, r5
 800c32e:	4083      	lsls	r3, r0
 800c330:	6822      	ldr	r2, [r4, #0]
 800c332:	3601      	adds	r6, #1
 800c334:	4313      	orrs	r3, r2
 800c336:	6023      	str	r3, [r4, #0]
 800c338:	7831      	ldrb	r1, [r6, #0]
 800c33a:	2206      	movs	r2, #6
 800c33c:	482b      	ldr	r0, [pc, #172]	; (800c3ec <_vfiprintf_r+0x22c>)
 800c33e:	1c75      	adds	r5, r6, #1
 800c340:	7621      	strb	r1, [r4, #24]
 800c342:	f7fd fdb8 	bl	8009eb6 <memchr>
 800c346:	2800      	cmp	r0, #0
 800c348:	d043      	beq.n	800c3d2 <_vfiprintf_r+0x212>
 800c34a:	4b29      	ldr	r3, [pc, #164]	; (800c3f0 <_vfiprintf_r+0x230>)
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d125      	bne.n	800c39c <_vfiprintf_r+0x1dc>
 800c350:	2207      	movs	r2, #7
 800c352:	9b07      	ldr	r3, [sp, #28]
 800c354:	3307      	adds	r3, #7
 800c356:	4393      	bics	r3, r2
 800c358:	3308      	adds	r3, #8
 800c35a:	9307      	str	r3, [sp, #28]
 800c35c:	6963      	ldr	r3, [r4, #20]
 800c35e:	9a04      	ldr	r2, [sp, #16]
 800c360:	189b      	adds	r3, r3, r2
 800c362:	6163      	str	r3, [r4, #20]
 800c364:	e764      	b.n	800c230 <_vfiprintf_r+0x70>
 800c366:	4343      	muls	r3, r0
 800c368:	002e      	movs	r6, r5
 800c36a:	2101      	movs	r1, #1
 800c36c:	189b      	adds	r3, r3, r2
 800c36e:	e7a6      	b.n	800c2be <_vfiprintf_r+0xfe>
 800c370:	2301      	movs	r3, #1
 800c372:	425b      	negs	r3, r3
 800c374:	e7d0      	b.n	800c318 <_vfiprintf_r+0x158>
 800c376:	2300      	movs	r3, #0
 800c378:	200a      	movs	r0, #10
 800c37a:	001a      	movs	r2, r3
 800c37c:	3601      	adds	r6, #1
 800c37e:	6063      	str	r3, [r4, #4]
 800c380:	7831      	ldrb	r1, [r6, #0]
 800c382:	1c75      	adds	r5, r6, #1
 800c384:	3930      	subs	r1, #48	; 0x30
 800c386:	2909      	cmp	r1, #9
 800c388:	d903      	bls.n	800c392 <_vfiprintf_r+0x1d2>
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d0c5      	beq.n	800c31a <_vfiprintf_r+0x15a>
 800c38e:	9209      	str	r2, [sp, #36]	; 0x24
 800c390:	e7c3      	b.n	800c31a <_vfiprintf_r+0x15a>
 800c392:	4342      	muls	r2, r0
 800c394:	002e      	movs	r6, r5
 800c396:	2301      	movs	r3, #1
 800c398:	1852      	adds	r2, r2, r1
 800c39a:	e7f1      	b.n	800c380 <_vfiprintf_r+0x1c0>
 800c39c:	aa07      	add	r2, sp, #28
 800c39e:	9200      	str	r2, [sp, #0]
 800c3a0:	0021      	movs	r1, r4
 800c3a2:	003a      	movs	r2, r7
 800c3a4:	4b13      	ldr	r3, [pc, #76]	; (800c3f4 <_vfiprintf_r+0x234>)
 800c3a6:	9803      	ldr	r0, [sp, #12]
 800c3a8:	f7fc fd38 	bl	8008e1c <_printf_float>
 800c3ac:	9004      	str	r0, [sp, #16]
 800c3ae:	9b04      	ldr	r3, [sp, #16]
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	d1d3      	bne.n	800c35c <_vfiprintf_r+0x19c>
 800c3b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c3b6:	07db      	lsls	r3, r3, #31
 800c3b8:	d405      	bmi.n	800c3c6 <_vfiprintf_r+0x206>
 800c3ba:	89bb      	ldrh	r3, [r7, #12]
 800c3bc:	059b      	lsls	r3, r3, #22
 800c3be:	d402      	bmi.n	800c3c6 <_vfiprintf_r+0x206>
 800c3c0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c3c2:	f7fd fd77 	bl	8009eb4 <__retarget_lock_release_recursive>
 800c3c6:	89bb      	ldrh	r3, [r7, #12]
 800c3c8:	065b      	lsls	r3, r3, #25
 800c3ca:	d500      	bpl.n	800c3ce <_vfiprintf_r+0x20e>
 800c3cc:	e71d      	b.n	800c20a <_vfiprintf_r+0x4a>
 800c3ce:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c3d0:	e71d      	b.n	800c20e <_vfiprintf_r+0x4e>
 800c3d2:	aa07      	add	r2, sp, #28
 800c3d4:	9200      	str	r2, [sp, #0]
 800c3d6:	0021      	movs	r1, r4
 800c3d8:	003a      	movs	r2, r7
 800c3da:	4b06      	ldr	r3, [pc, #24]	; (800c3f4 <_vfiprintf_r+0x234>)
 800c3dc:	9803      	ldr	r0, [sp, #12]
 800c3de:	f7fc ffe3 	bl	80093a8 <_printf_i>
 800c3e2:	e7e3      	b.n	800c3ac <_vfiprintf_r+0x1ec>
 800c3e4:	0800cd4c 	.word	0x0800cd4c
 800c3e8:	0800cd52 	.word	0x0800cd52
 800c3ec:	0800cd56 	.word	0x0800cd56
 800c3f0:	08008e1d 	.word	0x08008e1d
 800c3f4:	0800c19b 	.word	0x0800c19b

0800c3f8 <__sflush_r>:
 800c3f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3fa:	898b      	ldrh	r3, [r1, #12]
 800c3fc:	0005      	movs	r5, r0
 800c3fe:	000c      	movs	r4, r1
 800c400:	071a      	lsls	r2, r3, #28
 800c402:	d45c      	bmi.n	800c4be <__sflush_r+0xc6>
 800c404:	684a      	ldr	r2, [r1, #4]
 800c406:	2a00      	cmp	r2, #0
 800c408:	dc04      	bgt.n	800c414 <__sflush_r+0x1c>
 800c40a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800c40c:	2a00      	cmp	r2, #0
 800c40e:	dc01      	bgt.n	800c414 <__sflush_r+0x1c>
 800c410:	2000      	movs	r0, #0
 800c412:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c414:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800c416:	2f00      	cmp	r7, #0
 800c418:	d0fa      	beq.n	800c410 <__sflush_r+0x18>
 800c41a:	2200      	movs	r2, #0
 800c41c:	2080      	movs	r0, #128	; 0x80
 800c41e:	682e      	ldr	r6, [r5, #0]
 800c420:	602a      	str	r2, [r5, #0]
 800c422:	001a      	movs	r2, r3
 800c424:	0140      	lsls	r0, r0, #5
 800c426:	6a21      	ldr	r1, [r4, #32]
 800c428:	4002      	ands	r2, r0
 800c42a:	4203      	tst	r3, r0
 800c42c:	d034      	beq.n	800c498 <__sflush_r+0xa0>
 800c42e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c430:	89a3      	ldrh	r3, [r4, #12]
 800c432:	075b      	lsls	r3, r3, #29
 800c434:	d506      	bpl.n	800c444 <__sflush_r+0x4c>
 800c436:	6863      	ldr	r3, [r4, #4]
 800c438:	1ac0      	subs	r0, r0, r3
 800c43a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d001      	beq.n	800c444 <__sflush_r+0x4c>
 800c440:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c442:	1ac0      	subs	r0, r0, r3
 800c444:	0002      	movs	r2, r0
 800c446:	2300      	movs	r3, #0
 800c448:	0028      	movs	r0, r5
 800c44a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800c44c:	6a21      	ldr	r1, [r4, #32]
 800c44e:	47b8      	blx	r7
 800c450:	89a2      	ldrh	r2, [r4, #12]
 800c452:	1c43      	adds	r3, r0, #1
 800c454:	d106      	bne.n	800c464 <__sflush_r+0x6c>
 800c456:	6829      	ldr	r1, [r5, #0]
 800c458:	291d      	cmp	r1, #29
 800c45a:	d82c      	bhi.n	800c4b6 <__sflush_r+0xbe>
 800c45c:	4b2a      	ldr	r3, [pc, #168]	; (800c508 <__sflush_r+0x110>)
 800c45e:	410b      	asrs	r3, r1
 800c460:	07db      	lsls	r3, r3, #31
 800c462:	d428      	bmi.n	800c4b6 <__sflush_r+0xbe>
 800c464:	2300      	movs	r3, #0
 800c466:	6063      	str	r3, [r4, #4]
 800c468:	6923      	ldr	r3, [r4, #16]
 800c46a:	6023      	str	r3, [r4, #0]
 800c46c:	04d2      	lsls	r2, r2, #19
 800c46e:	d505      	bpl.n	800c47c <__sflush_r+0x84>
 800c470:	1c43      	adds	r3, r0, #1
 800c472:	d102      	bne.n	800c47a <__sflush_r+0x82>
 800c474:	682b      	ldr	r3, [r5, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d100      	bne.n	800c47c <__sflush_r+0x84>
 800c47a:	6560      	str	r0, [r4, #84]	; 0x54
 800c47c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c47e:	602e      	str	r6, [r5, #0]
 800c480:	2900      	cmp	r1, #0
 800c482:	d0c5      	beq.n	800c410 <__sflush_r+0x18>
 800c484:	0023      	movs	r3, r4
 800c486:	3344      	adds	r3, #68	; 0x44
 800c488:	4299      	cmp	r1, r3
 800c48a:	d002      	beq.n	800c492 <__sflush_r+0x9a>
 800c48c:	0028      	movs	r0, r5
 800c48e:	f7fe fbcf 	bl	800ac30 <_free_r>
 800c492:	2000      	movs	r0, #0
 800c494:	6360      	str	r0, [r4, #52]	; 0x34
 800c496:	e7bc      	b.n	800c412 <__sflush_r+0x1a>
 800c498:	2301      	movs	r3, #1
 800c49a:	0028      	movs	r0, r5
 800c49c:	47b8      	blx	r7
 800c49e:	1c43      	adds	r3, r0, #1
 800c4a0:	d1c6      	bne.n	800c430 <__sflush_r+0x38>
 800c4a2:	682b      	ldr	r3, [r5, #0]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d0c3      	beq.n	800c430 <__sflush_r+0x38>
 800c4a8:	2b1d      	cmp	r3, #29
 800c4aa:	d001      	beq.n	800c4b0 <__sflush_r+0xb8>
 800c4ac:	2b16      	cmp	r3, #22
 800c4ae:	d101      	bne.n	800c4b4 <__sflush_r+0xbc>
 800c4b0:	602e      	str	r6, [r5, #0]
 800c4b2:	e7ad      	b.n	800c410 <__sflush_r+0x18>
 800c4b4:	89a2      	ldrh	r2, [r4, #12]
 800c4b6:	2340      	movs	r3, #64	; 0x40
 800c4b8:	4313      	orrs	r3, r2
 800c4ba:	81a3      	strh	r3, [r4, #12]
 800c4bc:	e7a9      	b.n	800c412 <__sflush_r+0x1a>
 800c4be:	690e      	ldr	r6, [r1, #16]
 800c4c0:	2e00      	cmp	r6, #0
 800c4c2:	d0a5      	beq.n	800c410 <__sflush_r+0x18>
 800c4c4:	680f      	ldr	r7, [r1, #0]
 800c4c6:	600e      	str	r6, [r1, #0]
 800c4c8:	1bba      	subs	r2, r7, r6
 800c4ca:	9201      	str	r2, [sp, #4]
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	079b      	lsls	r3, r3, #30
 800c4d0:	d100      	bne.n	800c4d4 <__sflush_r+0xdc>
 800c4d2:	694a      	ldr	r2, [r1, #20]
 800c4d4:	60a2      	str	r2, [r4, #8]
 800c4d6:	9b01      	ldr	r3, [sp, #4]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	dd99      	ble.n	800c410 <__sflush_r+0x18>
 800c4dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c4de:	0032      	movs	r2, r6
 800c4e0:	001f      	movs	r7, r3
 800c4e2:	0028      	movs	r0, r5
 800c4e4:	9b01      	ldr	r3, [sp, #4]
 800c4e6:	6a21      	ldr	r1, [r4, #32]
 800c4e8:	47b8      	blx	r7
 800c4ea:	2800      	cmp	r0, #0
 800c4ec:	dc06      	bgt.n	800c4fc <__sflush_r+0x104>
 800c4ee:	2340      	movs	r3, #64	; 0x40
 800c4f0:	2001      	movs	r0, #1
 800c4f2:	89a2      	ldrh	r2, [r4, #12]
 800c4f4:	4240      	negs	r0, r0
 800c4f6:	4313      	orrs	r3, r2
 800c4f8:	81a3      	strh	r3, [r4, #12]
 800c4fa:	e78a      	b.n	800c412 <__sflush_r+0x1a>
 800c4fc:	9b01      	ldr	r3, [sp, #4]
 800c4fe:	1836      	adds	r6, r6, r0
 800c500:	1a1b      	subs	r3, r3, r0
 800c502:	9301      	str	r3, [sp, #4]
 800c504:	e7e7      	b.n	800c4d6 <__sflush_r+0xde>
 800c506:	46c0      	nop			; (mov r8, r8)
 800c508:	dfbffffe 	.word	0xdfbffffe

0800c50c <_fflush_r>:
 800c50c:	690b      	ldr	r3, [r1, #16]
 800c50e:	b570      	push	{r4, r5, r6, lr}
 800c510:	0005      	movs	r5, r0
 800c512:	000c      	movs	r4, r1
 800c514:	2b00      	cmp	r3, #0
 800c516:	d102      	bne.n	800c51e <_fflush_r+0x12>
 800c518:	2500      	movs	r5, #0
 800c51a:	0028      	movs	r0, r5
 800c51c:	bd70      	pop	{r4, r5, r6, pc}
 800c51e:	2800      	cmp	r0, #0
 800c520:	d004      	beq.n	800c52c <_fflush_r+0x20>
 800c522:	6a03      	ldr	r3, [r0, #32]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d101      	bne.n	800c52c <_fflush_r+0x20>
 800c528:	f7fd fae6 	bl	8009af8 <__sinit>
 800c52c:	220c      	movs	r2, #12
 800c52e:	5ea3      	ldrsh	r3, [r4, r2]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d0f1      	beq.n	800c518 <_fflush_r+0xc>
 800c534:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c536:	07d2      	lsls	r2, r2, #31
 800c538:	d404      	bmi.n	800c544 <_fflush_r+0x38>
 800c53a:	059b      	lsls	r3, r3, #22
 800c53c:	d402      	bmi.n	800c544 <_fflush_r+0x38>
 800c53e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c540:	f7fd fcb7 	bl	8009eb2 <__retarget_lock_acquire_recursive>
 800c544:	0028      	movs	r0, r5
 800c546:	0021      	movs	r1, r4
 800c548:	f7ff ff56 	bl	800c3f8 <__sflush_r>
 800c54c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c54e:	0005      	movs	r5, r0
 800c550:	07db      	lsls	r3, r3, #31
 800c552:	d4e2      	bmi.n	800c51a <_fflush_r+0xe>
 800c554:	89a3      	ldrh	r3, [r4, #12]
 800c556:	059b      	lsls	r3, r3, #22
 800c558:	d4df      	bmi.n	800c51a <_fflush_r+0xe>
 800c55a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c55c:	f7fd fcaa 	bl	8009eb4 <__retarget_lock_release_recursive>
 800c560:	e7db      	b.n	800c51a <_fflush_r+0xe>
	...

0800c564 <__swhatbuf_r>:
 800c564:	b570      	push	{r4, r5, r6, lr}
 800c566:	000e      	movs	r6, r1
 800c568:	001d      	movs	r5, r3
 800c56a:	230e      	movs	r3, #14
 800c56c:	5ec9      	ldrsh	r1, [r1, r3]
 800c56e:	0014      	movs	r4, r2
 800c570:	b096      	sub	sp, #88	; 0x58
 800c572:	2900      	cmp	r1, #0
 800c574:	da0c      	bge.n	800c590 <__swhatbuf_r+0x2c>
 800c576:	89b2      	ldrh	r2, [r6, #12]
 800c578:	2380      	movs	r3, #128	; 0x80
 800c57a:	0011      	movs	r1, r2
 800c57c:	4019      	ands	r1, r3
 800c57e:	421a      	tst	r2, r3
 800c580:	d013      	beq.n	800c5aa <__swhatbuf_r+0x46>
 800c582:	2100      	movs	r1, #0
 800c584:	3b40      	subs	r3, #64	; 0x40
 800c586:	2000      	movs	r0, #0
 800c588:	6029      	str	r1, [r5, #0]
 800c58a:	6023      	str	r3, [r4, #0]
 800c58c:	b016      	add	sp, #88	; 0x58
 800c58e:	bd70      	pop	{r4, r5, r6, pc}
 800c590:	466a      	mov	r2, sp
 800c592:	f000 f861 	bl	800c658 <_fstat_r>
 800c596:	2800      	cmp	r0, #0
 800c598:	dbed      	blt.n	800c576 <__swhatbuf_r+0x12>
 800c59a:	23f0      	movs	r3, #240	; 0xf0
 800c59c:	9901      	ldr	r1, [sp, #4]
 800c59e:	021b      	lsls	r3, r3, #8
 800c5a0:	4019      	ands	r1, r3
 800c5a2:	4b03      	ldr	r3, [pc, #12]	; (800c5b0 <__swhatbuf_r+0x4c>)
 800c5a4:	18c9      	adds	r1, r1, r3
 800c5a6:	424b      	negs	r3, r1
 800c5a8:	4159      	adcs	r1, r3
 800c5aa:	2380      	movs	r3, #128	; 0x80
 800c5ac:	00db      	lsls	r3, r3, #3
 800c5ae:	e7ea      	b.n	800c586 <__swhatbuf_r+0x22>
 800c5b0:	ffffe000 	.word	0xffffe000

0800c5b4 <__smakebuf_r>:
 800c5b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5b6:	2602      	movs	r6, #2
 800c5b8:	898b      	ldrh	r3, [r1, #12]
 800c5ba:	0005      	movs	r5, r0
 800c5bc:	000c      	movs	r4, r1
 800c5be:	4233      	tst	r3, r6
 800c5c0:	d006      	beq.n	800c5d0 <__smakebuf_r+0x1c>
 800c5c2:	0023      	movs	r3, r4
 800c5c4:	3347      	adds	r3, #71	; 0x47
 800c5c6:	6023      	str	r3, [r4, #0]
 800c5c8:	6123      	str	r3, [r4, #16]
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	6163      	str	r3, [r4, #20]
 800c5ce:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800c5d0:	466a      	mov	r2, sp
 800c5d2:	ab01      	add	r3, sp, #4
 800c5d4:	f7ff ffc6 	bl	800c564 <__swhatbuf_r>
 800c5d8:	9900      	ldr	r1, [sp, #0]
 800c5da:	0007      	movs	r7, r0
 800c5dc:	0028      	movs	r0, r5
 800c5de:	f7fe fef9 	bl	800b3d4 <_malloc_r>
 800c5e2:	2800      	cmp	r0, #0
 800c5e4:	d108      	bne.n	800c5f8 <__smakebuf_r+0x44>
 800c5e6:	220c      	movs	r2, #12
 800c5e8:	5ea3      	ldrsh	r3, [r4, r2]
 800c5ea:	059a      	lsls	r2, r3, #22
 800c5ec:	d4ef      	bmi.n	800c5ce <__smakebuf_r+0x1a>
 800c5ee:	2203      	movs	r2, #3
 800c5f0:	4393      	bics	r3, r2
 800c5f2:	431e      	orrs	r6, r3
 800c5f4:	81a6      	strh	r6, [r4, #12]
 800c5f6:	e7e4      	b.n	800c5c2 <__smakebuf_r+0xe>
 800c5f8:	2380      	movs	r3, #128	; 0x80
 800c5fa:	89a2      	ldrh	r2, [r4, #12]
 800c5fc:	6020      	str	r0, [r4, #0]
 800c5fe:	4313      	orrs	r3, r2
 800c600:	81a3      	strh	r3, [r4, #12]
 800c602:	9b00      	ldr	r3, [sp, #0]
 800c604:	6120      	str	r0, [r4, #16]
 800c606:	6163      	str	r3, [r4, #20]
 800c608:	9b01      	ldr	r3, [sp, #4]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d00c      	beq.n	800c628 <__smakebuf_r+0x74>
 800c60e:	0028      	movs	r0, r5
 800c610:	230e      	movs	r3, #14
 800c612:	5ee1      	ldrsh	r1, [r4, r3]
 800c614:	f000 f832 	bl	800c67c <_isatty_r>
 800c618:	2800      	cmp	r0, #0
 800c61a:	d005      	beq.n	800c628 <__smakebuf_r+0x74>
 800c61c:	2303      	movs	r3, #3
 800c61e:	89a2      	ldrh	r2, [r4, #12]
 800c620:	439a      	bics	r2, r3
 800c622:	3b02      	subs	r3, #2
 800c624:	4313      	orrs	r3, r2
 800c626:	81a3      	strh	r3, [r4, #12]
 800c628:	89a3      	ldrh	r3, [r4, #12]
 800c62a:	433b      	orrs	r3, r7
 800c62c:	81a3      	strh	r3, [r4, #12]
 800c62e:	e7ce      	b.n	800c5ce <__smakebuf_r+0x1a>

0800c630 <memmove>:
 800c630:	b510      	push	{r4, lr}
 800c632:	4288      	cmp	r0, r1
 800c634:	d902      	bls.n	800c63c <memmove+0xc>
 800c636:	188b      	adds	r3, r1, r2
 800c638:	4298      	cmp	r0, r3
 800c63a:	d303      	bcc.n	800c644 <memmove+0x14>
 800c63c:	2300      	movs	r3, #0
 800c63e:	e007      	b.n	800c650 <memmove+0x20>
 800c640:	5c8b      	ldrb	r3, [r1, r2]
 800c642:	5483      	strb	r3, [r0, r2]
 800c644:	3a01      	subs	r2, #1
 800c646:	d2fb      	bcs.n	800c640 <memmove+0x10>
 800c648:	bd10      	pop	{r4, pc}
 800c64a:	5ccc      	ldrb	r4, [r1, r3]
 800c64c:	54c4      	strb	r4, [r0, r3]
 800c64e:	3301      	adds	r3, #1
 800c650:	429a      	cmp	r2, r3
 800c652:	d1fa      	bne.n	800c64a <memmove+0x1a>
 800c654:	e7f8      	b.n	800c648 <memmove+0x18>
	...

0800c658 <_fstat_r>:
 800c658:	2300      	movs	r3, #0
 800c65a:	b570      	push	{r4, r5, r6, lr}
 800c65c:	4d06      	ldr	r5, [pc, #24]	; (800c678 <_fstat_r+0x20>)
 800c65e:	0004      	movs	r4, r0
 800c660:	0008      	movs	r0, r1
 800c662:	0011      	movs	r1, r2
 800c664:	602b      	str	r3, [r5, #0]
 800c666:	f7f7 f92e 	bl	80038c6 <_fstat>
 800c66a:	1c43      	adds	r3, r0, #1
 800c66c:	d103      	bne.n	800c676 <_fstat_r+0x1e>
 800c66e:	682b      	ldr	r3, [r5, #0]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d000      	beq.n	800c676 <_fstat_r+0x1e>
 800c674:	6023      	str	r3, [r4, #0]
 800c676:	bd70      	pop	{r4, r5, r6, pc}
 800c678:	2000068c 	.word	0x2000068c

0800c67c <_isatty_r>:
 800c67c:	2300      	movs	r3, #0
 800c67e:	b570      	push	{r4, r5, r6, lr}
 800c680:	4d06      	ldr	r5, [pc, #24]	; (800c69c <_isatty_r+0x20>)
 800c682:	0004      	movs	r4, r0
 800c684:	0008      	movs	r0, r1
 800c686:	602b      	str	r3, [r5, #0]
 800c688:	f7f7 f92b 	bl	80038e2 <_isatty>
 800c68c:	1c43      	adds	r3, r0, #1
 800c68e:	d103      	bne.n	800c698 <_isatty_r+0x1c>
 800c690:	682b      	ldr	r3, [r5, #0]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d000      	beq.n	800c698 <_isatty_r+0x1c>
 800c696:	6023      	str	r3, [r4, #0]
 800c698:	bd70      	pop	{r4, r5, r6, pc}
 800c69a:	46c0      	nop			; (mov r8, r8)
 800c69c:	2000068c 	.word	0x2000068c

0800c6a0 <_sbrk_r>:
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	b570      	push	{r4, r5, r6, lr}
 800c6a4:	4d06      	ldr	r5, [pc, #24]	; (800c6c0 <_sbrk_r+0x20>)
 800c6a6:	0004      	movs	r4, r0
 800c6a8:	0008      	movs	r0, r1
 800c6aa:	602b      	str	r3, [r5, #0]
 800c6ac:	f7f7 f92e 	bl	800390c <_sbrk>
 800c6b0:	1c43      	adds	r3, r0, #1
 800c6b2:	d103      	bne.n	800c6bc <_sbrk_r+0x1c>
 800c6b4:	682b      	ldr	r3, [r5, #0]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d000      	beq.n	800c6bc <_sbrk_r+0x1c>
 800c6ba:	6023      	str	r3, [r4, #0]
 800c6bc:	bd70      	pop	{r4, r5, r6, pc}
 800c6be:	46c0      	nop			; (mov r8, r8)
 800c6c0:	2000068c 	.word	0x2000068c

0800c6c4 <__assert_func>:
 800c6c4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c6c6:	0014      	movs	r4, r2
 800c6c8:	001a      	movs	r2, r3
 800c6ca:	4b09      	ldr	r3, [pc, #36]	; (800c6f0 <__assert_func+0x2c>)
 800c6cc:	0005      	movs	r5, r0
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	000e      	movs	r6, r1
 800c6d2:	68d8      	ldr	r0, [r3, #12]
 800c6d4:	4b07      	ldr	r3, [pc, #28]	; (800c6f4 <__assert_func+0x30>)
 800c6d6:	2c00      	cmp	r4, #0
 800c6d8:	d101      	bne.n	800c6de <__assert_func+0x1a>
 800c6da:	4b07      	ldr	r3, [pc, #28]	; (800c6f8 <__assert_func+0x34>)
 800c6dc:	001c      	movs	r4, r3
 800c6de:	4907      	ldr	r1, [pc, #28]	; (800c6fc <__assert_func+0x38>)
 800c6e0:	9301      	str	r3, [sp, #4]
 800c6e2:	9402      	str	r4, [sp, #8]
 800c6e4:	002b      	movs	r3, r5
 800c6e6:	9600      	str	r6, [sp, #0]
 800c6e8:	f000 f866 	bl	800c7b8 <fiprintf>
 800c6ec:	f000 f874 	bl	800c7d8 <abort>
 800c6f0:	200001d0 	.word	0x200001d0
 800c6f4:	0800cd5d 	.word	0x0800cd5d
 800c6f8:	0800cd98 	.word	0x0800cd98
 800c6fc:	0800cd6a 	.word	0x0800cd6a

0800c700 <_calloc_r>:
 800c700:	b570      	push	{r4, r5, r6, lr}
 800c702:	0c0b      	lsrs	r3, r1, #16
 800c704:	0c15      	lsrs	r5, r2, #16
 800c706:	2b00      	cmp	r3, #0
 800c708:	d11e      	bne.n	800c748 <_calloc_r+0x48>
 800c70a:	2d00      	cmp	r5, #0
 800c70c:	d10c      	bne.n	800c728 <_calloc_r+0x28>
 800c70e:	b289      	uxth	r1, r1
 800c710:	b294      	uxth	r4, r2
 800c712:	434c      	muls	r4, r1
 800c714:	0021      	movs	r1, r4
 800c716:	f7fe fe5d 	bl	800b3d4 <_malloc_r>
 800c71a:	1e05      	subs	r5, r0, #0
 800c71c:	d01b      	beq.n	800c756 <_calloc_r+0x56>
 800c71e:	0022      	movs	r2, r4
 800c720:	2100      	movs	r1, #0
 800c722:	f7fd fb2f 	bl	8009d84 <memset>
 800c726:	e016      	b.n	800c756 <_calloc_r+0x56>
 800c728:	1c2b      	adds	r3, r5, #0
 800c72a:	1c0c      	adds	r4, r1, #0
 800c72c:	b289      	uxth	r1, r1
 800c72e:	b292      	uxth	r2, r2
 800c730:	434a      	muls	r2, r1
 800c732:	b2a1      	uxth	r1, r4
 800c734:	b29c      	uxth	r4, r3
 800c736:	434c      	muls	r4, r1
 800c738:	0c13      	lsrs	r3, r2, #16
 800c73a:	18e4      	adds	r4, r4, r3
 800c73c:	0c23      	lsrs	r3, r4, #16
 800c73e:	d107      	bne.n	800c750 <_calloc_r+0x50>
 800c740:	0424      	lsls	r4, r4, #16
 800c742:	b292      	uxth	r2, r2
 800c744:	4314      	orrs	r4, r2
 800c746:	e7e5      	b.n	800c714 <_calloc_r+0x14>
 800c748:	2d00      	cmp	r5, #0
 800c74a:	d101      	bne.n	800c750 <_calloc_r+0x50>
 800c74c:	1c14      	adds	r4, r2, #0
 800c74e:	e7ed      	b.n	800c72c <_calloc_r+0x2c>
 800c750:	230c      	movs	r3, #12
 800c752:	2500      	movs	r5, #0
 800c754:	6003      	str	r3, [r0, #0]
 800c756:	0028      	movs	r0, r5
 800c758:	bd70      	pop	{r4, r5, r6, pc}

0800c75a <_realloc_r>:
 800c75a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c75c:	0007      	movs	r7, r0
 800c75e:	000e      	movs	r6, r1
 800c760:	0014      	movs	r4, r2
 800c762:	2900      	cmp	r1, #0
 800c764:	d105      	bne.n	800c772 <_realloc_r+0x18>
 800c766:	0011      	movs	r1, r2
 800c768:	f7fe fe34 	bl	800b3d4 <_malloc_r>
 800c76c:	0005      	movs	r5, r0
 800c76e:	0028      	movs	r0, r5
 800c770:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c772:	2a00      	cmp	r2, #0
 800c774:	d103      	bne.n	800c77e <_realloc_r+0x24>
 800c776:	f7fe fa5b 	bl	800ac30 <_free_r>
 800c77a:	0025      	movs	r5, r4
 800c77c:	e7f7      	b.n	800c76e <_realloc_r+0x14>
 800c77e:	f000 f832 	bl	800c7e6 <_malloc_usable_size_r>
 800c782:	9001      	str	r0, [sp, #4]
 800c784:	4284      	cmp	r4, r0
 800c786:	d803      	bhi.n	800c790 <_realloc_r+0x36>
 800c788:	0035      	movs	r5, r6
 800c78a:	0843      	lsrs	r3, r0, #1
 800c78c:	42a3      	cmp	r3, r4
 800c78e:	d3ee      	bcc.n	800c76e <_realloc_r+0x14>
 800c790:	0021      	movs	r1, r4
 800c792:	0038      	movs	r0, r7
 800c794:	f7fe fe1e 	bl	800b3d4 <_malloc_r>
 800c798:	1e05      	subs	r5, r0, #0
 800c79a:	d0e8      	beq.n	800c76e <_realloc_r+0x14>
 800c79c:	9b01      	ldr	r3, [sp, #4]
 800c79e:	0022      	movs	r2, r4
 800c7a0:	429c      	cmp	r4, r3
 800c7a2:	d900      	bls.n	800c7a6 <_realloc_r+0x4c>
 800c7a4:	001a      	movs	r2, r3
 800c7a6:	0031      	movs	r1, r6
 800c7a8:	0028      	movs	r0, r5
 800c7aa:	f7fd fb8f 	bl	8009ecc <memcpy>
 800c7ae:	0031      	movs	r1, r6
 800c7b0:	0038      	movs	r0, r7
 800c7b2:	f7fe fa3d 	bl	800ac30 <_free_r>
 800c7b6:	e7da      	b.n	800c76e <_realloc_r+0x14>

0800c7b8 <fiprintf>:
 800c7b8:	b40e      	push	{r1, r2, r3}
 800c7ba:	b517      	push	{r0, r1, r2, r4, lr}
 800c7bc:	4c05      	ldr	r4, [pc, #20]	; (800c7d4 <fiprintf+0x1c>)
 800c7be:	ab05      	add	r3, sp, #20
 800c7c0:	cb04      	ldmia	r3!, {r2}
 800c7c2:	0001      	movs	r1, r0
 800c7c4:	6820      	ldr	r0, [r4, #0]
 800c7c6:	9301      	str	r3, [sp, #4]
 800c7c8:	f7ff fcfa 	bl	800c1c0 <_vfiprintf_r>
 800c7cc:	bc1e      	pop	{r1, r2, r3, r4}
 800c7ce:	bc08      	pop	{r3}
 800c7d0:	b003      	add	sp, #12
 800c7d2:	4718      	bx	r3
 800c7d4:	200001d0 	.word	0x200001d0

0800c7d8 <abort>:
 800c7d8:	2006      	movs	r0, #6
 800c7da:	b510      	push	{r4, lr}
 800c7dc:	f000 f836 	bl	800c84c <raise>
 800c7e0:	2001      	movs	r0, #1
 800c7e2:	f7f7 f821 	bl	8003828 <_exit>

0800c7e6 <_malloc_usable_size_r>:
 800c7e6:	1f0b      	subs	r3, r1, #4
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	1f18      	subs	r0, r3, #4
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	da01      	bge.n	800c7f4 <_malloc_usable_size_r+0xe>
 800c7f0:	580b      	ldr	r3, [r1, r0]
 800c7f2:	18c0      	adds	r0, r0, r3
 800c7f4:	4770      	bx	lr

0800c7f6 <_raise_r>:
 800c7f6:	b570      	push	{r4, r5, r6, lr}
 800c7f8:	0004      	movs	r4, r0
 800c7fa:	000d      	movs	r5, r1
 800c7fc:	291f      	cmp	r1, #31
 800c7fe:	d904      	bls.n	800c80a <_raise_r+0x14>
 800c800:	2316      	movs	r3, #22
 800c802:	6003      	str	r3, [r0, #0]
 800c804:	2001      	movs	r0, #1
 800c806:	4240      	negs	r0, r0
 800c808:	bd70      	pop	{r4, r5, r6, pc}
 800c80a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d004      	beq.n	800c81a <_raise_r+0x24>
 800c810:	008a      	lsls	r2, r1, #2
 800c812:	189b      	adds	r3, r3, r2
 800c814:	681a      	ldr	r2, [r3, #0]
 800c816:	2a00      	cmp	r2, #0
 800c818:	d108      	bne.n	800c82c <_raise_r+0x36>
 800c81a:	0020      	movs	r0, r4
 800c81c:	f000 f832 	bl	800c884 <_getpid_r>
 800c820:	002a      	movs	r2, r5
 800c822:	0001      	movs	r1, r0
 800c824:	0020      	movs	r0, r4
 800c826:	f000 f81b 	bl	800c860 <_kill_r>
 800c82a:	e7ed      	b.n	800c808 <_raise_r+0x12>
 800c82c:	2000      	movs	r0, #0
 800c82e:	2a01      	cmp	r2, #1
 800c830:	d0ea      	beq.n	800c808 <_raise_r+0x12>
 800c832:	1c51      	adds	r1, r2, #1
 800c834:	d103      	bne.n	800c83e <_raise_r+0x48>
 800c836:	2316      	movs	r3, #22
 800c838:	3001      	adds	r0, #1
 800c83a:	6023      	str	r3, [r4, #0]
 800c83c:	e7e4      	b.n	800c808 <_raise_r+0x12>
 800c83e:	2400      	movs	r4, #0
 800c840:	0028      	movs	r0, r5
 800c842:	601c      	str	r4, [r3, #0]
 800c844:	4790      	blx	r2
 800c846:	0020      	movs	r0, r4
 800c848:	e7de      	b.n	800c808 <_raise_r+0x12>
	...

0800c84c <raise>:
 800c84c:	b510      	push	{r4, lr}
 800c84e:	4b03      	ldr	r3, [pc, #12]	; (800c85c <raise+0x10>)
 800c850:	0001      	movs	r1, r0
 800c852:	6818      	ldr	r0, [r3, #0]
 800c854:	f7ff ffcf 	bl	800c7f6 <_raise_r>
 800c858:	bd10      	pop	{r4, pc}
 800c85a:	46c0      	nop			; (mov r8, r8)
 800c85c:	200001d0 	.word	0x200001d0

0800c860 <_kill_r>:
 800c860:	2300      	movs	r3, #0
 800c862:	b570      	push	{r4, r5, r6, lr}
 800c864:	4d06      	ldr	r5, [pc, #24]	; (800c880 <_kill_r+0x20>)
 800c866:	0004      	movs	r4, r0
 800c868:	0008      	movs	r0, r1
 800c86a:	0011      	movs	r1, r2
 800c86c:	602b      	str	r3, [r5, #0]
 800c86e:	f7f6 ffcb 	bl	8003808 <_kill>
 800c872:	1c43      	adds	r3, r0, #1
 800c874:	d103      	bne.n	800c87e <_kill_r+0x1e>
 800c876:	682b      	ldr	r3, [r5, #0]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d000      	beq.n	800c87e <_kill_r+0x1e>
 800c87c:	6023      	str	r3, [r4, #0]
 800c87e:	bd70      	pop	{r4, r5, r6, pc}
 800c880:	2000068c 	.word	0x2000068c

0800c884 <_getpid_r>:
 800c884:	b510      	push	{r4, lr}
 800c886:	f7f6 ffb9 	bl	80037fc <_getpid>
 800c88a:	bd10      	pop	{r4, pc}

0800c88c <_init>:
 800c88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c88e:	46c0      	nop			; (mov r8, r8)
 800c890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c892:	bc08      	pop	{r3}
 800c894:	469e      	mov	lr, r3
 800c896:	4770      	bx	lr

0800c898 <_fini>:
 800c898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c89a:	46c0      	nop			; (mov r8, r8)
 800c89c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c89e:	bc08      	pop	{r3}
 800c8a0:	469e      	mov	lr, r3
 800c8a2:	4770      	bx	lr
