
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= LIMMEXT.Out=>B_EX.In                                   Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F15)
	S18= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S22= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S23= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S25= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F23)
	S26= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F24)
	S27= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F28)
	S31= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F29)
	S32= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F30)
	S33= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F31)
	S34= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F32)
	S35= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F33)
	S36= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F34)
	S37= ICache.Hit=>FU.ICacheHit                               Premise(F35)
	S38= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F36)
	S39= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F37)
	S40= IR_EX.Out=>FU.IR_EX                                    Premise(F38)
	S41= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F39)
	S42= IR_MEM.Out=>FU.IR_MEM                                  Premise(F40)
	S43= IR_WB.Out=>FU.IR_WB                                    Premise(F41)
	S44= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F42)
	S45= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F43)
	S46= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F44)
	S47= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F45)
	S48= ALU.Out=>FU.InEX                                       Premise(F46)
	S49= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F47)
	S50= ALUOut_MEM.Out=>FU.InMEM                               Premise(F48)
	S51= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F49)
	S52= ALUOut_WB.Out=>FU.InWB                                 Premise(F50)
	S53= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F51)
	S54= ALUOut_WB.Out=>GPR.WData                               Premise(F52)
	S55= IR_WB.Out20_16=>GPR.WReg                               Premise(F53)
	S56= IMMU.Addr=>IAddrReg.In                                 Premise(F54)
	S57= PC.Out=>ICache.IEA                                     Premise(F55)
	S58= ICache.IEA=addr                                        Path(S4,S57)
	S59= ICache.Hit=ICacheHit(addr)                             ICache-Search(S58)
	S60= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S59,S23)
	S61= FU.ICacheHit=ICacheHit(addr)                           Path(S59,S37)
	S62= PC.Out=>ICache.IEA                                     Premise(F56)
	S63= IMem.MEM8WordOut=>ICache.WData                         Premise(F57)
	S64= ICache.Out=>ICacheReg.In                               Premise(F58)
	S65= PC.Out=>IMMU.IEA                                       Premise(F59)
	S66= IMMU.IEA=addr                                          Path(S4,S65)
	S67= CP0.ASID=>IMMU.PID                                     Premise(F60)
	S68= IMMU.PID=pid                                           Path(S3,S67)
	S69= IMMU.Addr={pid,addr}                                   IMMU-Search(S68,S66)
	S70= IAddrReg.In={pid,addr}                                 Path(S69,S56)
	S71= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S68,S66)
	S72= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S71,S24)
	S73= IAddrReg.Out=>IMem.RAddr                               Premise(F61)
	S74= ICacheReg.Out=>IRMux.CacheData                         Premise(F62)
	S75= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F63)
	S76= IMem.Out=>IRMux.MemData                                Premise(F64)
	S77= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F65)
	S78= IR_MEM.Out=>IR_DMMU1.In                                Premise(F66)
	S79= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F67)
	S80= ICache.Out=>IR_ID.In                                   Premise(F68)
	S81= IRMux.Out=>IR_ID.In                                    Premise(F69)
	S82= ICache.Out=>IR_IMMU.In                                 Premise(F70)
	S83= IR_EX.Out=>IR_MEM.In                                   Premise(F71)
	S84= IR_DMMU2.Out=>IR_WB.In                                 Premise(F72)
	S85= IR_MEM.Out=>IR_WB.In                                   Premise(F73)
	S86= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F74)
	S87= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F75)
	S88= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F76)
	S89= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F77)
	S90= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F78)
	S91= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F79)
	S92= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F80)
	S93= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F81)
	S94= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F82)
	S95= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F83)
	S96= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F84)
	S97= IR_EX.Out31_26=>CU_EX.Op                               Premise(F85)
	S98= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F86)
	S99= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F87)
	S100= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F88)
	S101= IR_ID.Out31_26=>CU_ID.Op                              Premise(F89)
	S102= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F90)
	S103= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F91)
	S104= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F92)
	S105= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F93)
	S106= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F94)
	S107= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F95)
	S108= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F96)
	S109= IR_WB.Out31_26=>CU_WB.Op                              Premise(F97)
	S110= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F98)
	S111= CtrlA_EX=0                                            Premise(F99)
	S112= CtrlB_EX=0                                            Premise(F100)
	S113= CtrlALUOut_MEM=0                                      Premise(F101)
	S114= CtrlALUOut_DMMU1=0                                    Premise(F102)
	S115= CtrlALUOut_DMMU2=0                                    Premise(F103)
	S116= CtrlALUOut_WB=0                                       Premise(F104)
	S117= CtrlA_MEM=0                                           Premise(F105)
	S118= CtrlA_WB=0                                            Premise(F106)
	S119= CtrlB_MEM=0                                           Premise(F107)
	S120= CtrlB_WB=0                                            Premise(F108)
	S121= CtrlICache=0                                          Premise(F109)
	S122= CtrlIMMU=0                                            Premise(F110)
	S123= CtrlIR_DMMU1=0                                        Premise(F111)
	S124= CtrlIR_DMMU2=0                                        Premise(F112)
	S125= CtrlIR_EX=0                                           Premise(F113)
	S126= CtrlIR_ID=0                                           Premise(F114)
	S127= CtrlIR_IMMU=1                                         Premise(F115)
	S128= CtrlIR_MEM=0                                          Premise(F116)
	S129= CtrlIR_WB=0                                           Premise(F117)
	S130= CtrlGPR=0                                             Premise(F118)
	S131= CtrlIAddrReg=1                                        Premise(F119)
	S132= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S70,S131)
	S133= CtrlPC=0                                              Premise(F120)
	S134= CtrlPCInc=0                                           Premise(F121)
	S135= PC[Out]=addr                                          PC-Hold(S1,S133,S134)
	S136= CtrlIMem=0                                            Premise(F122)
	S137= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S136)
	S138= CtrlICacheReg=1                                       Premise(F123)
	S139= CtrlASIDIn=0                                          Premise(F124)
	S140= CtrlCP0=0                                             Premise(F125)
	S141= CP0[ASID]=pid                                         CP0-Hold(S0,S140)
	S142= CtrlEPCIn=0                                           Premise(F126)
	S143= CtrlExCodeIn=0                                        Premise(F127)
	S144= CtrlIRMux=0                                           Premise(F128)
	S145= GPR[rS]=a                                             Premise(F129)

IMMU	S146= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S132)
	S147= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S132)
	S148= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S132)
	S149= PC.Out=addr                                           PC-Out(S135)
	S150= CP0.ASID=pid                                          CP0-Read-ASID(S141)
	S151= A_EX.Out=>ALU.A                                       Premise(F130)
	S152= B_EX.Out=>ALU.B                                       Premise(F131)
	S153= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F132)
	S154= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F133)
	S155= ALU.Out=>ALUOut_MEM.In                                Premise(F134)
	S156= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F135)
	S157= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F136)
	S158= A_MEM.Out=>A_WB.In                                    Premise(F137)
	S159= LIMMEXT.Out=>B_EX.In                                  Premise(F138)
	S160= B_MEM.Out=>B_WB.In                                    Premise(F139)
	S161= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F140)
	S162= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F141)
	S163= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F142)
	S164= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F143)
	S165= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F144)
	S166= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F145)
	S167= FU.Bub_IF=>CU_IF.Bub                                  Premise(F146)
	S168= FU.Halt_IF=>CU_IF.Halt                                Premise(F147)
	S169= ICache.Hit=>CU_IF.ICacheHit                           Premise(F148)
	S170= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F149)
	S171= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F150)
	S172= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F151)
	S173= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F152)
	S174= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F153)
	S175= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F154)
	S176= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F155)
	S177= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F156)
	S178= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F157)
	S179= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F158)
	S180= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F159)
	S181= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F160)
	S182= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F161)
	S183= ICache.Hit=>FU.ICacheHit                              Premise(F162)
	S184= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F163)
	S185= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F164)
	S186= IR_EX.Out=>FU.IR_EX                                   Premise(F165)
	S187= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F166)
	S188= IR_MEM.Out=>FU.IR_MEM                                 Premise(F167)
	S189= IR_WB.Out=>FU.IR_WB                                   Premise(F168)
	S190= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F169)
	S191= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F170)
	S192= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F171)
	S193= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F172)
	S194= ALU.Out=>FU.InEX                                      Premise(F173)
	S195= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F174)
	S196= ALUOut_MEM.Out=>FU.InMEM                              Premise(F175)
	S197= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F176)
	S198= ALUOut_WB.Out=>FU.InWB                                Premise(F177)
	S199= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F178)
	S200= ALUOut_WB.Out=>GPR.WData                              Premise(F179)
	S201= IR_WB.Out20_16=>GPR.WReg                              Premise(F180)
	S202= IMMU.Addr=>IAddrReg.In                                Premise(F181)
	S203= PC.Out=>ICache.IEA                                    Premise(F182)
	S204= ICache.IEA=addr                                       Path(S149,S203)
	S205= ICache.Hit=ICacheHit(addr)                            ICache-Search(S204)
	S206= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S205,S169)
	S207= FU.ICacheHit=ICacheHit(addr)                          Path(S205,S183)
	S208= PC.Out=>ICache.IEA                                    Premise(F183)
	S209= IMem.MEM8WordOut=>ICache.WData                        Premise(F184)
	S210= ICache.Out=>ICacheReg.In                              Premise(F185)
	S211= PC.Out=>IMMU.IEA                                      Premise(F186)
	S212= IMMU.IEA=addr                                         Path(S149,S211)
	S213= CP0.ASID=>IMMU.PID                                    Premise(F187)
	S214= IMMU.PID=pid                                          Path(S150,S213)
	S215= IMMU.Addr={pid,addr}                                  IMMU-Search(S214,S212)
	S216= IAddrReg.In={pid,addr}                                Path(S215,S202)
	S217= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S214,S212)
	S218= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S217,S170)
	S219= IAddrReg.Out=>IMem.RAddr                              Premise(F188)
	S220= IMem.RAddr={pid,addr}                                 Path(S146,S219)
	S221= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S220,S137)
	S222= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S220,S137)
	S223= ICache.WData=IMemGet8Word({pid,addr})                 Path(S222,S209)
	S224= ICacheReg.Out=>IRMux.CacheData                        Premise(F189)
	S225= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F190)
	S226= IMem.Out=>IRMux.MemData                               Premise(F191)
	S227= IRMux.MemData={12,rS,rD,UIMM}                         Path(S221,S226)
	S228= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S227)
	S229= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F192)
	S230= IR_MEM.Out=>IR_DMMU1.In                               Premise(F193)
	S231= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F194)
	S232= ICache.Out=>IR_ID.In                                  Premise(F195)
	S233= IRMux.Out=>IR_ID.In                                   Premise(F196)
	S234= IR_ID.In={12,rS,rD,UIMM}                              Path(S228,S233)
	S235= ICache.Out=>IR_IMMU.In                                Premise(F197)
	S236= IR_EX.Out=>IR_MEM.In                                  Premise(F198)
	S237= IR_DMMU2.Out=>IR_WB.In                                Premise(F199)
	S238= IR_MEM.Out=>IR_WB.In                                  Premise(F200)
	S239= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F201)
	S240= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F202)
	S241= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F203)
	S242= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F204)
	S243= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F205)
	S244= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F206)
	S245= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F207)
	S246= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F208)
	S247= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F209)
	S248= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F210)
	S249= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F211)
	S250= IR_EX.Out31_26=>CU_EX.Op                              Premise(F212)
	S251= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F213)
	S252= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F214)
	S253= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F215)
	S254= IR_ID.Out31_26=>CU_ID.Op                              Premise(F216)
	S255= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F217)
	S256= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F218)
	S257= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F219)
	S258= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F220)
	S259= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F221)
	S260= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F222)
	S261= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F223)
	S262= IR_WB.Out31_26=>CU_WB.Op                              Premise(F224)
	S263= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F225)
	S264= CtrlA_EX=0                                            Premise(F226)
	S265= CtrlB_EX=0                                            Premise(F227)
	S266= CtrlALUOut_MEM=0                                      Premise(F228)
	S267= CtrlALUOut_DMMU1=0                                    Premise(F229)
	S268= CtrlALUOut_DMMU2=0                                    Premise(F230)
	S269= CtrlALUOut_WB=0                                       Premise(F231)
	S270= CtrlA_MEM=0                                           Premise(F232)
	S271= CtrlA_WB=0                                            Premise(F233)
	S272= CtrlB_MEM=0                                           Premise(F234)
	S273= CtrlB_WB=0                                            Premise(F235)
	S274= CtrlICache=1                                          Premise(F236)
	S275= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S204,S223,S274)
	S276= CtrlIMMU=0                                            Premise(F237)
	S277= CtrlIR_DMMU1=0                                        Premise(F238)
	S278= CtrlIR_DMMU2=0                                        Premise(F239)
	S279= CtrlIR_EX=0                                           Premise(F240)
	S280= CtrlIR_ID=1                                           Premise(F241)
	S281= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S234,S280)
	S282= CtrlIR_IMMU=0                                         Premise(F242)
	S283= CtrlIR_MEM=0                                          Premise(F243)
	S284= CtrlIR_WB=0                                           Premise(F244)
	S285= CtrlGPR=0                                             Premise(F245)
	S286= GPR[rS]=a                                             GPR-Hold(S145,S285)
	S287= CtrlIAddrReg=0                                        Premise(F246)
	S288= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S132,S287)
	S289= CtrlPC=0                                              Premise(F247)
	S290= CtrlPCInc=1                                           Premise(F248)
	S291= PC[Out]=addr+4                                        PC-Inc(S135,S289,S290)
	S292= PC[CIA]=addr                                          PC-Inc(S135,S289,S290)
	S293= CtrlIMem=0                                            Premise(F249)
	S294= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S137,S293)
	S295= CtrlICacheReg=0                                       Premise(F250)
	S296= CtrlASIDIn=0                                          Premise(F251)
	S297= CtrlCP0=0                                             Premise(F252)
	S298= CP0[ASID]=pid                                         CP0-Hold(S141,S297)
	S299= CtrlEPCIn=0                                           Premise(F253)
	S300= CtrlExCodeIn=0                                        Premise(F254)
	S301= CtrlIRMux=0                                           Premise(F255)

ID	S302= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S281)
	S303= IR_ID.Out31_26=12                                     IR-Out(S281)
	S304= IR_ID.Out25_21=rS                                     IR-Out(S281)
	S305= IR_ID.Out20_16=rD                                     IR-Out(S281)
	S306= IR_ID.Out15_0=UIMM                                    IR-Out(S281)
	S307= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S288)
	S308= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S288)
	S309= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S288)
	S310= PC.Out=addr+4                                         PC-Out(S291)
	S311= PC.CIA=addr                                           PC-Out(S292)
	S312= PC.CIA31_28=addr[31:28]                               PC-Out(S292)
	S313= CP0.ASID=pid                                          CP0-Read-ASID(S298)
	S314= A_EX.Out=>ALU.A                                       Premise(F256)
	S315= B_EX.Out=>ALU.B                                       Premise(F257)
	S316= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F258)
	S317= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F259)
	S318= ALU.Out=>ALUOut_MEM.In                                Premise(F260)
	S319= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F261)
	S320= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F262)
	S321= A_MEM.Out=>A_WB.In                                    Premise(F263)
	S322= LIMMEXT.Out=>B_EX.In                                  Premise(F264)
	S323= B_MEM.Out=>B_WB.In                                    Premise(F265)
	S324= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F266)
	S325= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F267)
	S326= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F268)
	S327= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F269)
	S328= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F270)
	S329= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F271)
	S330= FU.Bub_IF=>CU_IF.Bub                                  Premise(F272)
	S331= FU.Halt_IF=>CU_IF.Halt                                Premise(F273)
	S332= ICache.Hit=>CU_IF.ICacheHit                           Premise(F274)
	S333= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F275)
	S334= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F276)
	S335= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F277)
	S336= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F278)
	S337= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F279)
	S338= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F280)
	S339= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F281)
	S340= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F282)
	S341= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F283)
	S342= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F284)
	S343= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F285)
	S344= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F286)
	S345= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F287)
	S346= ICache.Hit=>FU.ICacheHit                              Premise(F288)
	S347= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F289)
	S348= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F290)
	S349= IR_EX.Out=>FU.IR_EX                                   Premise(F291)
	S350= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F292)
	S351= IR_MEM.Out=>FU.IR_MEM                                 Premise(F293)
	S352= IR_WB.Out=>FU.IR_WB                                   Premise(F294)
	S353= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F295)
	S354= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F296)
	S355= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F297)
	S356= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F298)
	S357= ALU.Out=>FU.InEX                                      Premise(F299)
	S358= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F300)
	S359= FU.InID2_RReg=5'b00000                                Premise(F301)
	S360= ALUOut_MEM.Out=>FU.InMEM                              Premise(F302)
	S361= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F303)
	S362= ALUOut_WB.Out=>FU.InWB                                Premise(F304)
	S363= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F305)
	S364= ALUOut_WB.Out=>GPR.WData                              Premise(F306)
	S365= IR_WB.Out20_16=>GPR.WReg                              Premise(F307)
	S366= IMMU.Addr=>IAddrReg.In                                Premise(F308)
	S367= PC.Out=>ICache.IEA                                    Premise(F309)
	S368= ICache.IEA=addr+4                                     Path(S310,S367)
	S369= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S368)
	S370= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S369,S332)
	S371= FU.ICacheHit=ICacheHit(addr+4)                        Path(S369,S346)
	S372= PC.Out=>ICache.IEA                                    Premise(F310)
	S373= IMem.MEM8WordOut=>ICache.WData                        Premise(F311)
	S374= ICache.Out=>ICacheReg.In                              Premise(F312)
	S375= PC.Out=>IMMU.IEA                                      Premise(F313)
	S376= IMMU.IEA=addr+4                                       Path(S310,S375)
	S377= CP0.ASID=>IMMU.PID                                    Premise(F314)
	S378= IMMU.PID=pid                                          Path(S313,S377)
	S379= IMMU.Addr={pid,addr+4}                                IMMU-Search(S378,S376)
	S380= IAddrReg.In={pid,addr+4}                              Path(S379,S366)
	S381= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S378,S376)
	S382= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S381,S333)
	S383= IAddrReg.Out=>IMem.RAddr                              Premise(F315)
	S384= IMem.RAddr={pid,addr}                                 Path(S307,S383)
	S385= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S384,S294)
	S386= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S384,S294)
	S387= ICache.WData=IMemGet8Word({pid,addr})                 Path(S386,S373)
	S388= ICacheReg.Out=>IRMux.CacheData                        Premise(F316)
	S389= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F317)
	S390= IMem.Out=>IRMux.MemData                               Premise(F318)
	S391= IRMux.MemData={12,rS,rD,UIMM}                         Path(S385,S390)
	S392= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S391)
	S393= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F319)
	S394= IR_MEM.Out=>IR_DMMU1.In                               Premise(F320)
	S395= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F321)
	S396= ICache.Out=>IR_ID.In                                  Premise(F322)
	S397= IRMux.Out=>IR_ID.In                                   Premise(F323)
	S398= IR_ID.In={12,rS,rD,UIMM}                              Path(S392,S397)
	S399= ICache.Out=>IR_IMMU.In                                Premise(F324)
	S400= IR_EX.Out=>IR_MEM.In                                  Premise(F325)
	S401= IR_DMMU2.Out=>IR_WB.In                                Premise(F326)
	S402= IR_MEM.Out=>IR_WB.In                                  Premise(F327)
	S403= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F328)
	S404= LIMMEXT.In=UIMM                                       Path(S306,S403)
	S405= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S404)
	S406= B_EX.In={16{0},UIMM}                                  Path(S405,S322)
	S407= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F329)
	S408= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F330)
	S409= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F331)
	S410= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F332)
	S411= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F333)
	S412= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F334)
	S413= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F335)
	S414= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F336)
	S415= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F337)
	S416= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F338)
	S417= IR_EX.Out31_26=>CU_EX.Op                              Premise(F339)
	S418= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F340)
	S419= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F341)
	S420= CU_ID.IRFunc1=rD                                      Path(S305,S419)
	S421= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F342)
	S422= CU_ID.IRFunc2=rS                                      Path(S304,S421)
	S423= IR_ID.Out31_26=>CU_ID.Op                              Premise(F343)
	S424= CU_ID.Op=12                                           Path(S303,S423)
	S425= CU_ID.Func=alu_add                                    CU_ID(S424)
	S426= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F344)
	S427= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F345)
	S428= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F346)
	S429= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F347)
	S430= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F348)
	S431= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F349)
	S432= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F350)
	S433= IR_WB.Out31_26=>CU_WB.Op                              Premise(F351)
	S434= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F352)
	S435= CtrlA_EX=1                                            Premise(F353)
	S436= CtrlB_EX=1                                            Premise(F354)
	S437= [B_EX]={16{0},UIMM}                                   B_EX-Write(S406,S436)
	S438= CtrlALUOut_MEM=0                                      Premise(F355)
	S439= CtrlALUOut_DMMU1=0                                    Premise(F356)
	S440= CtrlALUOut_DMMU2=0                                    Premise(F357)
	S441= CtrlALUOut_WB=0                                       Premise(F358)
	S442= CtrlA_MEM=0                                           Premise(F359)
	S443= CtrlA_WB=0                                            Premise(F360)
	S444= CtrlB_MEM=0                                           Premise(F361)
	S445= CtrlB_WB=0                                            Premise(F362)
	S446= CtrlICache=0                                          Premise(F363)
	S447= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S275,S446)
	S448= CtrlIMMU=0                                            Premise(F364)
	S449= CtrlIR_DMMU1=0                                        Premise(F365)
	S450= CtrlIR_DMMU2=0                                        Premise(F366)
	S451= CtrlIR_EX=1                                           Premise(F367)
	S452= CtrlIR_ID=0                                           Premise(F368)
	S453= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S281,S452)
	S454= CtrlIR_IMMU=0                                         Premise(F369)
	S455= CtrlIR_MEM=0                                          Premise(F370)
	S456= CtrlIR_WB=0                                           Premise(F371)
	S457= CtrlGPR=0                                             Premise(F372)
	S458= GPR[rS]=a                                             GPR-Hold(S286,S457)
	S459= CtrlIAddrReg=0                                        Premise(F373)
	S460= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S288,S459)
	S461= CtrlPC=0                                              Premise(F374)
	S462= CtrlPCInc=0                                           Premise(F375)
	S463= PC[CIA]=addr                                          PC-Hold(S292,S462)
	S464= PC[Out]=addr+4                                        PC-Hold(S291,S461,S462)
	S465= CtrlIMem=0                                            Premise(F376)
	S466= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S294,S465)
	S467= CtrlICacheReg=0                                       Premise(F377)
	S468= CtrlASIDIn=0                                          Premise(F378)
	S469= CtrlCP0=0                                             Premise(F379)
	S470= CP0[ASID]=pid                                         CP0-Hold(S298,S469)
	S471= CtrlEPCIn=0                                           Premise(F380)
	S472= CtrlExCodeIn=0                                        Premise(F381)
	S473= CtrlIRMux=0                                           Premise(F382)

EX	S474= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S437)
	S475= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S437)
	S476= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S437)
	S477= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S453)
	S478= IR_ID.Out31_26=12                                     IR-Out(S453)
	S479= IR_ID.Out25_21=rS                                     IR-Out(S453)
	S480= IR_ID.Out20_16=rD                                     IR-Out(S453)
	S481= IR_ID.Out15_0=UIMM                                    IR-Out(S453)
	S482= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S460)
	S483= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S460)
	S484= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S460)
	S485= PC.CIA=addr                                           PC-Out(S463)
	S486= PC.CIA31_28=addr[31:28]                               PC-Out(S463)
	S487= PC.Out=addr+4                                         PC-Out(S464)
	S488= CP0.ASID=pid                                          CP0-Read-ASID(S470)
	S489= A_EX.Out=>ALU.A                                       Premise(F383)
	S490= B_EX.Out=>ALU.B                                       Premise(F384)
	S491= ALU.B={16{0},UIMM}                                    Path(S474,S490)
	S492= ALU.Func=6'b000000                                    Premise(F385)
	S493= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F386)
	S494= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F387)
	S495= ALU.Out=>ALUOut_MEM.In                                Premise(F388)
	S496= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F389)
	S497= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F390)
	S498= A_MEM.Out=>A_WB.In                                    Premise(F391)
	S499= LIMMEXT.Out=>B_EX.In                                  Premise(F392)
	S500= B_MEM.Out=>B_WB.In                                    Premise(F393)
	S501= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F394)
	S502= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F395)
	S503= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F396)
	S504= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F397)
	S505= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F398)
	S506= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F399)
	S507= FU.Bub_IF=>CU_IF.Bub                                  Premise(F400)
	S508= FU.Halt_IF=>CU_IF.Halt                                Premise(F401)
	S509= ICache.Hit=>CU_IF.ICacheHit                           Premise(F402)
	S510= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F403)
	S511= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F404)
	S512= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F405)
	S513= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F406)
	S514= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F407)
	S515= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F408)
	S516= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F409)
	S517= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F410)
	S518= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F411)
	S519= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F412)
	S520= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F413)
	S521= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F414)
	S522= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F415)
	S523= ICache.Hit=>FU.ICacheHit                              Premise(F416)
	S524= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F417)
	S525= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F418)
	S526= IR_EX.Out=>FU.IR_EX                                   Premise(F419)
	S527= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F420)
	S528= IR_MEM.Out=>FU.IR_MEM                                 Premise(F421)
	S529= IR_WB.Out=>FU.IR_WB                                   Premise(F422)
	S530= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F423)
	S531= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F424)
	S532= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F425)
	S533= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F426)
	S534= ALU.Out=>FU.InEX                                      Premise(F427)
	S535= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F428)
	S536= ALUOut_MEM.Out=>FU.InMEM                              Premise(F429)
	S537= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F430)
	S538= ALUOut_WB.Out=>FU.InWB                                Premise(F431)
	S539= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F432)
	S540= ALUOut_WB.Out=>GPR.WData                              Premise(F433)
	S541= IR_WB.Out20_16=>GPR.WReg                              Premise(F434)
	S542= IMMU.Addr=>IAddrReg.In                                Premise(F435)
	S543= PC.Out=>ICache.IEA                                    Premise(F436)
	S544= ICache.IEA=addr+4                                     Path(S487,S543)
	S545= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S544)
	S546= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S545,S509)
	S547= FU.ICacheHit=ICacheHit(addr+4)                        Path(S545,S523)
	S548= PC.Out=>ICache.IEA                                    Premise(F437)
	S549= IMem.MEM8WordOut=>ICache.WData                        Premise(F438)
	S550= ICache.Out=>ICacheReg.In                              Premise(F439)
	S551= PC.Out=>IMMU.IEA                                      Premise(F440)
	S552= IMMU.IEA=addr+4                                       Path(S487,S551)
	S553= CP0.ASID=>IMMU.PID                                    Premise(F441)
	S554= IMMU.PID=pid                                          Path(S488,S553)
	S555= IMMU.Addr={pid,addr+4}                                IMMU-Search(S554,S552)
	S556= IAddrReg.In={pid,addr+4}                              Path(S555,S542)
	S557= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S554,S552)
	S558= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S557,S510)
	S559= IAddrReg.Out=>IMem.RAddr                              Premise(F442)
	S560= IMem.RAddr={pid,addr}                                 Path(S482,S559)
	S561= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S560,S466)
	S562= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S560,S466)
	S563= ICache.WData=IMemGet8Word({pid,addr})                 Path(S562,S549)
	S564= ICacheReg.Out=>IRMux.CacheData                        Premise(F443)
	S565= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F444)
	S566= IMem.Out=>IRMux.MemData                               Premise(F445)
	S567= IRMux.MemData={12,rS,rD,UIMM}                         Path(S561,S566)
	S568= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S567)
	S569= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F446)
	S570= IR_MEM.Out=>IR_DMMU1.In                               Premise(F447)
	S571= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F448)
	S572= ICache.Out=>IR_ID.In                                  Premise(F449)
	S573= IRMux.Out=>IR_ID.In                                   Premise(F450)
	S574= IR_ID.In={12,rS,rD,UIMM}                              Path(S568,S573)
	S575= ICache.Out=>IR_IMMU.In                                Premise(F451)
	S576= IR_EX.Out=>IR_MEM.In                                  Premise(F452)
	S577= IR_DMMU2.Out=>IR_WB.In                                Premise(F453)
	S578= IR_MEM.Out=>IR_WB.In                                  Premise(F454)
	S579= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F455)
	S580= LIMMEXT.In=UIMM                                       Path(S481,S579)
	S581= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S580)
	S582= B_EX.In={16{0},UIMM}                                  Path(S581,S499)
	S583= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F456)
	S584= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F457)
	S585= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F458)
	S586= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F459)
	S587= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F460)
	S588= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F461)
	S589= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F462)
	S590= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F463)
	S591= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F464)
	S592= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F465)
	S593= IR_EX.Out31_26=>CU_EX.Op                              Premise(F466)
	S594= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F467)
	S595= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F468)
	S596= CU_ID.IRFunc1=rD                                      Path(S480,S595)
	S597= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F469)
	S598= CU_ID.IRFunc2=rS                                      Path(S479,S597)
	S599= IR_ID.Out31_26=>CU_ID.Op                              Premise(F470)
	S600= CU_ID.Op=12                                           Path(S478,S599)
	S601= CU_ID.Func=alu_add                                    CU_ID(S600)
	S602= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F471)
	S603= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F472)
	S604= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F473)
	S605= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F474)
	S606= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F475)
	S607= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F476)
	S608= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F477)
	S609= IR_WB.Out31_26=>CU_WB.Op                              Premise(F478)
	S610= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F479)
	S611= CtrlA_EX=0                                            Premise(F480)
	S612= CtrlB_EX=0                                            Premise(F481)
	S613= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S437,S612)
	S614= CtrlALUOut_MEM=1                                      Premise(F482)
	S615= CtrlALUOut_DMMU1=0                                    Premise(F483)
	S616= CtrlALUOut_DMMU2=0                                    Premise(F484)
	S617= CtrlALUOut_WB=0                                       Premise(F485)
	S618= CtrlA_MEM=0                                           Premise(F486)
	S619= CtrlA_WB=0                                            Premise(F487)
	S620= CtrlB_MEM=0                                           Premise(F488)
	S621= CtrlB_WB=0                                            Premise(F489)
	S622= CtrlICache=0                                          Premise(F490)
	S623= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S447,S622)
	S624= CtrlIMMU=0                                            Premise(F491)
	S625= CtrlIR_DMMU1=0                                        Premise(F492)
	S626= CtrlIR_DMMU2=0                                        Premise(F493)
	S627= CtrlIR_EX=0                                           Premise(F494)
	S628= CtrlIR_ID=0                                           Premise(F495)
	S629= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S453,S628)
	S630= CtrlIR_IMMU=0                                         Premise(F496)
	S631= CtrlIR_MEM=1                                          Premise(F497)
	S632= CtrlIR_WB=0                                           Premise(F498)
	S633= CtrlGPR=0                                             Premise(F499)
	S634= GPR[rS]=a                                             GPR-Hold(S458,S633)
	S635= CtrlIAddrReg=0                                        Premise(F500)
	S636= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S460,S635)
	S637= CtrlPC=0                                              Premise(F501)
	S638= CtrlPCInc=0                                           Premise(F502)
	S639= PC[CIA]=addr                                          PC-Hold(S463,S638)
	S640= PC[Out]=addr+4                                        PC-Hold(S464,S637,S638)
	S641= CtrlIMem=0                                            Premise(F503)
	S642= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S466,S641)
	S643= CtrlICacheReg=0                                       Premise(F504)
	S644= CtrlASIDIn=0                                          Premise(F505)
	S645= CtrlCP0=0                                             Premise(F506)
	S646= CP0[ASID]=pid                                         CP0-Hold(S470,S645)
	S647= CtrlEPCIn=0                                           Premise(F507)
	S648= CtrlExCodeIn=0                                        Premise(F508)
	S649= CtrlIRMux=0                                           Premise(F509)

MEM	S650= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S613)
	S651= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S613)
	S652= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S613)
	S653= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S629)
	S654= IR_ID.Out31_26=12                                     IR-Out(S629)
	S655= IR_ID.Out25_21=rS                                     IR-Out(S629)
	S656= IR_ID.Out20_16=rD                                     IR-Out(S629)
	S657= IR_ID.Out15_0=UIMM                                    IR-Out(S629)
	S658= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S636)
	S659= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S636)
	S660= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S636)
	S661= PC.CIA=addr                                           PC-Out(S639)
	S662= PC.CIA31_28=addr[31:28]                               PC-Out(S639)
	S663= PC.Out=addr+4                                         PC-Out(S640)
	S664= CP0.ASID=pid                                          CP0-Read-ASID(S646)
	S665= A_EX.Out=>ALU.A                                       Premise(F510)
	S666= B_EX.Out=>ALU.B                                       Premise(F511)
	S667= ALU.B={16{0},UIMM}                                    Path(S650,S666)
	S668= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F512)
	S669= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F513)
	S670= ALU.Out=>ALUOut_MEM.In                                Premise(F514)
	S671= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F515)
	S672= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F516)
	S673= A_MEM.Out=>A_WB.In                                    Premise(F517)
	S674= LIMMEXT.Out=>B_EX.In                                  Premise(F518)
	S675= B_MEM.Out=>B_WB.In                                    Premise(F519)
	S676= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F520)
	S677= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F521)
	S678= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F522)
	S679= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F523)
	S680= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F524)
	S681= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F525)
	S682= FU.Bub_IF=>CU_IF.Bub                                  Premise(F526)
	S683= FU.Halt_IF=>CU_IF.Halt                                Premise(F527)
	S684= ICache.Hit=>CU_IF.ICacheHit                           Premise(F528)
	S685= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F529)
	S686= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F530)
	S687= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F531)
	S688= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F532)
	S689= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F533)
	S690= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F534)
	S691= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F535)
	S692= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F536)
	S693= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F537)
	S694= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F538)
	S695= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F539)
	S696= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F540)
	S697= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F541)
	S698= ICache.Hit=>FU.ICacheHit                              Premise(F542)
	S699= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F543)
	S700= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F544)
	S701= IR_EX.Out=>FU.IR_EX                                   Premise(F545)
	S702= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F546)
	S703= IR_MEM.Out=>FU.IR_MEM                                 Premise(F547)
	S704= IR_WB.Out=>FU.IR_WB                                   Premise(F548)
	S705= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F549)
	S706= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F550)
	S707= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F551)
	S708= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F552)
	S709= ALU.Out=>FU.InEX                                      Premise(F553)
	S710= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F554)
	S711= ALUOut_MEM.Out=>FU.InMEM                              Premise(F555)
	S712= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F556)
	S713= ALUOut_WB.Out=>FU.InWB                                Premise(F557)
	S714= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F558)
	S715= ALUOut_WB.Out=>GPR.WData                              Premise(F559)
	S716= IR_WB.Out20_16=>GPR.WReg                              Premise(F560)
	S717= IMMU.Addr=>IAddrReg.In                                Premise(F561)
	S718= PC.Out=>ICache.IEA                                    Premise(F562)
	S719= ICache.IEA=addr+4                                     Path(S663,S718)
	S720= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S719)
	S721= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S720,S684)
	S722= FU.ICacheHit=ICacheHit(addr+4)                        Path(S720,S698)
	S723= PC.Out=>ICache.IEA                                    Premise(F563)
	S724= IMem.MEM8WordOut=>ICache.WData                        Premise(F564)
	S725= ICache.Out=>ICacheReg.In                              Premise(F565)
	S726= PC.Out=>IMMU.IEA                                      Premise(F566)
	S727= IMMU.IEA=addr+4                                       Path(S663,S726)
	S728= CP0.ASID=>IMMU.PID                                    Premise(F567)
	S729= IMMU.PID=pid                                          Path(S664,S728)
	S730= IMMU.Addr={pid,addr+4}                                IMMU-Search(S729,S727)
	S731= IAddrReg.In={pid,addr+4}                              Path(S730,S717)
	S732= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S729,S727)
	S733= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S732,S685)
	S734= IAddrReg.Out=>IMem.RAddr                              Premise(F568)
	S735= IMem.RAddr={pid,addr}                                 Path(S658,S734)
	S736= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S735,S642)
	S737= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S735,S642)
	S738= ICache.WData=IMemGet8Word({pid,addr})                 Path(S737,S724)
	S739= ICacheReg.Out=>IRMux.CacheData                        Premise(F569)
	S740= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F570)
	S741= IMem.Out=>IRMux.MemData                               Premise(F571)
	S742= IRMux.MemData={12,rS,rD,UIMM}                         Path(S736,S741)
	S743= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S742)
	S744= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F572)
	S745= IR_MEM.Out=>IR_DMMU1.In                               Premise(F573)
	S746= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F574)
	S747= ICache.Out=>IR_ID.In                                  Premise(F575)
	S748= IRMux.Out=>IR_ID.In                                   Premise(F576)
	S749= IR_ID.In={12,rS,rD,UIMM}                              Path(S743,S748)
	S750= ICache.Out=>IR_IMMU.In                                Premise(F577)
	S751= IR_EX.Out=>IR_MEM.In                                  Premise(F578)
	S752= IR_DMMU2.Out=>IR_WB.In                                Premise(F579)
	S753= IR_MEM.Out=>IR_WB.In                                  Premise(F580)
	S754= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F581)
	S755= LIMMEXT.In=UIMM                                       Path(S657,S754)
	S756= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S755)
	S757= B_EX.In={16{0},UIMM}                                  Path(S756,S674)
	S758= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F582)
	S759= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F583)
	S760= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F584)
	S761= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F585)
	S762= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F586)
	S763= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F587)
	S764= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F588)
	S765= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F589)
	S766= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F590)
	S767= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F591)
	S768= IR_EX.Out31_26=>CU_EX.Op                              Premise(F592)
	S769= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F593)
	S770= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F594)
	S771= CU_ID.IRFunc1=rD                                      Path(S656,S770)
	S772= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F595)
	S773= CU_ID.IRFunc2=rS                                      Path(S655,S772)
	S774= IR_ID.Out31_26=>CU_ID.Op                              Premise(F596)
	S775= CU_ID.Op=12                                           Path(S654,S774)
	S776= CU_ID.Func=alu_add                                    CU_ID(S775)
	S777= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F597)
	S778= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F598)
	S779= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F599)
	S780= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F600)
	S781= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F601)
	S782= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F602)
	S783= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F603)
	S784= IR_WB.Out31_26=>CU_WB.Op                              Premise(F604)
	S785= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F605)
	S786= CtrlA_EX=0                                            Premise(F606)
	S787= CtrlB_EX=0                                            Premise(F607)
	S788= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S613,S787)
	S789= CtrlALUOut_MEM=0                                      Premise(F608)
	S790= CtrlALUOut_DMMU1=1                                    Premise(F609)
	S791= CtrlALUOut_DMMU2=0                                    Premise(F610)
	S792= CtrlALUOut_WB=1                                       Premise(F611)
	S793= CtrlA_MEM=0                                           Premise(F612)
	S794= CtrlA_WB=1                                            Premise(F613)
	S795= CtrlB_MEM=0                                           Premise(F614)
	S796= CtrlB_WB=1                                            Premise(F615)
	S797= CtrlICache=0                                          Premise(F616)
	S798= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S623,S797)
	S799= CtrlIMMU=0                                            Premise(F617)
	S800= CtrlIR_DMMU1=1                                        Premise(F618)
	S801= CtrlIR_DMMU2=0                                        Premise(F619)
	S802= CtrlIR_EX=0                                           Premise(F620)
	S803= CtrlIR_ID=0                                           Premise(F621)
	S804= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S629,S803)
	S805= CtrlIR_IMMU=0                                         Premise(F622)
	S806= CtrlIR_MEM=0                                          Premise(F623)
	S807= CtrlIR_WB=1                                           Premise(F624)
	S808= CtrlGPR=0                                             Premise(F625)
	S809= GPR[rS]=a                                             GPR-Hold(S634,S808)
	S810= CtrlIAddrReg=0                                        Premise(F626)
	S811= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S636,S810)
	S812= CtrlPC=0                                              Premise(F627)
	S813= CtrlPCInc=0                                           Premise(F628)
	S814= PC[CIA]=addr                                          PC-Hold(S639,S813)
	S815= PC[Out]=addr+4                                        PC-Hold(S640,S812,S813)
	S816= CtrlIMem=0                                            Premise(F629)
	S817= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S642,S816)
	S818= CtrlICacheReg=0                                       Premise(F630)
	S819= CtrlASIDIn=0                                          Premise(F631)
	S820= CtrlCP0=0                                             Premise(F632)
	S821= CP0[ASID]=pid                                         CP0-Hold(S646,S820)
	S822= CtrlEPCIn=0                                           Premise(F633)
	S823= CtrlExCodeIn=0                                        Premise(F634)
	S824= CtrlIRMux=0                                           Premise(F635)

WB	S825= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S788)
	S826= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S788)
	S827= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S788)
	S828= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S804)
	S829= IR_ID.Out31_26=12                                     IR-Out(S804)
	S830= IR_ID.Out25_21=rS                                     IR-Out(S804)
	S831= IR_ID.Out20_16=rD                                     IR-Out(S804)
	S832= IR_ID.Out15_0=UIMM                                    IR-Out(S804)
	S833= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S811)
	S834= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S811)
	S835= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S811)
	S836= PC.CIA=addr                                           PC-Out(S814)
	S837= PC.CIA31_28=addr[31:28]                               PC-Out(S814)
	S838= PC.Out=addr+4                                         PC-Out(S815)
	S839= CP0.ASID=pid                                          CP0-Read-ASID(S821)
	S840= A_EX.Out=>ALU.A                                       Premise(F888)
	S841= B_EX.Out=>ALU.B                                       Premise(F889)
	S842= ALU.B={16{0},UIMM}                                    Path(S825,S841)
	S843= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F890)
	S844= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F891)
	S845= ALU.Out=>ALUOut_MEM.In                                Premise(F892)
	S846= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F893)
	S847= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F894)
	S848= A_MEM.Out=>A_WB.In                                    Premise(F895)
	S849= LIMMEXT.Out=>B_EX.In                                  Premise(F896)
	S850= B_MEM.Out=>B_WB.In                                    Premise(F897)
	S851= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F898)
	S852= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F899)
	S853= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F900)
	S854= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F901)
	S855= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F902)
	S856= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F903)
	S857= FU.Bub_IF=>CU_IF.Bub                                  Premise(F904)
	S858= FU.Halt_IF=>CU_IF.Halt                                Premise(F905)
	S859= ICache.Hit=>CU_IF.ICacheHit                           Premise(F906)
	S860= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F907)
	S861= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F908)
	S862= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F909)
	S863= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F910)
	S864= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F911)
	S865= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F912)
	S866= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F913)
	S867= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F914)
	S868= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F915)
	S869= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F916)
	S870= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F917)
	S871= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F918)
	S872= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F919)
	S873= ICache.Hit=>FU.ICacheHit                              Premise(F920)
	S874= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F921)
	S875= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F922)
	S876= IR_EX.Out=>FU.IR_EX                                   Premise(F923)
	S877= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F924)
	S878= IR_MEM.Out=>FU.IR_MEM                                 Premise(F925)
	S879= IR_WB.Out=>FU.IR_WB                                   Premise(F926)
	S880= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F927)
	S881= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F928)
	S882= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F929)
	S883= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F930)
	S884= ALU.Out=>FU.InEX                                      Premise(F931)
	S885= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F932)
	S886= ALUOut_MEM.Out=>FU.InMEM                              Premise(F933)
	S887= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F934)
	S888= ALUOut_WB.Out=>FU.InWB                                Premise(F935)
	S889= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F936)
	S890= ALUOut_WB.Out=>GPR.WData                              Premise(F937)
	S891= IR_WB.Out20_16=>GPR.WReg                              Premise(F938)
	S892= IMMU.Addr=>IAddrReg.In                                Premise(F939)
	S893= PC.Out=>ICache.IEA                                    Premise(F940)
	S894= ICache.IEA=addr+4                                     Path(S838,S893)
	S895= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S894)
	S896= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S895,S859)
	S897= FU.ICacheHit=ICacheHit(addr+4)                        Path(S895,S873)
	S898= PC.Out=>ICache.IEA                                    Premise(F941)
	S899= IMem.MEM8WordOut=>ICache.WData                        Premise(F942)
	S900= ICache.Out=>ICacheReg.In                              Premise(F943)
	S901= PC.Out=>IMMU.IEA                                      Premise(F944)
	S902= IMMU.IEA=addr+4                                       Path(S838,S901)
	S903= CP0.ASID=>IMMU.PID                                    Premise(F945)
	S904= IMMU.PID=pid                                          Path(S839,S903)
	S905= IMMU.Addr={pid,addr+4}                                IMMU-Search(S904,S902)
	S906= IAddrReg.In={pid,addr+4}                              Path(S905,S892)
	S907= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S904,S902)
	S908= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S907,S860)
	S909= IAddrReg.Out=>IMem.RAddr                              Premise(F946)
	S910= IMem.RAddr={pid,addr}                                 Path(S833,S909)
	S911= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S910,S817)
	S912= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S910,S817)
	S913= ICache.WData=IMemGet8Word({pid,addr})                 Path(S912,S899)
	S914= ICacheReg.Out=>IRMux.CacheData                        Premise(F947)
	S915= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F948)
	S916= IMem.Out=>IRMux.MemData                               Premise(F949)
	S917= IRMux.MemData={12,rS,rD,UIMM}                         Path(S911,S916)
	S918= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S917)
	S919= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F950)
	S920= IR_MEM.Out=>IR_DMMU1.In                               Premise(F951)
	S921= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F952)
	S922= ICache.Out=>IR_ID.In                                  Premise(F953)
	S923= IRMux.Out=>IR_ID.In                                   Premise(F954)
	S924= IR_ID.In={12,rS,rD,UIMM}                              Path(S918,S923)
	S925= ICache.Out=>IR_IMMU.In                                Premise(F955)
	S926= IR_EX.Out=>IR_MEM.In                                  Premise(F956)
	S927= IR_DMMU2.Out=>IR_WB.In                                Premise(F957)
	S928= IR_MEM.Out=>IR_WB.In                                  Premise(F958)
	S929= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F959)
	S930= LIMMEXT.In=UIMM                                       Path(S832,S929)
	S931= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S930)
	S932= B_EX.In={16{0},UIMM}                                  Path(S931,S849)
	S933= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F960)
	S934= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F961)
	S935= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F962)
	S936= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F963)
	S937= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F964)
	S938= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F965)
	S939= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F966)
	S940= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F967)
	S941= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F968)
	S942= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F969)
	S943= IR_EX.Out31_26=>CU_EX.Op                              Premise(F970)
	S944= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F971)
	S945= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F972)
	S946= CU_ID.IRFunc1=rD                                      Path(S831,S945)
	S947= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F973)
	S948= CU_ID.IRFunc2=rS                                      Path(S830,S947)
	S949= IR_ID.Out31_26=>CU_ID.Op                              Premise(F974)
	S950= CU_ID.Op=12                                           Path(S829,S949)
	S951= CU_ID.Func=alu_add                                    CU_ID(S950)
	S952= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F975)
	S953= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F976)
	S954= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F977)
	S955= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F978)
	S956= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F979)
	S957= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F980)
	S958= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F981)
	S959= IR_WB.Out31_26=>CU_WB.Op                              Premise(F982)
	S960= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F983)
	S961= CtrlA_EX=0                                            Premise(F984)
	S962= CtrlB_EX=0                                            Premise(F985)
	S963= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S788,S962)
	S964= CtrlALUOut_MEM=0                                      Premise(F986)
	S965= CtrlALUOut_DMMU1=0                                    Premise(F987)
	S966= CtrlALUOut_DMMU2=0                                    Premise(F988)
	S967= CtrlALUOut_WB=0                                       Premise(F989)
	S968= CtrlA_MEM=0                                           Premise(F990)
	S969= CtrlA_WB=0                                            Premise(F991)
	S970= CtrlB_MEM=0                                           Premise(F992)
	S971= CtrlB_WB=0                                            Premise(F993)
	S972= CtrlICache=0                                          Premise(F994)
	S973= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S798,S972)
	S974= CtrlIMMU=0                                            Premise(F995)
	S975= CtrlIR_DMMU1=0                                        Premise(F996)
	S976= CtrlIR_DMMU2=0                                        Premise(F997)
	S977= CtrlIR_EX=0                                           Premise(F998)
	S978= CtrlIR_ID=0                                           Premise(F999)
	S979= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S804,S978)
	S980= CtrlIR_IMMU=0                                         Premise(F1000)
	S981= CtrlIR_MEM=0                                          Premise(F1001)
	S982= CtrlIR_WB=0                                           Premise(F1002)
	S983= CtrlGPR=1                                             Premise(F1003)
	S984= CtrlIAddrReg=0                                        Premise(F1004)
	S985= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S811,S984)
	S986= CtrlPC=0                                              Premise(F1005)
	S987= CtrlPCInc=0                                           Premise(F1006)
	S988= PC[CIA]=addr                                          PC-Hold(S814,S987)
	S989= PC[Out]=addr+4                                        PC-Hold(S815,S986,S987)
	S990= CtrlIMem=0                                            Premise(F1007)
	S991= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S817,S990)
	S992= CtrlICacheReg=0                                       Premise(F1008)
	S993= CtrlASIDIn=0                                          Premise(F1009)
	S994= CtrlCP0=0                                             Premise(F1010)
	S995= CP0[ASID]=pid                                         CP0-Hold(S821,S994)
	S996= CtrlEPCIn=0                                           Premise(F1011)
	S997= CtrlExCodeIn=0                                        Premise(F1012)
	S998= CtrlIRMux=0                                           Premise(F1013)

POST	S963= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S788,S962)
	S973= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S798,S972)
	S979= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S804,S978)
	S985= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S811,S984)
	S988= PC[CIA]=addr                                          PC-Hold(S814,S987)
	S989= PC[Out]=addr+4                                        PC-Hold(S815,S986,S987)
	S991= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S817,S990)
	S995= CP0[ASID]=pid                                         CP0-Hold(S821,S994)

