Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:47]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:48]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'dacData' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2770]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'io_push_payload_user' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v:112]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'io_pop_payload_user' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:105]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module xil_defaultlib.BufferCC_dac
Compiling module xil_defaultlib.BufferCC_dac1
Compiling module xil_defaultlib.BufferCC_dac2
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_1_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
