Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2fac73a61be04b57bf797ceadfdff493 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Booth_RA_Mul_ppl_csla_tb_behav xil_defaultlib.Booth_RA_Mul_ppl_csla_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 531. Module CSLA28 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 21. Module RCA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 122. Module CSLABlock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 21. Module RCA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 21. Module RCA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 292. Module CSLABlock_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 172. Module RCA_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 172. Module RCA_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 481. Module CSLABlock_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 342. Module RCA_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 342. Module RCA_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 122. Module CSLABlock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 21. Module RCA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sources_1/new/CSLA28.v" Line 21. Module RCA doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BoothEncoder_radix4
Compiling module xil_defaultlib.PPGen
Compiling module xil_defaultlib.PPLRegs1
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Reduction_1
Compiling module xil_defaultlib.Reduction_2
Compiling module xil_defaultlib.Reduction_3
Compiling module xil_defaultlib.Reduction_4
Compiling module xil_defaultlib.PPLRegs2
Compiling module xil_defaultlib.RCA
Compiling module xil_defaultlib.CSLABlock
Compiling module xil_defaultlib.RCA_3
Compiling module xil_defaultlib.CSLABlock_1
Compiling module xil_defaultlib.RCA_5
Compiling module xil_defaultlib.CSLABlock_2
Compiling module xil_defaultlib.CSLA28
Compiling module xil_defaultlib.TailAdder
Compiling module xil_defaultlib.PPLRegs3
Compiling module xil_defaultlib.RA_Mul_ppl_csla
Compiling module xil_defaultlib.Booth_RA_Mul_ppl_csla_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_RA_Mul_ppl_csla_tb_behav
