// Seed: 4280628815
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wire id_2
);
  assign {id_2 == 1'b0, 1 == 1, id_2 << id_2} = 1 ? id_2 - (1) : id_1++;
  assign id_1 = (1 !=? id_2);
  assign id_0 = 1 == id_2;
  tri1 id_4;
  module_0(
      id_4, id_4, id_4
  ); id_5 :
  assert property (@(posedge ~id_4) 1 ? id_4 == 1'b0 < 1 : id_4 == id_4)
  else $display;
endmodule
