

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Sep 28 07:51:34 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  13.33|     11.13|        1.67|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   18|   18|         3|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !10

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

ST_1: stg_10 [1/1] 1.08ns
:4  br label %1


 <State 2>: 5.90ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i2 [ 0, %0 ], [ %i_mid2, %.reset ]

ST_2: j [1/1] 0.00ns
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.reset ]

ST_2: exitcond_flatten [1/1] 1.24ns
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

ST_2: indvar_flatten_next [1/1] 0.48ns
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

ST_2: stg_16 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond [1/1] 0.85ns
.reset:2  %exitcond = icmp eq i2 %j, -1

ST_2: j_mid2 [1/1] 0.84ns
.reset:3  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

ST_2: i_s [1/1] 0.48ns
.reset:4  %i_s = add i2 %i, 1

ST_2: i_mid2 [1/1] 0.84ns
.reset:5  %i_mid2 = select i1 %exitcond, i2 %i_s, i2 %i

ST_2: tmp_trn_cast [1/1] 0.00ns
.reset:9  %tmp_trn_cast = zext i2 %i_mid2 to i5

ST_2: tmp_2_trn_cast1 [1/1] 0.00ns
.reset:10  %tmp_2_trn_cast1 = zext i2 %j_mid2 to i4

ST_2: tmp [1/1] 0.00ns
.reset:13  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
.reset:14  %p_shl_cast = zext i4 %tmp to i5

ST_2: p_addr [1/1] 0.48ns
.reset:15  %p_addr = sub i5 %p_shl_cast, %tmp_trn_cast

ST_2: p_addr_cast1 [1/1] 0.00ns
.reset:16  %p_addr_cast1 = sext i5 %p_addr to i6

ST_2: p_addr_cast [1/1] 0.00ns
.reset:17  %p_addr_cast = sext i5 %p_addr to i32

ST_2: tmp_2 [1/1] 0.00ns
.reset:22  %tmp_2 = zext i32 %p_addr_cast to i64

ST_2: a_addr [1/1] 0.00ns
.reset:23  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_2

ST_2: a_load [2/2] 2.39ns
.reset:24  %a_load = load i8* %a_addr, align 1

ST_2: tmp_4 [1/1] 0.00ns
.reset:26  %tmp_4 = zext i2 %j_mid2 to i64

ST_2: b_addr [1/1] 0.00ns
.reset:27  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_4

ST_2: b_load [2/2] 2.39ns
.reset:28  %b_load = load i8* %b_addr, align 1

ST_2: p_addr1 [1/1] 1.34ns
.reset:43  %p_addr1 = add i6 %p_addr_cast1, 2

ST_2: p_addr1_cast [1/1] 0.00ns
.reset:44  %p_addr1_cast = sext i6 %p_addr1 to i32

ST_2: tmp_s [1/1] 0.00ns
.reset:45  %tmp_s = zext i32 %p_addr1_cast to i64

ST_2: a_addr_2 [1/1] 0.00ns
.reset:46  %a_addr_2 = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_s

ST_2: a_load_2 [2/2] 2.39ns
.reset:47  %a_load_2 = load i8* %a_addr_2, align 1

ST_2: p_addr9 [1/1] 0.48ns
.reset:49  %p_addr9 = add i4 %tmp_2_trn_cast1, 6

ST_2: tmp_10 [1/1] 0.00ns
.reset:50  %tmp_10 = zext i4 %p_addr9 to i64

ST_2: b_addr_2 [1/1] 0.00ns
.reset:51  %b_addr_2 = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_10

ST_2: b_load_2 [2/2] 2.39ns
.reset:52  %b_load_2 = load i8* %b_addr_2, align 1


 <State 3>: 11.13ns
ST_3: tmp_2_trn_cast2 [1/1] 0.00ns
.reset:11  %tmp_2_trn_cast2 = zext i2 %j_mid2 to i3

ST_3: tmp_2_trn_cast [1/1] 0.00ns
.reset:12  %tmp_2_trn_cast = zext i2 %j_mid2 to i6

ST_3: p_addr2 [1/1] 1.34ns
.reset:18  %p_addr2 = add i6 %p_addr_cast1, %tmp_2_trn_cast

ST_3: a_load [1/2] 2.39ns
.reset:24  %a_load = load i8* %a_addr, align 1

ST_3: tmp_5 [1/1] 0.00ns
.reset:25  %tmp_5 = sext i8 %a_load to i16

ST_3: b_load [1/2] 2.39ns
.reset:28  %b_load = load i8* %b_addr, align 1

ST_3: tmp_6 [1/1] 0.00ns
.reset:29  %tmp_6 = sext i8 %b_load to i16

ST_3: tmp_7 [1/1] 2.84ns
.reset:30  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_3: p_addr4 [1/1] 1.34ns
.reset:31  %p_addr4 = add i6 %p_addr_cast1, 1

ST_3: p_addr4_cast [1/1] 0.00ns
.reset:32  %p_addr4_cast = sext i6 %p_addr4 to i32

ST_3: tmp_8 [1/1] 0.00ns
.reset:33  %tmp_8 = zext i32 %p_addr4_cast to i64

ST_3: a_addr_1 [1/1] 0.00ns
.reset:34  %a_addr_1 = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_8

ST_3: a_load_1 [2/2] 2.39ns
.reset:35  %a_load_1 = load i8* %a_addr_1, align 1

ST_3: p_addr3 [1/1] 0.48ns
.reset:37  %p_addr3 = add i3 %tmp_2_trn_cast2, 3

ST_3: tmp_9 [1/1] 0.00ns
.reset:38  %tmp_9 = zext i3 %p_addr3 to i64

ST_3: b_addr_1 [1/1] 0.00ns
.reset:39  %b_addr_1 = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_9

ST_3: b_load_1 [2/2] 2.39ns
.reset:40  %b_load_1 = load i8* %b_addr_1, align 1

ST_3: a_load_2 [1/2] 2.39ns
.reset:47  %a_load_2 = load i8* %a_addr_2, align 1

ST_3: tmp_5_2 [1/1] 0.00ns
.reset:48  %tmp_5_2 = sext i8 %a_load_2 to i16

ST_3: b_load_2 [1/2] 2.39ns
.reset:52  %b_load_2 = load i8* %b_addr_2, align 1

ST_3: tmp_6_2 [1/1] 0.00ns
.reset:53  %tmp_6_2 = sext i8 %b_load_2 to i16

ST_3: tmp_7_2 [1/1] 5.79ns
.reset:54  %tmp_7_2 = mul i16 %tmp_6_2, %tmp_5_2

ST_3: tmp1 [1/1] 2.95ns
.reset:55  %tmp1 = add i16 %tmp_7_2, %tmp_7

ST_3: j_1 [1/1] 0.48ns
.reset:59  %j_1 = add i2 %j_mid2, 1


 <State 4>: 10.57ns
ST_4: stg_67 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

ST_4: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_4: stg_69 [1/1] 0.00ns
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_4: tmp_3 [1/1] 0.00ns
.reset:7  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_4: stg_71 [1/1] 0.00ns
.reset:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_4: p_addr2_cast [1/1] 0.00ns
.reset:19  %p_addr2_cast = sext i6 %p_addr2 to i32

ST_4: tmp_1 [1/1] 0.00ns
.reset:20  %tmp_1 = zext i32 %p_addr2_cast to i64

ST_4: res_addr [1/1] 0.00ns
.reset:21  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_1

ST_4: a_load_1 [1/2] 2.39ns
.reset:35  %a_load_1 = load i8* %a_addr_1, align 1

ST_4: tmp_5_1 [1/1] 0.00ns
.reset:36  %tmp_5_1 = sext i8 %a_load_1 to i16

ST_4: b_load_1 [1/2] 2.39ns
.reset:40  %b_load_1 = load i8* %b_addr_1, align 1

ST_4: tmp_6_1 [1/1] 0.00ns
.reset:41  %tmp_6_1 = sext i8 %b_load_1 to i16

ST_4: tmp_7_1 [1/1] 2.84ns
.reset:42  %tmp_7_1 = mul i16 %tmp_6_1, %tmp_5_1

ST_4: tmp_8_2 [1/1] 2.95ns
.reset:56  %tmp_8_2 = add i16 %tmp_7_1, %tmp1

ST_4: stg_81 [1/1] 2.39ns
.reset:57  store i16 %tmp_8_2, i16* %res_addr, align 2

ST_4: empty_2 [1/1] 0.00ns
.reset:58  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_4: stg_83 [1/1] 0.00ns
.reset:60  br label %1


 <State 5>: 0.00ns
ST_5: stg_84 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
