[Inputs]
WE
CLK
=ADDR[31:0]=
[Outputs]
RDY
[BiDir]
=D[7:0]=
[ATTRIBUTES]
VeriModel SimulatedSRAM

