INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/4-bit-counter-II-dubegged/4-bit-counter-II-dubegged.srcs/sources_1/imports/4-bit-counter-II/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/4-bit-counter-II-dubegged/4-bit-counter-II-dubegged.srcs/sim_1/new/bit4-counter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit4_counter_tb
