# 1 "arch/arm/boot/dts/mt7623n-rfb-nand.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/mt7623n-rfb-nand.dts"
# 15 "arch/arm/boot/dts/mt7623n-rfb-nand.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/mt7623n-rfb.dtsi" 1
# 16 "arch/arm/boot/dts/mt7623n-rfb.dtsi"
/dts-v1/;
# 1 "arch/arm/boot/dts/mt7623.dtsi" 1
# 16 "arch/arm/boot/dts/mt7623.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 17 "arch/arm/boot/dts/mt7623.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 18 "arch/arm/boot/dts/mt7623.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mt2701-clk.h" 1
# 19 "arch/arm/boot/dts/mt7623.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt7623-pinfunc.h" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 6 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt7623-pinfunc.h" 2
# 20 "arch/arm/boot/dts/mt7623.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/mt2701-power.h" 1
# 21 "arch/arm/boot/dts/mt7623.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 22 "arch/arm/boot/dts/mt7623.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 23 "arch/arm/boot/dts/mt7623.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/mt2701-resets.h" 1
# 24 "arch/arm/boot/dts/mt7623.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 25 "arch/arm/boot/dts/mt7623.dtsi" 2

/ {
 compatible = "mediatek,mt7623";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpu_opp_table: opp_table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-98000000 {
   opp-hz = /bits/ 64 <98000000>;
   opp-microvolt = <1050000>;
  };

  opp-198000000 {
   opp-hz = /bits/ 64 <198000000>;
   opp-microvolt = <1050000>;
  };

  opp-398000000 {
   opp-hz = /bits/ 64 <398000000>;
   opp-microvolt = <1050000>;
  };

  opp-598000000 {
   opp-hz = /bits/ 64 <598000000>;
   opp-microvolt = <1050000>;
  };

  opp-747500000 {
   opp-hz = /bits/ 64 <747500000>;
   opp-microvolt = <1050000>;
  };

  opp-1040000000 {
   opp-hz = /bits/ 64 <1040000000>;
   opp-microvolt = <1150000>;
  };

  opp-1196000000 {
   opp-hz = /bits/ 64 <1196000000>;
   opp-microvolt = <1200000>;
  };

  opp-1300000000 {
   opp-hz = /bits/ 64 <1300000000>;
   opp-microvolt = <1300000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "mediatek,mt6589-smp";

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x0>;
   clocks = <&infracfg 20>,
     <&apmixedsys 2>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <7>;
   clock-frequency = <1300000000>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x1>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   clock-frequency = <1300000000>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x2>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   clock-frequency = <1300000000>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x3>;
   operating-points-v2 = <&cpu_opp_table>;
   #cooling-cells = <2>;
   clock-frequency = <1300000000>;
  };
 };

 system_clk: dummy13m {
  compatible = "fixed-clock";
  clock-frequency = <13000000>;
  #clock-cells = <0>;
 };

 rtc32k: oscillator@1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32000>;
  clock-output-names = "rtc32k";
 };

 clk26m: oscillator@0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 thermal-zones {
   cpu_thermal: cpu_thermal {
    polling-delay-passive = <1000>;
    polling-delay = <1000>;

    thermal-sensors = <&thermal 0>;

    trips {
     cpu_passive: cpu_passive {
      temperature = <47000>;
      hysteresis = <2000>;
      type = "passive";
     };

     cpu_active: cpu_active {
      temperature = <67000>;
      hysteresis = <2000>;
      type = "active";
     };

     cpu_hot: cpu_hot {
      temperature = <87000>;
      hysteresis = <2000>;
      type = "hot";
     };

     cpu_crit {
      temperature = <107000>;
      hysteresis = <2000>;
      type = "critical";
     };
    };

   cooling-maps {
    map0 {
     trip = <&cpu_passive>;
     cooling-device = <&cpu0 (~0) (~0)>;
    };

    map1 {
     trip = <&cpu_active>;
     cooling-device = <&cpu0 (~0) (~0)>;
    };

    map2 {
     trip = <&cpu_hot>;
     cooling-device = <&cpu0 (~0) (~0)>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
  clock-frequency = <13000000>;
  arm,cpu-registers-not-fw-configured;
 };

 topckgen: syscon@10000000 {
  compatible = "mediatek,mt7623-topckgen",
        "mediatek,mt2701-topckgen",
        "syscon";
  reg = <0 0x10000000 0 0x1000>;
  #clock-cells = <1>;
 };

 infracfg: syscon@10001000 {
  compatible = "mediatek,mt7623-infracfg",
        "mediatek,mt2701-infracfg",
        "syscon";
  reg = <0 0x10001000 0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 pericfg: syscon@10003000 {
  compatible = "mediatek,mt7623-pericfg",
         "mediatek,mt2701-pericfg",
         "syscon";
  reg = <0 0x10003000 0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 pio: pinctrl@10005000 {
  compatible = "mediatek,mt7623-pinctrl",
        "mediatek,mt2701-pinctrl";
  reg = <0 0x1000b000 0 0x1000>;
  mediatek,pctl-regmap = <&syscfg_pctl_a>;
  pins-are-numbered;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  interrupts = <0 113 4>,
        <0 114 4>;
 };

 syscfg_pctl_a: syscfg@10005000 {
  compatible = "mediatek,mt7623-pctl-a-syscfg", "syscon";
  reg = <0 0x10005000 0 0x1000>;
 };

 scpsys: scpsys@10006000 {
  compatible = "mediatek,mt7623-scpsys",
        "mediatek,mt2701-scpsys",
        "syscon";
  #power-domain-cells = <1>;
  reg = <0 0x10006000 0 0x1000>;
  infracfg = <&infracfg>;
  clocks = <&topckgen 76>,
    <&topckgen 81>,
    <&topckgen 110>;
  clock-names = "mm", "mfg", "ethif";
 };

 watchdog: watchdog@10007000 {
  compatible = "mediatek,mt7623-wdt",
        "mediatek,mt6589-wdt";
  reg = <0 0x10007000 0 0x100>;
 };

 timer: timer@10008000 {
  compatible = "mediatek,mt7623-timer",
        "mediatek,mt6577-timer";
  reg = <0 0x10008000 0 0x80>;
  interrupts = <0 112 8>;
  clocks = <&system_clk>, <&rtc32k>;
  clock-names = "system-clk", "rtc-clk";
 };

 pwrap: pwrap@1000d000 {
  compatible = "mediatek,mt7623-pwrap",
        "mediatek,mt2701-pwrap";
  reg = <0 0x1000d000 0 0x1000>;
  reg-names = "pwrap";
  interrupts = <0 115 4>;
  resets = <&infracfg 7>;
  reset-names = "pwrap";
  clocks = <&infracfg 16>,
    <&infracfg 17>;
  clock-names = "spi", "wrap";
 };

 cir: cir@10013000 {
  compatible = "mediatek,mt7623-cir";
  reg = <0 0x10013000 0 0x1000>;
  interrupts = <0 87 8>;
  clocks = <&infracfg 15>;
  clock-names = "clk";
  status = "disabled";
 };

 sysirq: interrupt-controller@10200100 {
  compatible = "mediatek,mt7623-sysirq",
        "mediatek,mt6577-sysirq";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x10200100 0 0x1c>;
 };

 efuse: efuse@10206000 {
  compatible = "mediatek,mt7623-efuse",
        "mediatek,mt8173-efuse";
  reg = <0 0x10206000 0 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;
  thermal_calibration_data: calib@424 {
   reg = <0x424 0xc>;
  };
 };

 apmixedsys: syscon@10209000 {
  compatible = "mediatek,mt7623-apmixedsys",
        "mediatek,mt2701-apmixedsys",
        "syscon";
  reg = <0 0x10209000 0 0x1000>;
  #clock-cells = <1>;
 };

 rng: rng@1020f000 {
  compatible = "mediatek,mt7623-rng";
  reg = <0 0x1020f000 0 0x1000>;
  clocks = <&infracfg 10>;
  clock-names = "rng";
 };

 gic: interrupt-controller@10211000 {
  compatible = "arm,cortex-a7-gic";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x10211000 0 0x1000>,
        <0 0x10212000 0 0x2000>,
        <0 0x10214000 0 0x2000>,
        <0 0x10216000 0 0x2000>;
 };

 auxadc: adc@11001000 {
  compatible = "mediatek,mt7623-auxadc",
        "mediatek,mt2701-auxadc";
  reg = <0 0x11001000 0 0x1000>;
  clocks = <&pericfg 29>;
  clock-names = "main";
  #io-channel-cells = <1>;
 };

 uart0: serial@11002000 {
  compatible = "mediatek,mt7623-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11002000 0 0x400>;
  interrupts = <0 51 8>;
  clocks = <&pericfg 45>,
    <&pericfg 20>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart1: serial@11003000 {
  compatible = "mediatek,mt7623-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11003000 0 0x400>;
  interrupts = <0 52 8>;
  clocks = <&pericfg 46>,
    <&pericfg 21>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart2: serial@11004000 {
  compatible = "mediatek,mt7623-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11004000 0 0x400>;
  interrupts = <0 53 8>;
  clocks = <&pericfg 47>,
    <&pericfg 22>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart3: serial@11005000 {
  compatible = "mediatek,mt7623-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11005000 0 0x400>;
  interrupts = <0 54 8>;
  clocks = <&pericfg 48>,
    <&pericfg 23>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 pwm: pwm@11006000 {
  compatible = "mediatek,mt7623-pwm";
  reg = <0 0x11006000 0 0x1000>;
  #pwm-cells = <2>;
  clocks = <&topckgen 83>,
    <&pericfg 10>,
    <&pericfg 3>,
    <&pericfg 4>,
    <&pericfg 5>,
    <&pericfg 6>,
    <&pericfg 7>;
  clock-names = "top", "main", "pwm1", "pwm2",
         "pwm3", "pwm4", "pwm5";
  status = "disabled";
 };

 i2c0: i2c@11007000 {
  compatible = "mediatek,mt7623-i2c",
        "mediatek,mt6577-i2c";
  reg = <0 0x11007000 0 0x70>,
        <0 0x11000200 0 0x80>;
  interrupts = <0 44 8>;
  clock-div = <16>;
  clocks = <&pericfg 25>,
    <&pericfg 13>;
  clock-names = "main", "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c1: i2c@11008000 {
  compatible = "mediatek,mt7623-i2c",
        "mediatek,mt6577-i2c";
  reg = <0 0x11008000 0 0x70>,
        <0 0x11000280 0 0x80>;
  interrupts = <0 45 8>;
  clock-div = <16>;
  clocks = <&pericfg 26>,
    <&pericfg 13>;
  clock-names = "main", "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@11009000 {
  compatible = "mediatek,mt7623-i2c",
        "mediatek,mt6577-i2c";
  reg = <0 0x11009000 0 0x70>,
        <0 0x11000300 0 0x80>;
  interrupts = <0 46 8>;
  clock-div = <16>;
  clocks = <&pericfg 27>,
    <&pericfg 13>;
  clock-names = "main", "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi0: spi@1100a000 {
  compatible = "mediatek,mt7623-spi",
        "mediatek,mt2701-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x1100a000 0 0x100>;
  interrupts = <0 78 8>;
  clocks = <&topckgen 13>,
    <&topckgen 86>,
    <&pericfg 30>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 thermal: thermal@1100b000 {
  #thermal-sensor-cells = <1>;
  compatible = "mediatek,mt7623-thermal",
        "mediatek,mt2701-thermal";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 70 8>;
  clocks = <&pericfg 2>, <&pericfg 29>;
  clock-names = "therm", "auxadc";
  resets = <&pericfg 16>;
  reset-names = "therm";
  mediatek,auxadc = <&auxadc>;
  mediatek,apmixedsys = <&apmixedsys>;
  nvmem-cells = <&thermal_calibration_data>;
  nvmem-cell-names = "calibration-data";
 };

 nandc: nfi@1100d000 {
  compatible = "mediatek,mt7623-nfc",
        "mediatek,mt2701-nfc";
  reg = <0 0x1100d000 0 0x1000>;
  interrupts = <0 56 8>;
  power-domains = <&scpsys 8>;
  clocks = <&pericfg 1>,
    <&pericfg 37>;
  clock-names = "nfi_clk", "pad_clk";
  status = "disabled";
  ecc-engine = <&bch>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 bch: ecc@1100e000 {
  compatible = "mediatek,mt7623-ecc",
        "mediatek,mt2701-ecc";
  reg = <0 0x1100e000 0 0x1000>;
  interrupts = <0 55 8>;
  clocks = <&pericfg 36>;
  clock-names = "nfiecc_clk";
  status = "disabled";
 };

 spi1: spi@11016000 {
  compatible = "mediatek,mt7623-spi",
        "mediatek,mt2701-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x11016000 0 0x100>;
  interrupts = <0 79 8>;
  clocks = <&topckgen 13>,
    <&topckgen 113>,
    <&pericfg 42>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 spi2: spi@11017000 {
  compatible = "mediatek,mt7623-spi",
        "mediatek,mt2701-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x11017000 0 0x1000>;
  interrupts = <0 142 8>;
  clocks = <&topckgen 13>,
    <&topckgen 119>,
    <&pericfg 43>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 afe: audio-controller@11220000 {
  compatible = "mediatek,mt7623-audio",
        "mediatek,mt2701-audio";
  reg = <0 0x11220000 0 0x2000>,
        <0 0x112a0000 0 0x20000>;
  interrupts = <0 132 8>;
  power-domains = <&scpsys 8>;

  clocks = <&infracfg 5>,
    <&topckgen 120>,
    <&topckgen 121>,
    <&topckgen 132>,
    <&topckgen 133>,
    <&topckgen 146>,
    <&topckgen 147>,
    <&topckgen 122>,
    <&topckgen 96>,
    <&topckgen 64>,
    <&topckgen 65>,
    <&topckgen 52>,
    <&topckgen 53>,
    <&topckgen 66>,
    <&topckgen 67>,
    <&topckgen 68>,
    <&topckgen 69>,
    <&topckgen 70>,
    <&topckgen 88>,
    <&clk26m>,
    <&topckgen 7>,
    <&topckgen 123>,
    <&topckgen 124>,
    <&topckgen 125>,
    <&topckgen 126>,
    <&topckgen 127>,
    <&topckgen 128>,
    <&topckgen 134>,
    <&topckgen 135>,
    <&topckgen 136>,
    <&topckgen 137>,
    <&topckgen 138>,
    <&topckgen 139>,
    <&topckgen 140>,
    <&topckgen 141>,
    <&topckgen 142>,
    <&topckgen 143>,
    <&topckgen 144>,
    <&topckgen 145>,
    <&topckgen 106>,
    <&topckgen 112>,
    <&topckgen 30>,
    <&topckgen 29>,
    <&topckgen 4>;

  clock-names = "infra_sys_audio_clk",
    "top_audio_mux1_sel",
    "top_audio_mux2_sel",
    "top_audio_mux1_div",
    "top_audio_mux2_div",
    "top_audio_48k_timing",
    "top_audio_44k_timing",
    "top_audpll_mux_sel",
    "top_apll_sel",
    "top_aud1_pll_98M",
    "top_aud2_pll_90M",
    "top_hadds2_pll_98M",
    "top_hadds2_pll_294M",
    "top_audpll",
    "top_audpll_d4",
    "top_audpll_d8",
    "top_audpll_d16",
    "top_audpll_d24",
    "top_audintbus_sel",
    "clk_26m",
    "top_syspll1_d4",
    "top_aud_k1_src_sel",
    "top_aud_k2_src_sel",
    "top_aud_k3_src_sel",
    "top_aud_k4_src_sel",
    "top_aud_k5_src_sel",
    "top_aud_k6_src_sel",
    "top_aud_k1_src_div",
    "top_aud_k2_src_div",
    "top_aud_k3_src_div",
    "top_aud_k4_src_div",
    "top_aud_k5_src_div",
    "top_aud_k6_src_div",
    "top_aud_i2s1_mclk",
    "top_aud_i2s2_mclk",
    "top_aud_i2s3_mclk",
    "top_aud_i2s4_mclk",
    "top_aud_i2s5_mclk",
    "top_aud_i2s6_mclk",
    "top_asm_m_sel",
    "top_asm_h_sel",
    "top_univpll2_d4",
    "top_univpll2_d2",
    "top_syspll_d5";
 };

 mmc0: mmc@11230000 {
  compatible = "mediatek,mt7623-mmc",
        "mediatek,mt8135-mmc";
  reg = <0 0x11230000 0 0x1000>;
  interrupts = <0 39 8>;
  clocks = <&pericfg 14>,
    <&topckgen 84>;
  clock-names = "source", "hclk";
  status = "disabled";
 };

 mmc1: mmc@11240000 {
  compatible = "mediatek,mt7623-mmc",
        "mediatek,mt8135-mmc";
  reg = <0 0x11240000 0 0x1000>;
  interrupts = <0 40 8>;
  clocks = <&pericfg 15>,
    <&topckgen 91>;
  clock-names = "source", "hclk";
  status = "disabled";
 };

 hifsys: syscon@1a000000 {
  compatible = "mediatek,mt7623-hifsys",
        "mediatek,mt2701-hifsys",
        "syscon";
  reg = <0 0x1a000000 0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 usb1: usb@1a1c0000 {
  compatible = "mediatek,mt7623-xhci",
        "mediatek,mt8173-xhci";
  reg = <0 0x1a1c0000 0 0x1000>,
        <0 0x1a1c4700 0 0x0100>;
  reg-names = "mac", "ippc";
  interrupts = <0 196 8>;
  clocks = <&hifsys 1>,
    <&topckgen 110>;
  clock-names = "sys_ck", "free_ck";
  power-domains = <&scpsys 7>;
  phys = <&u2port0 3>, <&u3port0 4>;
  status = "disabled";
 };

 u3phy1: usb-phy@1a1c4000 {
  compatible = "mediatek,mt7623-u3phy",
        "mediatek,mt2701-u3phy";
  reg = <0 0x1a1c4000 0 0x0700>;
  clocks = <&clk26m>;
  clock-names = "u3phya_ref";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  u2port0: usb-phy@1a1c4800 {
   reg = <0 0x1a1c4800 0 0x0100>;
   #phy-cells = <1>;
   status = "okay";
  };

  u3port0: usb-phy@1a1c4900 {
   reg = <0 0x1a1c4900 0 0x0700>;
   #phy-cells = <1>;
   status = "okay";
  };
 };

 usb2: usb@1a240000 {
  compatible = "mediatek,mt7623-xhci",
        "mediatek,mt8173-xhci";
  reg = <0 0x1a240000 0 0x1000>,
        <0 0x1a244700 0 0x0100>;
  reg-names = "mac", "ippc";
  interrupts = <0 197 8>;
  clocks = <&hifsys 2>,
    <&topckgen 110>;
  clock-names = "sys_ck", "free_ck";
  power-domains = <&scpsys 7>;
  phys = <&u2port1 3>, <&u3port1 4>;
  status = "disabled";
 };

 u3phy2: usb-phy@1a244000 {
  compatible = "mediatek,mt7623-u3phy",
        "mediatek,mt2701-u3phy";
  reg = <0 0x1a244000 0 0x0700>;
  clocks = <&clk26m>;
  clock-names = "u3phya_ref";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  u2port1: usb-phy@1a244800 {
   reg = <0 0x1a244800 0 0x0100>;
   #phy-cells = <1>;
   status = "okay";
  };

  u3port1: usb-phy@1a244900 {
   reg = <0 0x1a244900 0 0x0700>;
   #phy-cells = <1>;
   status = "okay";
  };
 };

 ethsys: syscon@1b000000 {
  compatible = "mediatek,mt7623-ethsys",
        "mediatek,mt2701-ethsys",
        "syscon";
  reg = <0 0x1b000000 0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 eth: ethernet@1b100000 {
  compatible = "mediatek,mt7623-eth",
        "mediatek,mt2701-eth",
        "syscon";
  reg = <0 0x1b100000 0 0x20000>;
  interrupts = <0 200 8>,
        <0 199 8>,
        <0 198 8>;
  clocks = <&topckgen 110>,
    <&ethsys 2>,
    <&ethsys 4>,
    <&ethsys 3>,
    <&apmixedsys 8>;
  clock-names = "ethif", "esw", "gp1", "gp2", "trgpll";
  resets = <&ethsys 6>,
    <&ethsys 23>,
    <&ethsys 31>;
  reset-names = "fe", "gmac", "ppe";
  power-domains = <&scpsys 6>;
  mediatek,ethsys = <&ethsys>;
  mediatek,pctl = <&syscfg_pctl_a>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 crypto: crypto@1b240000 {
  compatible = "mediatek,mt7623-crypto";
  reg = <0 0x1b240000 0 0x20000>;
  interrupts = <0 82 8>,
        <0 83 8>,
        <0 84 8>,
        <0 91 8>,
        <0 97 8>;
  clocks = <&topckgen 110>,
    <&ethsys 8>;
  clock-names = "ethif","cryp";
  power-domains = <&scpsys 6>;
  status = "disabled";
 };
};
# 18 "arch/arm/boot/dts/mt7623n-rfb.dtsi" 2
# 1 "arch/arm/boot/dts/mt6323.dtsi" 1
# 15 "arch/arm/boot/dts/mt6323.dtsi"
&pwrap {
 pmic: mt6323 {
  compatible = "mediatek,mt6323";
  interrupt-parent = <&pio>;
  interrupts = <150 4>;
  interrupt-controller;
  #interrupt-cells = <2>;

  mt6323regulator: mt6323regulator{
   compatible = "mediatek,mt6323-regulator";

   mt6323_vproc_reg: buck_vproc{
    regulator-name = "vproc";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
    regulator-boot-on;
   };

   mt6323_vsys_reg: buck_vsys{
    regulator-name = "vsys";
    regulator-min-microvolt = <1400000>;
    regulator-max-microvolt = <2987500>;
    regulator-ramp-delay = <25000>;
    regulator-always-on;
    regulator-boot-on;
   };

   mt6323_vpa_reg: buck_vpa{
    regulator-name = "vpa";
    regulator-min-microvolt = < 500000>;
    regulator-max-microvolt = <3650000>;
   };

   mt6323_vtcxo_reg: ldo_vtcxo{
    regulator-name = "vtcxo";
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
    regulator-enable-ramp-delay = <90>;
    regulator-always-on;
    regulator-boot-on;
   };

   mt6323_vcn28_reg: ldo_vcn28{
    regulator-name = "vcn28";
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
    regulator-enable-ramp-delay = <185>;
   };

   mt6323_vcn33_bt_reg: ldo_vcn33_bt{
    regulator-name = "vcn33_bt";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3600000>;
    regulator-enable-ramp-delay = <185>;
   };

   mt6323_vcn33_wifi_reg: ldo_vcn33_wifi{
    regulator-name = "vcn33_wifi";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3600000>;
    regulator-enable-ramp-delay = <185>;
   };

   mt6323_va_reg: ldo_va{
    regulator-name = "va";
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
    regulator-enable-ramp-delay = <216>;
    regulator-always-on;
    regulator-boot-on;
   };

   mt6323_vcama_reg: ldo_vcama{
    regulator-name = "vcama";
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <2800000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vio28_reg: ldo_vio28{
    regulator-name = "vio28";
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
    regulator-enable-ramp-delay = <216>;
    regulator-always-on;
    regulator-boot-on;
   };

   mt6323_vusb_reg: ldo_vusb{
    regulator-name = "vusb";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <216>;
    regulator-boot-on;
   };

   mt6323_vmc_reg: ldo_vmc{
    regulator-name = "vmc";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <36>;
    regulator-boot-on;
   };

   mt6323_vmch_reg: ldo_vmch{
    regulator-name = "vmch";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <36>;
    regulator-boot-on;
   };

   mt6323_vemc3v3_reg: ldo_vemc3v3{
    regulator-name = "vemc3v3";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <36>;
    regulator-boot-on;
   };

   mt6323_vgp1_reg: ldo_vgp1{
    regulator-name = "vgp1";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vgp2_reg: ldo_vgp2{
    regulator-name = "vgp2";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3000000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vgp3_reg: ldo_vgp3{
    regulator-name = "vgp3";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vcn18_reg: ldo_vcn18{
    regulator-name = "vcn18";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vsim1_reg: ldo_vsim1{
    regulator-name = "vsim1";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3000000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vsim2_reg: ldo_vsim2{
    regulator-name = "vsim2";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3000000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vrtc_reg: ldo_vrtc{
    regulator-name = "vrtc";
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
    regulator-always-on;
    regulator-boot-on;
   };

   mt6323_vcamaf_reg: ldo_vcamaf{
    regulator-name = "vcamaf";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vibr_reg: ldo_vibr{
    regulator-name = "vibr";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <36>;
   };

   mt6323_vrf18_reg: ldo_vrf18{
    regulator-name = "vrf18";
    regulator-min-microvolt = <1825000>;
    regulator-max-microvolt = <1825000>;
    regulator-enable-ramp-delay = <187>;
   };

   mt6323_vm_reg: ldo_vm{
    regulator-name = "vm";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <216>;
    regulator-always-on;
    regulator-boot-on;
   };

   mt6323_vio18_reg: ldo_vio18{
    regulator-name = "vio18";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <216>;
    regulator-always-on;
    regulator-boot-on;
   };

   mt6323_vcamd_reg: ldo_vcamd{
    regulator-name = "vcamd";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <216>;
   };

   mt6323_vcamio_reg: ldo_vcamio{
    regulator-name = "vcamio";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-enable-ramp-delay = <216>;
   };
  };
 };
};
# 19 "arch/arm/boot/dts/mt7623n-rfb.dtsi" 2

/ {
 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
 };

 chosen {
  stdout-path = "serial2:115200n8";
 };

 cpus {
  cpu0 {
   proc-supply = <&mt6323_vproc_reg>;
  };

  cpu1 {
   proc-supply = <&mt6323_vproc_reg>;
  };

  cpu2 {
   proc-supply = <&mt6323_vproc_reg>;
  };

  cpu3 {
   proc-supply = <&mt6323_vproc_reg>;
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0 0x80000000 0 0x40000000>;
 };

 usb_p1_vbus: regulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "usb_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 135 0>;
  enable-active-high;
 };
};

&mmc0 {
 vmmc-supply = <&mt6323_vemc3v3_reg>;
 vqmmc-supply = <&mt6323_vio18_reg>;
};

&mmc1 {
 vmmc-supply = <&mt6323_vmch_reg>;
 vqmmc-supply = <&mt6323_vmc_reg>;
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&uart2 {
 status = "okay";
};

&usb1 {
 vbus-supply = <&usb_p1_vbus>;
 status = "okay";
};

&u3phy1 {
 status = "okay";
};
# 17 "arch/arm/boot/dts/mt7623n-rfb-nand.dts" 2

/ {
 model = "MediaTek MT7623N NAND reference board";
 compatible = "mediatek,mt7623n-rfb-nand", "mediatek,mt7623";
};

&bch {
 status = "okay";
};

&nandc {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&nand_pins_default>;

 nand@0 {
  reg = <0>;
  spare_per_sector = <64>;
  nand-ecc-mode = "hw";
  nand-ecc-strength = <12>;
  nand-ecc-step-size = <1024>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "preloader";
    reg = <0x0 0x40000>;
   };

   partition@40000 {
    label = "uboot";
    reg = <0x40000 0x80000>;
   };

   partition@C0000 {
    label = "uboot-env";
    reg = <0xC0000 0x40000>;
   };

   partition@140000 {
    label = "bootimg";
    reg = <0x140000 0x2000000>;
   };

   partition@2140000 {
    label = "recovery";
    reg = <0x2140000 0x2000000>;
   };

   partition@4140000 {
    label = "rootfs";
    reg = <0x4140000 0x1000000>;
   };

   partition@5140000 {
    label = "usrdata";
    reg = <0x5140000 0x1000000>;
   };
  };
 };
};

&pio {
 nand_pins_default: nanddefault {
  pins_ale {
   pinmux = <(((116) << 8) | 4)>;
   drive-strength = <8>;
   bias-pull-down = <102>;
  };

  pins_dat {
   pinmux = <(((111) << 8) | 4)>,
     <(((112) << 8) | 4)>,
     <(((114) << 8) | 4)>,
     <(((118) << 8) | 4)>,
     <(((121) << 8) | 4)>,
     <(((120) << 8) | 4)>,
     <(((113) << 8) | 4)>,
     <(((115) << 8) | 4)>,
     <(((119) << 8) | 4)>;
   input-enable;
   drive-strength = <8>;
   bias-pull-up;
  };

  pins_we {
   pinmux = <(((117) << 8) | 4)>;
   drive-strength = <8>;
   bias-pull-up = <102>;
  };
 };
};
