#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002987ac0 .scope module, "CPUTester2" "CPUTester2" 2 4;
 .timescale 0 0;
v00000000029f12b0_0 .var "clk", 0 0;
v00000000029f1f30_0 .var/i "f", 31 0;
v00000000029f1ad0_0 .var/i "index", 31 0;
v00000000029f1fd0_0 .var/i "memoryFile", 31 0;
v00000000029f29d0_0 .var "reset", 0 0;
S_0000000002833d90 .scope module, "CPU_Test1" "mipsCPUData2" 2 11, 3 126 0, S_0000000002987ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029ed4a0_0 .net "MOC", 0 0, v00000000029ea480_0;  1 drivers
v00000000029edfe0_0 .net *"_s11", 3 0, L_0000000002a62890;  1 drivers
v00000000029ed540_0 .net "aluB", 31 0, v000000000297b970_0;  1 drivers
v00000000029ec140_0 .net "aluCode", 5 0, v000000000297c410_0;  1 drivers
v00000000029ec320_0 .net "aluOut", 31 0, v00000000029ed860_0;  1 drivers
v00000000029ec3c0_0 .net "aluSource", 1 0, v000000000297ba10_0;  1 drivers
v00000000029ec5a0_0 .net "andOut", 0 0, v00000000029ed180_0;  1 drivers
v00000000029f1350_0 .net "branch", 0 0, v000000000297caf0_0;  1 drivers
v00000000029f1710_0 .net "branchAddOut", 31 0, v00000000029ec1e0_0;  1 drivers
v00000000029f1530_0 .net "branchSelect", 31 0, v000000000297ae30_0;  1 drivers
v00000000029f17b0_0 .net "byte", 0 0, v000000000297c190_0;  1 drivers
v00000000029f13f0_0 .net "clk", 0 0, v00000000029f12b0_0;  1 drivers
v00000000029f2570_0 .net "func", 5 0, v00000000029ed900_0;  1 drivers
v00000000029f1490_0 .net "immediate", 0 0, v000000000297aed0_0;  1 drivers
v00000000029f2070_0 .net "instruction", 31 0, v00000000029eaac0_0;  1 drivers
v00000000029f2c50_0 .net "irLoad", 0 0, v000000000297b010_0;  1 drivers
v00000000029f3010_0 .net "jump", 0 0, v000000000297b510_0;  1 drivers
v00000000029f15d0_0 .net "jumpMuxOut", 31 0, v00000000029ea8e0_0;  1 drivers
v00000000029f2610_0 .net "marInput", 31 0, v00000000029ed400_0;  1 drivers
v00000000029f2b10_0 .net "marLoad", 0 0, v000000000297b650_0;  1 drivers
v00000000029f1670_0 .net "mdrData", 31 0, v00000000029ea200_0;  1 drivers
v00000000029f2bb0_0 .net "mdrIn", 31 0, v00000000029ec280_0;  1 drivers
v00000000029f2930_0 .net "mdrLoad", 0 0, v000000000297bfb0_0;  1 drivers
v00000000029f1210_0 .net "mdrSource", 0 0, v000000000297b6f0_0;  1 drivers
v00000000029f1e90_0 .net "memAdress", 31 0, v00000000029e96c0_0;  1 drivers
v00000000029f2cf0_0 .net "memData", 31 0, v00000000029e9ee0_0;  1 drivers
v00000000029f22f0_0 .net "memEnable", 0 0, v000000000297c230_0;  1 drivers
v00000000029f1b70_0 .net "next", 31 0, v00000000029e9440_0;  1 drivers
v00000000029f2750_0 .net "npcLoad", 0 0, v000000000297b790_0;  1 drivers
v00000000029f1850_0 .net "pcAdd4", 31 0, L_0000000002a62250;  1 drivers
v00000000029f1990_0 .net "pcLoad", 0 0, v000000000297b830_0;  1 drivers
v00000000029f18f0_0 .net "pcOut", 31 0, v00000000029e9a80_0;  1 drivers
v00000000029f26b0_0 .net "pcSelect", 0 0, v000000000297c2d0_0;  1 drivers
v00000000029f2430_0 .net "regMuxOut", 4 0, v00000000029eaf20_0;  1 drivers
v00000000029f2d90_0 .net "regOutA", 31 0, v00000000029eac00_0;  1 drivers
v00000000029f1c10_0 .net "regOutB", 31 0, v00000000029e93a0_0;  1 drivers
v00000000029f2110_0 .net "regWrite", 0 0, v000000000297b8d0_0;  1 drivers
v00000000029f1d50_0 .net "reset", 0 0, v00000000029f29d0_0;  1 drivers
v00000000029f1df0_0 .net "rfSource", 0 0, v00000000029ea340_0;  1 drivers
v00000000029f27f0_0 .net "rw", 0 0, v000000000297b290_0;  1 drivers
v00000000029f1cb0_0 .net "shftLeft28Out", 27 0, v00000000029ecc80_0;  1 drivers
v00000000029f2e30_0 .net "shftLeftOut", 31 0, v00000000029ecd20_0;  1 drivers
v00000000029f1a30_0 .net "signExtOut", 31 0, v00000000029ec460_0;  1 drivers
v00000000029f2890_0 .net "unSign", 0 0, v00000000029ea2a0_0;  1 drivers
v00000000029f2250_0 .net "zFlag", 0 0, v00000000029ec820_0;  1 drivers
L_0000000002a02f50 .part v00000000029eaac0_0, 26, 6;
L_0000000002a03450 .part v00000000029eaac0_0, 0, 6;
L_0000000002a031d0 .part v00000000029eaac0_0, 16, 5;
L_0000000002a034f0 .part v00000000029eaac0_0, 11, 5;
L_0000000002a62890 .part L_0000000002a62250, 28, 4;
L_0000000002a627f0 .concat [ 28 4 0 0], v00000000029ecc80_0, L_0000000002a62890;
L_0000000002a61a30 .part v00000000029eaac0_0, 21, 5;
L_0000000002a61e90 .part v00000000029eaac0_0, 16, 5;
L_0000000002a61f30 .part v00000000029eaac0_0, 0, 16;
L_0000000002a61b70 .part v00000000029eaac0_0, 0, 26;
S_0000000002833400 .scope module, "ALU_Mux" "mux4inputs" 3 218, 4 47 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000297bb50_0 .net "one", 31 0, v00000000029ec460_0;  alias, 1 drivers
v000000000297b970_0 .var "result", 31 0;
v000000000297b5b0_0 .net "s", 1 0, v000000000297ba10_0;  alias, 1 drivers
L_0000000002a071b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000297c7d0_0 .net "three", 31 0, L_0000000002a071b8;  1 drivers
v000000000297bc90_0 .net "two", 31 0, v00000000029ea200_0;  alias, 1 drivers
v000000000297ca50_0 .net "zero", 31 0, v00000000029e93a0_0;  alias, 1 drivers
E_000000000294ef70/0 .event edge, v000000000297b5b0_0, v000000000297ca50_0, v000000000297bb50_0, v000000000297bc90_0;
E_000000000294ef70/1 .event edge, v000000000297c7d0_0;
E_000000000294ef70 .event/or E_000000000294ef70/0, E_000000000294ef70/1;
S_0000000002833580 .scope module, "Branch_Mux" "mux32" 3 220, 4 33 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000297b3d0_0 .net "one", 31 0, v00000000029ec1e0_0;  alias, 1 drivers
v000000000297ae30_0 .var "result", 31 0;
v000000000297bdd0_0 .net "s", 0 0, v00000000029ed180_0;  alias, 1 drivers
v000000000297bf10_0 .net "zero", 31 0, L_0000000002a62250;  alias, 1 drivers
E_000000000294f430 .event edge, v000000000297bdd0_0, v000000000297bf10_0, v000000000297b3d0_0;
S_00000000027eb750 .scope module, "Control_Unit" "control" 3 209, 5 1 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v000000000297ad90_0 .net "MOC", 0 0, v00000000029ea480_0;  alias, 1 drivers
v000000000297b290_0 .var "RW", 0 0;
v000000000297c410_0 .var "aluCode", 5 0;
v000000000297ba10_0 .var "aluSrc", 1 0;
v000000000297caf0_0 .var "branch", 0 0;
v000000000297c190_0 .var "byte", 0 0;
v000000000297c4b0_0 .net "clk", 0 0, v00000000029f12b0_0;  alias, 1 drivers
v000000000297aed0_0 .var "immediate", 0 0;
v000000000297b010_0 .var "irLoad", 0 0;
v000000000297b510_0 .var "jump", 0 0;
v000000000297b650_0 .var "marLoad", 0 0;
v000000000297bfb0_0 .var "mdrLoad", 0 0;
v000000000297b6f0_0 .var "mdrSource", 0 0;
v000000000297c230_0 .var "memEnable", 0 0;
v000000000297b790_0 .var "npcLoad", 0 0;
v000000000297c550_0 .net "opCode", 5 0, L_0000000002a02f50;  1 drivers
v000000000297b830_0 .var "pcLoad", 0 0;
v000000000297c2d0_0 .var "pcSelect", 0 0;
v000000000297b8d0_0 .var "regWrite", 0 0;
v00000000029ea840_0 .net "reset", 0 0, v00000000029f29d0_0;  alias, 1 drivers
v00000000029ea340_0 .var "rfSource", 0 0;
v00000000029ea3e0_0 .var "state", 4 0;
v00000000029ea2a0_0 .var "unSign", 0 0;
E_000000000294fdf0 .event posedge, v000000000297c4b0_0;
S_00000000027db100 .scope module, "IR" "register" 3 203, 6 48 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029e9300_0 .net "clk", 0 0, v00000000029f12b0_0;  alias, 1 drivers
v00000000029e9c60_0 .net "in", 31 0, v00000000029e9ee0_0;  alias, 1 drivers
v00000000029eaa20_0 .net "load", 0 0, v000000000297b010_0;  alias, 1 drivers
v00000000029eaac0_0 .var "result", 31 0;
E_00000000029510b0 .event posedge, v000000000297b010_0;
S_00000000027db280 .scope module, "Jump_Mux" "mux32" 3 221, 4 33 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029e98a0_0 .net "one", 31 0, L_0000000002a627f0;  1 drivers
v00000000029ea8e0_0 .var "result", 31 0;
v00000000029e9e40_0 .net "s", 0 0, v000000000297b510_0;  alias, 1 drivers
v00000000029eaca0_0 .net "zero", 31 0, v000000000297ae30_0;  alias, 1 drivers
E_00000000029517f0 .event edge, v000000000297b510_0, v000000000297ae30_0, v00000000029e98a0_0;
S_00000000027ccc70 .scope module, "MAR" "register" 3 200, 6 48 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029e9620_0 .net "clk", 0 0, v00000000029f12b0_0;  alias, 1 drivers
v00000000029ea5c0_0 .net "in", 31 0, v00000000029ed400_0;  alias, 1 drivers
v00000000029ea7a0_0 .net "load", 0 0, v000000000297b650_0;  alias, 1 drivers
v00000000029e96c0_0 .var "result", 31 0;
E_0000000002954e70 .event posedge, v000000000297b650_0;
S_00000000027ccdf0 .scope module, "MDR" "register" 3 201, 6 48 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029ea160_0 .net "clk", 0 0, v00000000029f12b0_0;  alias, 1 drivers
v00000000029eab60_0 .net "in", 31 0, v00000000029ec280_0;  alias, 1 drivers
v00000000029e9f80_0 .net "load", 0 0, v000000000297bfb0_0;  alias, 1 drivers
v00000000029ea200_0 .var "result", 31 0;
E_0000000002955970 .event posedge, v000000000297bfb0_0;
S_0000000002810630 .scope module, "Memory" "MemoryTest1" 3 231, 7 1 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029ea480_0 .var "MOC", 0 0;
v00000000029e9760 .array "Mem", 511 0, 7 0;
v00000000029ea0c0_0 .net "address", 31 0, v00000000029e96c0_0;  alias, 1 drivers
v00000000029e94e0_0 .net "byte", 0 0, v000000000297c190_0;  alias, 1 drivers
v00000000029e9800_0 .net "dataIn", 31 0, v00000000029ea200_0;  alias, 1 drivers
v00000000029e9940_0 .net "memEnable", 0 0, v000000000297c230_0;  alias, 1 drivers
v00000000029e9ee0_0 .var "output_destination", 31 0;
v00000000029eafc0_0 .net "rw", 0 0, v000000000297b290_0;  alias, 1 drivers
E_0000000002955570 .event posedge, v000000000297c230_0;
S_00000000028107b0 .scope module, "NPC" "register" 3 202, 6 48 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029ea980_0 .net "clk", 0 0, v00000000029f12b0_0;  alias, 1 drivers
v00000000029ea660_0 .net "in", 31 0, v00000000029ea8e0_0;  alias, 1 drivers
v00000000029ea520_0 .net "load", 0 0, v000000000297b790_0;  alias, 1 drivers
v00000000029e9440_0 .var "result", 31 0;
E_0000000002955db0 .event posedge, v000000000297b790_0;
S_000000000285f610 .scope module, "Program_Counter" "ProgramCounter" 3 206, 5 329 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000029e99e0_0 .net "Clk", 0 0, v00000000029f12b0_0;  alias, 1 drivers
v00000000029eade0_0 .net "Load", 0 0, v000000000297b830_0;  alias, 1 drivers
v00000000029e9580_0 .net "PCNext", 31 0, v00000000029e9440_0;  alias, 1 drivers
v00000000029e9a80_0 .var "PCResult", 31 0;
v00000000029e9da0_0 .net "Reset", 0 0, v00000000029f29d0_0;  alias, 1 drivers
E_0000000002955130 .event posedge, v000000000297b830_0;
S_00000000029ebd30 .scope module, "Register_File" "RegisterFile" 3 225, 8 1 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029ea700_0 .net "A_Address", 4 0, L_0000000002a61a30;  1 drivers
v00000000029eac00_0 .var "A_Data", 31 0;
v00000000029e9260_0 .net "B_Address", 4 0, L_0000000002a61e90;  1 drivers
v00000000029e93a0_0 .var "B_Data", 31 0;
v00000000029e9b20_0 .net "C_Address", 4 0, v00000000029eaf20_0;  alias, 1 drivers
v00000000029e9bc0_0 .net "C_Data", 31 0, v00000000029ec280_0;  alias, 1 drivers
v00000000029e9d00_0 .net "Clk", 0 0, v00000000029f12b0_0;  alias, 1 drivers
v00000000029ead40 .array "Registers", 31 0, 31 0;
v00000000029ea020_0 .net "Write", 0 0, v000000000297b8d0_0;  alias, 1 drivers
v00000000029ead40_0 .array/port v00000000029ead40, 0;
v00000000029ead40_1 .array/port v00000000029ead40, 1;
v00000000029ead40_2 .array/port v00000000029ead40, 2;
E_0000000002955df0/0 .event edge, v00000000029ea700_0, v00000000029ead40_0, v00000000029ead40_1, v00000000029ead40_2;
v00000000029ead40_3 .array/port v00000000029ead40, 3;
v00000000029ead40_4 .array/port v00000000029ead40, 4;
v00000000029ead40_5 .array/port v00000000029ead40, 5;
v00000000029ead40_6 .array/port v00000000029ead40, 6;
E_0000000002955df0/1 .event edge, v00000000029ead40_3, v00000000029ead40_4, v00000000029ead40_5, v00000000029ead40_6;
v00000000029ead40_7 .array/port v00000000029ead40, 7;
v00000000029ead40_8 .array/port v00000000029ead40, 8;
v00000000029ead40_9 .array/port v00000000029ead40, 9;
v00000000029ead40_10 .array/port v00000000029ead40, 10;
E_0000000002955df0/2 .event edge, v00000000029ead40_7, v00000000029ead40_8, v00000000029ead40_9, v00000000029ead40_10;
v00000000029ead40_11 .array/port v00000000029ead40, 11;
v00000000029ead40_12 .array/port v00000000029ead40, 12;
v00000000029ead40_13 .array/port v00000000029ead40, 13;
v00000000029ead40_14 .array/port v00000000029ead40, 14;
E_0000000002955df0/3 .event edge, v00000000029ead40_11, v00000000029ead40_12, v00000000029ead40_13, v00000000029ead40_14;
v00000000029ead40_15 .array/port v00000000029ead40, 15;
v00000000029ead40_16 .array/port v00000000029ead40, 16;
v00000000029ead40_17 .array/port v00000000029ead40, 17;
v00000000029ead40_18 .array/port v00000000029ead40, 18;
E_0000000002955df0/4 .event edge, v00000000029ead40_15, v00000000029ead40_16, v00000000029ead40_17, v00000000029ead40_18;
v00000000029ead40_19 .array/port v00000000029ead40, 19;
v00000000029ead40_20 .array/port v00000000029ead40, 20;
v00000000029ead40_21 .array/port v00000000029ead40, 21;
v00000000029ead40_22 .array/port v00000000029ead40, 22;
E_0000000002955df0/5 .event edge, v00000000029ead40_19, v00000000029ead40_20, v00000000029ead40_21, v00000000029ead40_22;
v00000000029ead40_23 .array/port v00000000029ead40, 23;
v00000000029ead40_24 .array/port v00000000029ead40, 24;
v00000000029ead40_25 .array/port v00000000029ead40, 25;
v00000000029ead40_26 .array/port v00000000029ead40, 26;
E_0000000002955df0/6 .event edge, v00000000029ead40_23, v00000000029ead40_24, v00000000029ead40_25, v00000000029ead40_26;
v00000000029ead40_27 .array/port v00000000029ead40, 27;
v00000000029ead40_28 .array/port v00000000029ead40, 28;
v00000000029ead40_29 .array/port v00000000029ead40, 29;
v00000000029ead40_30 .array/port v00000000029ead40, 30;
E_0000000002955df0/7 .event edge, v00000000029ead40_27, v00000000029ead40_28, v00000000029ead40_29, v00000000029ead40_30;
v00000000029ead40_31 .array/port v00000000029ead40, 31;
E_0000000002955df0/8 .event edge, v00000000029ead40_31, v00000000029e9260_0;
E_0000000002955df0 .event/or E_0000000002955df0/0, E_0000000002955df0/1, E_0000000002955df0/2, E_0000000002955df0/3, E_0000000002955df0/4, E_0000000002955df0/5, E_0000000002955df0/6, E_0000000002955df0/7, E_0000000002955df0/8;
E_0000000002955070 .event posedge, v000000000297b8d0_0;
S_00000000029ebeb0 .scope module, "Register_Mux" "mux4" 3 216, 4 13 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029eae80_0 .net "one", 4 0, L_0000000002a034f0;  1 drivers
v00000000029eaf20_0 .var "result", 4 0;
v00000000029e9120_0 .net "s", 0 0, v00000000029ea340_0;  alias, 1 drivers
v00000000029e91c0_0 .net "zero", 4 0, L_0000000002a031d0;  1 drivers
E_0000000002955530 .event edge, v00000000029ea340_0, v00000000029e91c0_0, v00000000029eae80_0;
S_00000000029eb130 .scope module, "addFour" "addplus4" 3 238, 6 3 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002a07200 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029ec6e0_0 .net/2u *"_s0", 31 0, L_0000000002a07200;  1 drivers
v00000000029edc20_0 .net "pc", 31 0, v00000000029e9a80_0;  alias, 1 drivers
v00000000029ed040_0 .net "result", 31 0, L_0000000002a62250;  alias, 1 drivers
L_0000000002a62250 .arith/sum 32, v00000000029e9a80_0, L_0000000002a07200;
S_00000000029eb2b0 .scope module, "adder" "adder" 3 239, 6 7 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029edae0_0 .net "entry0", 31 0, v00000000029ecd20_0;  alias, 1 drivers
v00000000029eca00_0 .net "entry1", 31 0, v00000000029e9a80_0;  alias, 1 drivers
v00000000029ec1e0_0 .var "result", 31 0;
E_0000000002955870 .event edge, v00000000029edae0_0, v00000000029e9a80_0;
S_00000000029eb730 .scope module, "alu" "ALU" 3 228, 9 1 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v00000000029ed860_0 .var "Result", 31 0;
v00000000029ec640_0 .net "a", 31 0, v00000000029eac00_0;  alias, 1 drivers
v00000000029ec780_0 .net "b", 31 0, v000000000297b970_0;  alias, 1 drivers
v00000000029ed9a0_0 .var "carryFlag", 0 0;
v00000000029ec820_0 .var "condition", 0 0;
v00000000029ed5e0_0 .var/i "counter", 31 0;
v00000000029ec8c0_0 .var/i "index", 31 0;
v00000000029ecdc0_0 .var "negativeFlag", 0 0;
v00000000029ed720_0 .net "operation", 5 0, v00000000029ed900_0;  alias, 1 drivers
v00000000029ecfa0_0 .var "overFlowFlag", 0 0;
v00000000029ece60_0 .var "tempVar", 31 0;
v00000000029ed0e0_0 .var/i "var", 31 0;
v00000000029ed220_0 .var "zeroFlag", 0 0;
E_00000000029559b0 .event edge, v00000000029ed720_0, v000000000297b970_0, v00000000029eac00_0;
S_00000000029eba30 .scope module, "funcMux" "mux6" 3 215, 4 23 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029ec960_0 .net "one", 5 0, v000000000297c410_0;  alias, 1 drivers
v00000000029ed900_0 .var "result", 5 0;
v00000000029edb80_0 .net "s", 0 0, v000000000297aed0_0;  alias, 1 drivers
v00000000029ecaa0_0 .net "zero", 5 0, L_0000000002a03450;  1 drivers
E_00000000029551f0 .event edge, v000000000297aed0_0, v00000000029ecaa0_0, v000000000297c410_0;
S_00000000029eb5b0 .scope module, "mdrMux" "mux32" 3 219, 4 33 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029edcc0_0 .net "one", 31 0, v00000000029ed860_0;  alias, 1 drivers
v00000000029ec280_0 .var "result", 31 0;
v00000000029ecb40_0 .net "s", 0 0, v000000000297b6f0_0;  alias, 1 drivers
v00000000029ed2c0_0 .net "zero", 31 0, v00000000029e9ee0_0;  alias, 1 drivers
E_0000000002955d70 .event edge, v000000000297b6f0_0, v00000000029e9c60_0, v00000000029ed860_0;
S_00000000029eb430 .scope module, "pcMux" "mux32" 3 214, 4 33 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029ed680_0 .net "one", 31 0, v00000000029e9a80_0;  alias, 1 drivers
v00000000029ed400_0 .var "result", 31 0;
v00000000029ecbe0_0 .net "s", 0 0, v000000000297c2d0_0;  alias, 1 drivers
v00000000029ed7c0_0 .net "zero", 31 0, v00000000029ed860_0;  alias, 1 drivers
E_00000000029550f0 .event edge, v000000000297c2d0_0, v00000000029ed860_0, v00000000029e9a80_0;
S_00000000029eb8b0 .scope module, "shftJump" "shftLeft28" 3 236, 6 19 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029edd60_0 .net "in", 25 0, L_0000000002a61b70;  1 drivers
v00000000029ecc80_0 .var "result", 27 0;
E_00000000029555b0 .event edge, v00000000029edd60_0;
S_00000000029ebbb0 .scope module, "shftLeft" "shftLeft" 3 237, 6 41 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029eda40_0 .net "in", 31 0, v00000000029ec460_0;  alias, 1 drivers
v00000000029ecd20_0 .var "result", 31 0;
E_00000000029555f0 .event edge, v000000000297bb50_0;
S_00000000029ef2e0 .scope module, "signExt" "signExtender" 3 235, 6 26 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029edea0_0 .net "ins", 15 0, L_0000000002a61f30;  1 drivers
v00000000029ec460_0 .var "result", 31 0;
v00000000029ed360_0 .var "tempOnes", 15 0;
v00000000029ede00_0 .var "tempZero", 15 0;
v00000000029ecf00_0 .net "unSign", 0 0, v00000000029ea2a0_0;  alias, 1 drivers
E_0000000002955cb0 .event edge, v00000000029edea0_0;
S_00000000029ef760 .scope module, "simpleAND" "AND" 3 240, 6 13 0, S_0000000002833d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000029edf40_0 .net "branch", 0 0, v000000000297caf0_0;  alias, 1 drivers
v00000000029ec500_0 .net "condition", 0 0, v00000000029ec820_0;  alias, 1 drivers
v00000000029ed180_0 .var "result", 0 0;
E_0000000002955430 .event edge, v000000000297caf0_0, v00000000029ec820_0;
S_0000000002998330 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029f21b0_0 .var "MOC", 0 0;
v00000000029f2a70 .array "Mem", 511 0, 7 0;
o000000000299b868 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029f2390_0 .net "address", 31 0, o000000000299b868;  0 drivers
o000000000299b898 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029f24d0_0 .net "byte", 0 0, o000000000299b898;  0 drivers
o000000000299b8c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029f2ed0_0 .net "dataIn", 31 0, o000000000299b8c8;  0 drivers
o000000000299b8f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029f1170_0 .net "memEnable", 0 0, o000000000299b8f8;  0 drivers
v00000000029f2f70_0 .var "output_destination", 31 0;
o000000000299b958 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029f4580_0 .net "rw", 0 0, o000000000299b958;  0 drivers
E_00000000029553f0 .event posedge, v00000000029f1170_0;
S_00000000029984b0 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029f3ea0_0 .var "MOC", 0 0;
v00000000029f4d00 .array "Mem", 511 0, 7 0;
o000000000299bb08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029f3860_0 .net "address", 31 0, o000000000299bb08;  0 drivers
o000000000299bb38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029f4760_0 .net "byte", 0 0, o000000000299bb38;  0 drivers
o000000000299bb68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029f3720_0 .net "dataIn", 31 0, o000000000299bb68;  0 drivers
o000000000299bb98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029f4300_0 .net "memEnable", 0 0, o000000000299bb98;  0 drivers
v00000000029f4bc0_0 .var "output_destination", 31 0;
o000000000299bbf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029f37c0_0 .net "rw", 0 0, o000000000299bbf8;  0 drivers
E_000000000294f5f0 .event posedge, v00000000029f4300_0;
S_0000000002998950 .scope module, "mipsCPUData1" "mipsCPUData1" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029fa0b0_0 .net "MOC", 0 0, v00000000029f6db0_0;  1 drivers
v00000000029fa8d0_0 .net *"_s11", 3 0, L_0000000002a62930;  1 drivers
v00000000029fa470_0 .net "aluB", 31 0, v00000000029f4b20_0;  1 drivers
v00000000029fab50_0 .net "aluCode", 5 0, v00000000029f48a0_0;  1 drivers
v00000000029fa970_0 .net "aluOut", 31 0, v00000000029f5410_0;  1 drivers
v00000000029fa150_0 .net "aluSource", 1 0, v00000000029f39a0_0;  1 drivers
v00000000029fa1f0_0 .net "andOut", 0 0, v00000000029f9390_0;  1 drivers
v00000000029f9610_0 .net "branch", 0 0, v00000000029f3a40_0;  1 drivers
v00000000029f92f0_0 .net "branchAddOut", 31 0, v00000000029f5190_0;  1 drivers
v00000000029f99d0_0 .net "branchSelect", 31 0, v00000000029f3180_0;  1 drivers
v00000000029fa290_0 .net "byte", 0 0, v00000000029f3220_0;  1 drivers
o000000000299c228 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029f96b0_0 .net "clk", 0 0, o000000000299c228;  0 drivers
v00000000029fae70_0 .net "func", 5 0, v00000000029fa5b0_0;  1 drivers
v00000000029f9430_0 .net "immediate", 0 0, v00000000029f4620_0;  1 drivers
v00000000029fa650_0 .net "instruction", 31 0, v00000000029f3540_0;  1 drivers
v00000000029fa3d0_0 .net "irLoad", 0 0, v00000000029f4e40_0;  1 drivers
v00000000029f9a70_0 .net "jump", 0 0, v00000000029f3d60_0;  1 drivers
v00000000029fa510_0 .net "jumpMuxOut", 31 0, v00000000029f3c20_0;  1 drivers
v00000000029fa6f0_0 .net "marInput", 31 0, v00000000029faa10_0;  1 drivers
v00000000029ff8a0_0 .net "marLoad", 0 0, v00000000029f35e0_0;  1 drivers
v00000000029fd8c0_0 .net "mdrData", 31 0, v00000000029f5c30_0;  1 drivers
v00000000029fefe0_0 .net "mdrIn", 31 0, v00000000029f9250_0;  1 drivers
v00000000029fda00_0 .net "mdrLoad", 0 0, v00000000029f32c0_0;  1 drivers
v00000000029fddc0_0 .net "mdrSource", 0 0, v00000000029f34a0_0;  1 drivers
v00000000029ff940_0 .net "memAdress", 31 0, v00000000029f5ff0_0;  1 drivers
v00000000029fec20_0 .net "memData", 31 0, v00000000029f5730_0;  1 drivers
v00000000029fde60_0 .net "memEnable", 0 0, v00000000029f3ae0_0;  1 drivers
v00000000029ff800_0 .net "next", 31 0, v00000000029f5550_0;  1 drivers
v00000000029ff3a0_0 .net "npcLoad", 0 0, v00000000029f4940_0;  1 drivers
v00000000029ff080_0 .net "pcAdd4", 31 0, L_0000000002a62a70;  1 drivers
v00000000029fd500_0 .net "pcLoad", 0 0, v00000000029f4800_0;  1 drivers
v00000000029fe860_0 .net "pcOut", 31 0, v00000000029f63b0_0;  1 drivers
v00000000029fd1e0_0 .net "pcSelect", 0 0, v00000000029f3680_0;  1 drivers
v00000000029fdf00_0 .net "regMuxOut", 4 0, v00000000029f59b0_0;  1 drivers
v00000000029fee00_0 .net "regOutA", 31 0, v00000000029f6090_0;  1 drivers
v00000000029ff120_0 .net "regOutB", 31 0, v00000000029f64f0_0;  1 drivers
v00000000029fe900_0 .net "regWrite", 0 0, v00000000029f4f80_0;  1 drivers
o000000000299c498 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029ff440_0 .net "reset", 0 0, o000000000299c498;  0 drivers
v00000000029fecc0_0 .net "rfSource", 0 0, v00000000029f3b80_0;  1 drivers
v00000000029fdbe0_0 .net "rw", 0 0, v00000000029f4440_0;  1 drivers
v00000000029feea0_0 .net "shftLeft28Out", 27 0, v00000000029f9930_0;  1 drivers
v00000000029fd820_0 .net "shftLeftOut", 31 0, v00000000029fadd0_0;  1 drivers
v00000000029fed60_0 .net "signExtOut", 31 0, v00000000029fafb0_0;  1 drivers
v00000000029fe540_0 .net "unSign", 0 0, v00000000029f49e0_0;  1 drivers
v00000000029fe180_0 .net "zFlag", 0 0, v00000000029f5230_0;  1 drivers
L_0000000002a62390 .part v00000000029f3540_0, 26, 6;
L_0000000002a61ad0 .part v00000000029f3540_0, 0, 6;
L_0000000002a61fd0 .part v00000000029f3540_0, 16, 5;
L_0000000002a630b0 .part v00000000029f3540_0, 11, 5;
L_0000000002a62930 .part L_0000000002a62a70, 28, 4;
L_0000000002a629d0 .concat [ 28 4 0 0], v00000000029f9930_0, L_0000000002a62930;
L_0000000002a624d0 .part v00000000029f3540_0, 21, 5;
L_0000000002a62110 .part v00000000029f3540_0, 16, 5;
L_0000000002a621b0 .part v00000000029f3540_0, 0, 16;
L_0000000002a62610 .part v00000000029f3540_0, 0, 26;
S_00000000029efd60 .scope module, "ALU_Mux" "mux4inputs" 3 93, 4 47 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000029f43a0_0 .net "one", 31 0, v00000000029fafb0_0;  alias, 1 drivers
v00000000029f4b20_0 .var "result", 31 0;
v00000000029f3fe0_0 .net "s", 1 0, v00000000029f39a0_0;  alias, 1 drivers
L_0000000002a07248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029f41c0_0 .net "three", 31 0, L_0000000002a07248;  1 drivers
v00000000029f3cc0_0 .net "two", 31 0, v00000000029f5c30_0;  alias, 1 drivers
v00000000029f3f40_0 .net "zero", 31 0, v00000000029f64f0_0;  alias, 1 drivers
E_00000000029554b0/0 .event edge, v00000000029f3fe0_0, v00000000029f3f40_0, v00000000029f43a0_0, v00000000029f3cc0_0;
E_00000000029554b0/1 .event edge, v00000000029f41c0_0;
E_00000000029554b0 .event/or E_00000000029554b0/0, E_00000000029554b0/1;
S_00000000029efee0 .scope module, "Branch_Mux" "mux32" 3 95, 4 33 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029f3400_0 .net "one", 31 0, v00000000029f5190_0;  alias, 1 drivers
v00000000029f3180_0 .var "result", 31 0;
v00000000029f4ee0_0 .net "s", 0 0, v00000000029f9390_0;  alias, 1 drivers
v00000000029f3900_0 .net "zero", 31 0, L_0000000002a62a70;  alias, 1 drivers
E_000000000294fd30 .event edge, v00000000029f4ee0_0, v00000000029f3900_0, v00000000029f3400_0;
S_00000000029efbe0 .scope module, "Control_Unit" "control" 3 84, 5 1 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v00000000029f44e0_0 .net "MOC", 0 0, v00000000029f6db0_0;  alias, 1 drivers
v00000000029f4440_0 .var "RW", 0 0;
v00000000029f48a0_0 .var "aluCode", 5 0;
v00000000029f39a0_0 .var "aluSrc", 1 0;
v00000000029f3a40_0 .var "branch", 0 0;
v00000000029f3220_0 .var "byte", 0 0;
v00000000029f4120_0 .net "clk", 0 0, o000000000299c228;  alias, 0 drivers
v00000000029f4620_0 .var "immediate", 0 0;
v00000000029f4e40_0 .var "irLoad", 0 0;
v00000000029f3d60_0 .var "jump", 0 0;
v00000000029f35e0_0 .var "marLoad", 0 0;
v00000000029f32c0_0 .var "mdrLoad", 0 0;
v00000000029f34a0_0 .var "mdrSource", 0 0;
v00000000029f3ae0_0 .var "memEnable", 0 0;
v00000000029f4940_0 .var "npcLoad", 0 0;
v00000000029f46c0_0 .net "opCode", 5 0, L_0000000002a62390;  1 drivers
v00000000029f4800_0 .var "pcLoad", 0 0;
v00000000029f3680_0 .var "pcSelect", 0 0;
v00000000029f4f80_0 .var "regWrite", 0 0;
v00000000029f3360_0 .net "reset", 0 0, o000000000299c498;  alias, 0 drivers
v00000000029f3b80_0 .var "rfSource", 0 0;
v00000000029f4080_0 .var "state", 4 0;
v00000000029f49e0_0 .var "unSign", 0 0;
E_0000000002955b70 .event posedge, v00000000029f4120_0;
S_00000000029f0060 .scope module, "IR" "register" 3 78, 6 48 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029f4c60_0 .net "clk", 0 0, o000000000299c228;  alias, 0 drivers
v00000000029f4a80_0 .net "in", 31 0, v00000000029f5730_0;  alias, 1 drivers
v00000000029f5020_0 .net "load", 0 0, v00000000029f4e40_0;  alias, 1 drivers
v00000000029f3540_0 .var "result", 31 0;
E_0000000002955230 .event posedge, v00000000029f4e40_0;
S_00000000029f01e0 .scope module, "Jump_Mux" "mux32" 3 96, 4 33 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029f3e00_0 .net "one", 31 0, L_0000000002a629d0;  1 drivers
v00000000029f3c20_0 .var "result", 31 0;
v00000000029f4da0_0 .net "s", 0 0, v00000000029f3d60_0;  alias, 1 drivers
v00000000029f4260_0 .net "zero", 31 0, v00000000029f3180_0;  alias, 1 drivers
E_00000000029552b0 .event edge, v00000000029f3d60_0, v00000000029f3180_0, v00000000029f3e00_0;
S_00000000029ef8e0 .scope module, "MAR" "register" 3 75, 6 48 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029f6450_0 .net "clk", 0 0, o000000000299c228;  alias, 0 drivers
v00000000029f6950_0 .net "in", 31 0, v00000000029faa10_0;  alias, 1 drivers
v00000000029f5eb0_0 .net "load", 0 0, v00000000029f35e0_0;  alias, 1 drivers
v00000000029f5ff0_0 .var "result", 31 0;
E_00000000029556f0 .event posedge, v00000000029f35e0_0;
S_00000000029ef160 .scope module, "MDR" "register" 3 76, 6 48 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029f5870_0 .net "clk", 0 0, o000000000299c228;  alias, 0 drivers
v00000000029f6310_0 .net "in", 31 0, v00000000029f9250_0;  alias, 1 drivers
v00000000029f5f50_0 .net "load", 0 0, v00000000029f32c0_0;  alias, 1 drivers
v00000000029f5c30_0 .var "result", 31 0;
E_00000000029554f0 .event posedge, v00000000029f32c0_0;
S_00000000029f0360 .scope module, "Memory" "MemoryTest1" 3 106, 7 1 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029f6db0_0 .var "MOC", 0 0;
v00000000029f5690 .array "Mem", 511 0, 7 0;
v00000000029f5b90_0 .net "address", 31 0, v00000000029f5ff0_0;  alias, 1 drivers
v00000000029f6270_0 .net "byte", 0 0, v00000000029f3220_0;  alias, 1 drivers
v00000000029f6b30_0 .net "dataIn", 31 0, v00000000029f5c30_0;  alias, 1 drivers
v00000000029f5370_0 .net "memEnable", 0 0, v00000000029f3ae0_0;  alias, 1 drivers
v00000000029f5730_0 .var "output_destination", 31 0;
v00000000029f5a50_0 .net "rw", 0 0, v00000000029f4440_0;  alias, 1 drivers
E_0000000002955030 .event posedge, v00000000029f3ae0_0;
S_00000000029ef5e0 .scope module, "NPC" "register" 3 77, 6 48 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029f5af0_0 .net "clk", 0 0, o000000000299c228;  alias, 0 drivers
v00000000029f5cd0_0 .net "in", 31 0, v00000000029f3c20_0;  alias, 1 drivers
v00000000029f5d70_0 .net "load", 0 0, v00000000029f4940_0;  alias, 1 drivers
v00000000029f5550_0 .var "result", 31 0;
E_0000000002955c30 .event posedge, v00000000029f4940_0;
S_00000000029f04e0 .scope module, "Program_Counter" "ProgramCounter" 3 81, 5 329 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000029f5e10_0 .net "Clk", 0 0, o000000000299c228;  alias, 0 drivers
v00000000029f52d0_0 .net "Load", 0 0, v00000000029f4800_0;  alias, 1 drivers
v00000000029f57d0_0 .net "PCNext", 31 0, v00000000029f5550_0;  alias, 1 drivers
v00000000029f63b0_0 .var "PCResult", 31 0;
v00000000029f6f90_0 .net "Reset", 0 0, o000000000299c498;  alias, 0 drivers
E_0000000002954e30 .event posedge, v00000000029f4800_0;
S_00000000029efa60 .scope module, "Register_File" "RegisterFile" 3 100, 8 1 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029f7030_0 .net "A_Address", 4 0, L_0000000002a624d0;  1 drivers
v00000000029f6090_0 .var "A_Data", 31 0;
v00000000029f5910_0 .net "B_Address", 4 0, L_0000000002a62110;  1 drivers
v00000000029f64f0_0 .var "B_Data", 31 0;
v00000000029f6590_0 .net "C_Address", 4 0, v00000000029f59b0_0;  alias, 1 drivers
v00000000029f6a90_0 .net "C_Data", 31 0, v00000000029f9250_0;  alias, 1 drivers
v00000000029f6130_0 .net "Clk", 0 0, o000000000299c228;  alias, 0 drivers
v00000000029f61d0 .array "Registers", 31 0, 31 0;
v00000000029f69f0_0 .net "Write", 0 0, v00000000029f4f80_0;  alias, 1 drivers
v00000000029f61d0_0 .array/port v00000000029f61d0, 0;
v00000000029f61d0_1 .array/port v00000000029f61d0, 1;
v00000000029f61d0_2 .array/port v00000000029f61d0, 2;
E_0000000002955730/0 .event edge, v00000000029f7030_0, v00000000029f61d0_0, v00000000029f61d0_1, v00000000029f61d0_2;
v00000000029f61d0_3 .array/port v00000000029f61d0, 3;
v00000000029f61d0_4 .array/port v00000000029f61d0, 4;
v00000000029f61d0_5 .array/port v00000000029f61d0, 5;
v00000000029f61d0_6 .array/port v00000000029f61d0, 6;
E_0000000002955730/1 .event edge, v00000000029f61d0_3, v00000000029f61d0_4, v00000000029f61d0_5, v00000000029f61d0_6;
v00000000029f61d0_7 .array/port v00000000029f61d0, 7;
v00000000029f61d0_8 .array/port v00000000029f61d0, 8;
v00000000029f61d0_9 .array/port v00000000029f61d0, 9;
v00000000029f61d0_10 .array/port v00000000029f61d0, 10;
E_0000000002955730/2 .event edge, v00000000029f61d0_7, v00000000029f61d0_8, v00000000029f61d0_9, v00000000029f61d0_10;
v00000000029f61d0_11 .array/port v00000000029f61d0, 11;
v00000000029f61d0_12 .array/port v00000000029f61d0, 12;
v00000000029f61d0_13 .array/port v00000000029f61d0, 13;
v00000000029f61d0_14 .array/port v00000000029f61d0, 14;
E_0000000002955730/3 .event edge, v00000000029f61d0_11, v00000000029f61d0_12, v00000000029f61d0_13, v00000000029f61d0_14;
v00000000029f61d0_15 .array/port v00000000029f61d0, 15;
v00000000029f61d0_16 .array/port v00000000029f61d0, 16;
v00000000029f61d0_17 .array/port v00000000029f61d0, 17;
v00000000029f61d0_18 .array/port v00000000029f61d0, 18;
E_0000000002955730/4 .event edge, v00000000029f61d0_15, v00000000029f61d0_16, v00000000029f61d0_17, v00000000029f61d0_18;
v00000000029f61d0_19 .array/port v00000000029f61d0, 19;
v00000000029f61d0_20 .array/port v00000000029f61d0, 20;
v00000000029f61d0_21 .array/port v00000000029f61d0, 21;
v00000000029f61d0_22 .array/port v00000000029f61d0, 22;
E_0000000002955730/5 .event edge, v00000000029f61d0_19, v00000000029f61d0_20, v00000000029f61d0_21, v00000000029f61d0_22;
v00000000029f61d0_23 .array/port v00000000029f61d0, 23;
v00000000029f61d0_24 .array/port v00000000029f61d0, 24;
v00000000029f61d0_25 .array/port v00000000029f61d0, 25;
v00000000029f61d0_26 .array/port v00000000029f61d0, 26;
E_0000000002955730/6 .event edge, v00000000029f61d0_23, v00000000029f61d0_24, v00000000029f61d0_25, v00000000029f61d0_26;
v00000000029f61d0_27 .array/port v00000000029f61d0, 27;
v00000000029f61d0_28 .array/port v00000000029f61d0, 28;
v00000000029f61d0_29 .array/port v00000000029f61d0, 29;
v00000000029f61d0_30 .array/port v00000000029f61d0, 30;
E_0000000002955730/7 .event edge, v00000000029f61d0_27, v00000000029f61d0_28, v00000000029f61d0_29, v00000000029f61d0_30;
v00000000029f61d0_31 .array/port v00000000029f61d0, 31;
E_0000000002955730/8 .event edge, v00000000029f61d0_31, v00000000029f5910_0;
E_0000000002955730 .event/or E_0000000002955730/0, E_0000000002955730/1, E_0000000002955730/2, E_0000000002955730/3, E_0000000002955730/4, E_0000000002955730/5, E_0000000002955730/6, E_0000000002955730/7, E_0000000002955730/8;
E_0000000002955770 .event posedge, v00000000029f4f80_0;
S_00000000029ef460 .scope module, "Register_Mux" "mux4" 3 91, 4 13 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029f6630_0 .net "one", 4 0, L_0000000002a630b0;  1 drivers
v00000000029f59b0_0 .var "result", 4 0;
v00000000029f66d0_0 .net "s", 0 0, v00000000029f3b80_0;  alias, 1 drivers
v00000000029f6770_0 .net "zero", 4 0, L_0000000002a61fd0;  1 drivers
E_0000000002955bb0 .event edge, v00000000029f3b80_0, v00000000029f6770_0, v00000000029f6630_0;
S_00000000029f0660 .scope module, "addFour" "addplus4" 3 113, 6 3 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002a07290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029f6810_0 .net/2u *"_s0", 31 0, L_0000000002a07290;  1 drivers
v00000000029f68b0_0 .net "pc", 31 0, v00000000029f63b0_0;  alias, 1 drivers
v00000000029f6bd0_0 .net "result", 31 0, L_0000000002a62a70;  alias, 1 drivers
L_0000000002a62a70 .arith/sum 32, v00000000029f63b0_0, L_0000000002a07290;
S_00000000029f07e0 .scope module, "adder" "adder" 3 114, 6 7 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029f6e50_0 .net "entry0", 31 0, v00000000029fadd0_0;  alias, 1 drivers
v00000000029f6c70_0 .net "entry1", 31 0, v00000000029f63b0_0;  alias, 1 drivers
v00000000029f5190_0 .var "result", 31 0;
E_0000000002955ab0 .event edge, v00000000029f6e50_0, v00000000029f63b0_0;
S_00000000029f0960 .scope module, "alu" "ALU" 3 103, 9 1 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v00000000029f5410_0 .var "Result", 31 0;
v00000000029f6d10_0 .net "a", 31 0, v00000000029f6090_0;  alias, 1 drivers
v00000000029f6ef0_0 .net "b", 31 0, v00000000029f4b20_0;  alias, 1 drivers
v00000000029f55f0_0 .var "carryFlag", 0 0;
v00000000029f5230_0 .var "condition", 0 0;
v00000000029f54b0_0 .var/i "counter", 31 0;
v00000000029f9bb0_0 .var/i "index", 31 0;
v00000000029f9c50_0 .var "negativeFlag", 0 0;
v00000000029fad30_0 .net "operation", 5 0, v00000000029fa5b0_0;  alias, 1 drivers
v00000000029fa330_0 .var "overFlowFlag", 0 0;
v00000000029f9f70_0 .var "tempVar", 31 0;
v00000000029f9570_0 .var/i "var", 31 0;
v00000000029f9750_0 .var "zeroFlag", 0 0;
E_00000000029559f0 .event edge, v00000000029fad30_0, v00000000029f4b20_0, v00000000029f6090_0;
S_00000000029f0ae0 .scope module, "funcMux" "mux6" 3 90, 4 23 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029fa790_0 .net "one", 5 0, v00000000029f48a0_0;  alias, 1 drivers
v00000000029fa5b0_0 .var "result", 5 0;
v00000000029faf10_0 .net "s", 0 0, v00000000029f4620_0;  alias, 1 drivers
v00000000029fabf0_0 .net "zero", 5 0, L_0000000002a61ad0;  1 drivers
E_00000000029552f0 .event edge, v00000000029f4620_0, v00000000029fabf0_0, v00000000029f48a0_0;
S_00000000029f0c60 .scope module, "mdrMux" "mux32" 3 94, 4 33 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029fa830_0 .net "one", 31 0, v00000000029f5410_0;  alias, 1 drivers
v00000000029f9250_0 .var "result", 31 0;
v00000000029fac90_0 .net "s", 0 0, v00000000029f34a0_0;  alias, 1 drivers
v00000000029f97f0_0 .net "zero", 31 0, v00000000029f5730_0;  alias, 1 drivers
E_00000000029553b0 .event edge, v00000000029f34a0_0, v00000000029f4a80_0, v00000000029f5410_0;
S_00000000029f0de0 .scope module, "pcMux" "mux32" 3 89, 4 33 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029f9cf0_0 .net "one", 31 0, v00000000029f63b0_0;  alias, 1 drivers
v00000000029faa10_0 .var "result", 31 0;
v00000000029f9d90_0 .net "s", 0 0, v00000000029f3680_0;  alias, 1 drivers
v00000000029f9890_0 .net "zero", 31 0, v00000000029f5410_0;  alias, 1 drivers
E_0000000002955af0 .event edge, v00000000029f3680_0, v00000000029f5410_0, v00000000029f63b0_0;
S_00000000029f0f60 .scope module, "shftJump" "shftLeft28" 3 111, 6 19 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029fa010_0 .net "in", 25 0, L_0000000002a62610;  1 drivers
v00000000029f9930_0 .var "result", 27 0;
E_0000000002955c70 .event edge, v00000000029fa010_0;
S_00000000029fccc0 .scope module, "shftLeft" "shftLeft" 3 112, 6 41 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029f9e30_0 .net "in", 31 0, v00000000029fafb0_0;  alias, 1 drivers
v00000000029fadd0_0 .var "result", 31 0;
E_0000000002955cf0 .event edge, v00000000029f43a0_0;
S_00000000029fc3c0 .scope module, "signExt" "signExtender" 3 110, 6 26 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029f91b0_0 .net "ins", 15 0, L_0000000002a621b0;  1 drivers
v00000000029fafb0_0 .var "result", 31 0;
v00000000029f94d0_0 .var "tempOnes", 15 0;
v00000000029f9b10_0 .var "tempZero", 15 0;
v00000000029f9ed0_0 .net "unSign", 0 0, v00000000029f49e0_0;  alias, 1 drivers
E_0000000002954ef0 .event edge, v00000000029f91b0_0;
S_00000000029fcb40 .scope module, "simpleAND" "AND" 3 115, 6 13 0, S_0000000002998950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000029fb050_0 .net "branch", 0 0, v00000000029f3a40_0;  alias, 1 drivers
v00000000029faab0_0 .net "condition", 0 0, v00000000029f5230_0;  alias, 1 drivers
v00000000029f9390_0 .var "result", 0 0;
E_0000000002955d30 .event edge, v00000000029f3a40_0, v00000000029f5230_0;
S_0000000002998ad0 .scope module, "mipsCPUData3" "mipsCPUData3" 3 251;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002a03130_0 .net "MOC", 0 0, v0000000002a00020_0;  1 drivers
v0000000002a03630_0 .net *"_s11", 3 0, L_0000000002a622f0;  1 drivers
v0000000002a02690_0 .net "aluB", 31 0, v00000000029fe720_0;  1 drivers
v0000000002a01650_0 .net "aluCode", 5 0, v00000000029fd6e0_0;  1 drivers
v0000000002a01a10_0 .net "aluOut", 31 0, v0000000002a04b70_0;  1 drivers
v0000000002a027d0_0 .net "aluSource", 1 0, v00000000029fe5e0_0;  1 drivers
v0000000002a02910_0 .net "andOut", 0 0, v0000000002a033b0_0;  1 drivers
v0000000002a02870_0 .net "branch", 0 0, v00000000029fd640_0;  1 drivers
v0000000002a01510_0 .net "branchAddOut", 31 0, v0000000002a03b30_0;  1 drivers
v0000000002a02190_0 .net "branchSelect", 31 0, v00000000029fef40_0;  1 drivers
v0000000002a01bf0_0 .net "byte", 0 0, v00000000029fea40_0;  1 drivers
o000000000299e958 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a01790_0 .net "clk", 0 0, o000000000299e958;  0 drivers
v0000000002a01330_0 .net "func", 5 0, v0000000002a048f0_0;  1 drivers
v0000000002a011f0_0 .net "immediate", 0 0, v00000000029fd780_0;  1 drivers
v0000000002a02ff0_0 .net "instruction", 31 0, v00000000029ff6c0_0;  1 drivers
v0000000002a01290_0 .net "irLoad", 0 0, v00000000029ff580_0;  1 drivers
v0000000002a01d30_0 .net "jump", 0 0, v00000000029fd320_0;  1 drivers
v0000000002a025f0_0 .net "jumpMuxOut", 31 0, v0000000002a00e80_0;  1 drivers
v0000000002a036d0_0 .net "marInput", 31 0, v0000000002a04d50_0;  1 drivers
v0000000002a03810_0 .net "marLoad", 0 0, v00000000029fe400_0;  1 drivers
v0000000002a03270_0 .net "mdrData", 31 0, v00000000029ffa80_0;  1 drivers
v0000000002a016f0_0 .net "mdrIn", 31 0, v0000000002a047b0_0;  1 drivers
v0000000002a03310_0 .net "mdrLoad", 0 0, v00000000029fdb40_0;  1 drivers
v0000000002a029b0_0 .net "mdrSource", 0 0, v00000000029ff260_0;  1 drivers
v0000000002a03090_0 .net "memAdress", 31 0, v00000000029ffb20_0;  1 drivers
v0000000002a03770_0 .net "memData", 31 0, v0000000002a00700_0;  1 drivers
v0000000002a01dd0_0 .net "memEnable", 0 0, v00000000029fd960_0;  1 drivers
v0000000002a022d0_0 .net "next", 31 0, v0000000002a008e0_0;  1 drivers
v0000000002a03950_0 .net "npcLoad", 0 0, v00000000029ff4e0_0;  1 drivers
v0000000002a01e70_0 .net "pcAdd4", 31 0, L_0000000002a62750;  1 drivers
v0000000002a02a50_0 .net "pcLoad", 0 0, v00000000029fdc80_0;  1 drivers
v0000000002a03590_0 .net "pcOut", 31 0, v0000000002a007a0_0;  1 drivers
v0000000002a01f10_0 .net "pcSelect", 0 0, v00000000029fe040_0;  1 drivers
v0000000002a02af0_0 .net "regMuxOut", 4 0, v0000000002a04170_0;  1 drivers
v0000000002a01470_0 .net "regOutA", 31 0, v0000000002a00840_0;  1 drivers
v0000000002a02b90_0 .net "regOutB", 31 0, v0000000002a00a20_0;  1 drivers
v0000000002a02c30_0 .net "regWrite", 0 0, v00000000029fd460_0;  1 drivers
o000000000299ebc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a02cd0_0 .net "reset", 0 0, o000000000299ebc8;  0 drivers
v0000000002a02050_0 .net "rfSource", 0 0, v00000000029fe680_0;  1 drivers
v0000000002a01830_0 .net "rw", 0 0, v00000000029fe360_0;  1 drivers
v0000000002a038b0_0 .net "shftLeft28Out", 27 0, v0000000002a03e50_0;  1 drivers
v0000000002a018d0_0 .net "shftLeftOut", 31 0, v0000000002a01ab0_0;  1 drivers
v0000000002a02230_0 .net "signExtOut", 31 0, v0000000002a02730_0;  1 drivers
v0000000002a02370_0 .net "unSign", 0 0, v00000000029ff620_0;  1 drivers
v0000000002a02d70_0 .net "zFlag", 0 0, v0000000002a04fd0_0;  1 drivers
L_0000000002a61c10 .part v00000000029ff6c0_0, 26, 6;
L_0000000002a61cb0 .part v00000000029ff6c0_0, 0, 6;
L_0000000002a61df0 .part v00000000029ff6c0_0, 16, 5;
L_0000000002a62430 .part v00000000029ff6c0_0, 11, 5;
L_0000000002a622f0 .part L_0000000002a62750, 28, 4;
L_0000000002a62070 .concat [ 28 4 0 0], v0000000002a03e50_0, L_0000000002a622f0;
L_0000000002a62b10 .part v00000000029ff6c0_0, 21, 5;
L_0000000002a61d50 .part v00000000029ff6c0_0, 16, 5;
L_0000000002a62570 .part v00000000029ff6c0_0, 0, 16;
L_0000000002a626b0 .part v00000000029ff6c0_0, 0, 26;
S_00000000029fc9c0 .scope module, "ALU_Mux" "mux4inputs" 3 343, 4 47 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000029fe4a0_0 .net "one", 31 0, v0000000002a02730_0;  alias, 1 drivers
v00000000029fe720_0 .var "result", 31 0;
v00000000029fd3c0_0 .net "s", 1 0, v00000000029fe5e0_0;  alias, 1 drivers
L_0000000002a072d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029fe0e0_0 .net "three", 31 0, L_0000000002a072d8;  1 drivers
v00000000029fdaa0_0 .net "two", 31 0, v00000000029ffa80_0;  alias, 1 drivers
v00000000029fdfa0_0 .net "zero", 31 0, v0000000002a00a20_0;  alias, 1 drivers
E_0000000002956530/0 .event edge, v00000000029fd3c0_0, v00000000029fdfa0_0, v00000000029fe4a0_0, v00000000029fdaa0_0;
E_0000000002956530/1 .event edge, v00000000029fe0e0_0;
E_0000000002956530 .event/or E_0000000002956530/0, E_0000000002956530/1;
S_00000000029fb340 .scope module, "Branch_Mux" "mux32" 3 345, 4 33 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029fe9a0_0 .net "one", 31 0, v0000000002a03b30_0;  alias, 1 drivers
v00000000029fef40_0 .var "result", 31 0;
v00000000029fe2c0_0 .net "s", 0 0, v0000000002a033b0_0;  alias, 1 drivers
v00000000029fd280_0 .net "zero", 31 0, L_0000000002a62750;  alias, 1 drivers
E_00000000029560f0 .event edge, v00000000029fe2c0_0, v00000000029fd280_0, v00000000029fe9a0_0;
S_00000000029fc540 .scope module, "Control_Unit" "control" 3 334, 5 1 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v00000000029fd5a0_0 .net "MOC", 0 0, v0000000002a00020_0;  alias, 1 drivers
v00000000029fe360_0 .var "RW", 0 0;
v00000000029fd6e0_0 .var "aluCode", 5 0;
v00000000029fe5e0_0 .var "aluSrc", 1 0;
v00000000029fd640_0 .var "branch", 0 0;
v00000000029fea40_0 .var "byte", 0 0;
v00000000029fe220_0 .net "clk", 0 0, o000000000299e958;  alias, 0 drivers
v00000000029fd780_0 .var "immediate", 0 0;
v00000000029ff580_0 .var "irLoad", 0 0;
v00000000029fd320_0 .var "jump", 0 0;
v00000000029fe400_0 .var "marLoad", 0 0;
v00000000029fdb40_0 .var "mdrLoad", 0 0;
v00000000029ff260_0 .var "mdrSource", 0 0;
v00000000029fd960_0 .var "memEnable", 0 0;
v00000000029ff4e0_0 .var "npcLoad", 0 0;
v00000000029ff1c0_0 .net "opCode", 5 0, L_0000000002a61c10;  1 drivers
v00000000029fdc80_0 .var "pcLoad", 0 0;
v00000000029fe040_0 .var "pcSelect", 0 0;
v00000000029fd460_0 .var "regWrite", 0 0;
v00000000029fdd20_0 .net "reset", 0 0, o000000000299ebc8;  alias, 0 drivers
v00000000029fe680_0 .var "rfSource", 0 0;
v00000000029ff300_0 .var "state", 4 0;
v00000000029ff620_0 .var "unSign", 0 0;
E_0000000002956c30 .event posedge, v00000000029fe220_0;
S_00000000029fc6c0 .scope module, "IR" "register" 3 328, 6 48 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029fe7c0_0 .net "clk", 0 0, o000000000299e958;  alias, 0 drivers
v00000000029feae0_0 .net "in", 31 0, v0000000002a00700_0;  alias, 1 drivers
v00000000029feb80_0 .net "load", 0 0, v00000000029ff580_0;  alias, 1 drivers
v00000000029ff6c0_0 .var "result", 31 0;
E_0000000002956130 .event posedge, v00000000029ff580_0;
S_00000000029fb7c0 .scope module, "Jump_Mux" "mux32" 3 346, 4 33 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029ff760_0 .net "one", 31 0, L_0000000002a62070;  1 drivers
v0000000002a00e80_0 .var "result", 31 0;
v00000000029ffda0_0 .net "s", 0 0, v00000000029fd320_0;  alias, 1 drivers
v00000000029ffbc0_0 .net "zero", 31 0, v00000000029fef40_0;  alias, 1 drivers
E_0000000002956170 .event edge, v00000000029fd320_0, v00000000029fef40_0, v00000000029ff760_0;
S_00000000029fce40 .scope module, "MAR" "register" 3 325, 6 48 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002a00b60_0 .net "clk", 0 0, o000000000299e958;  alias, 0 drivers
v0000000002a00f20_0 .net "in", 31 0, v0000000002a04d50_0;  alias, 1 drivers
v0000000002a005c0_0 .net "load", 0 0, v00000000029fe400_0;  alias, 1 drivers
v00000000029ffb20_0 .var "result", 31 0;
E_00000000029565b0 .event posedge, v00000000029fe400_0;
S_00000000029fb940 .scope module, "MDR" "register" 3 326, 6 48 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029fff80_0 .net "clk", 0 0, o000000000299e958;  alias, 0 drivers
v0000000002a00980_0 .net "in", 31 0, v0000000002a047b0_0;  alias, 1 drivers
v00000000029ffe40_0 .net "load", 0 0, v00000000029fdb40_0;  alias, 1 drivers
v00000000029ffa80_0 .var "result", 31 0;
E_00000000029566f0 .event posedge, v00000000029fdb40_0;
S_00000000029fb1c0 .scope module, "Memory" "MemoryTest1" 3 356, 7 1 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002a00020_0 .var "MOC", 0 0;
v0000000002a00200 .array "Mem", 511 0, 7 0;
v0000000002a00ca0_0 .net "address", 31 0, v00000000029ffb20_0;  alias, 1 drivers
v0000000002a00d40_0 .net "byte", 0 0, v00000000029fea40_0;  alias, 1 drivers
v0000000002a00660_0 .net "dataIn", 31 0, v00000000029ffa80_0;  alias, 1 drivers
v0000000002a00ac0_0 .net "memEnable", 0 0, v00000000029fd960_0;  alias, 1 drivers
v0000000002a00700_0 .var "output_destination", 31 0;
v0000000002a00340_0 .net "rw", 0 0, v00000000029fe360_0;  alias, 1 drivers
E_00000000029565f0 .event posedge, v00000000029fd960_0;
S_00000000029fcfc0 .scope module, "NPC" "register" 3 327, 6 48 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002a00fc0_0 .net "clk", 0 0, o000000000299e958;  alias, 0 drivers
v0000000002a01060_0 .net "in", 31 0, v0000000002a00e80_0;  alias, 1 drivers
v00000000029ffc60_0 .net "load", 0 0, v00000000029ff4e0_0;  alias, 1 drivers
v0000000002a008e0_0 .var "result", 31 0;
E_0000000002955ff0 .event posedge, v00000000029ff4e0_0;
S_00000000029fbac0 .scope module, "Program_Counter" "ProgramCounter" 3 331, 5 329 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000029ffee0_0 .net "Clk", 0 0, o000000000299e958;  alias, 0 drivers
v0000000002a00c00_0 .net "Load", 0 0, v00000000029fdc80_0;  alias, 1 drivers
v0000000002a00de0_0 .net "PCNext", 31 0, v0000000002a008e0_0;  alias, 1 drivers
v0000000002a007a0_0 .var "PCResult", 31 0;
v00000000029ff9e0_0 .net "Reset", 0 0, o000000000299ebc8;  alias, 0 drivers
E_0000000002955ef0 .event posedge, v00000000029fdc80_0;
S_00000000029fbf40 .scope module, "Register_File" "RegisterFile" 3 350, 8 1 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002a000c0_0 .net "A_Address", 4 0, L_0000000002a62b10;  1 drivers
v0000000002a00840_0 .var "A_Data", 31 0;
v0000000002a00520_0 .net "B_Address", 4 0, L_0000000002a61d50;  1 drivers
v0000000002a00a20_0 .var "B_Data", 31 0;
v0000000002a00160_0 .net "C_Address", 4 0, v0000000002a04170_0;  alias, 1 drivers
v0000000002a002a0_0 .net "C_Data", 31 0, v0000000002a047b0_0;  alias, 1 drivers
v0000000002a003e0_0 .net "Clk", 0 0, o000000000299e958;  alias, 0 drivers
v00000000029ffd00 .array "Registers", 31 0, 31 0;
v0000000002a00480_0 .net "Write", 0 0, v00000000029fd460_0;  alias, 1 drivers
v00000000029ffd00_0 .array/port v00000000029ffd00, 0;
v00000000029ffd00_1 .array/port v00000000029ffd00, 1;
v00000000029ffd00_2 .array/port v00000000029ffd00, 2;
E_0000000002956030/0 .event edge, v0000000002a000c0_0, v00000000029ffd00_0, v00000000029ffd00_1, v00000000029ffd00_2;
v00000000029ffd00_3 .array/port v00000000029ffd00, 3;
v00000000029ffd00_4 .array/port v00000000029ffd00, 4;
v00000000029ffd00_5 .array/port v00000000029ffd00, 5;
v00000000029ffd00_6 .array/port v00000000029ffd00, 6;
E_0000000002956030/1 .event edge, v00000000029ffd00_3, v00000000029ffd00_4, v00000000029ffd00_5, v00000000029ffd00_6;
v00000000029ffd00_7 .array/port v00000000029ffd00, 7;
v00000000029ffd00_8 .array/port v00000000029ffd00, 8;
v00000000029ffd00_9 .array/port v00000000029ffd00, 9;
v00000000029ffd00_10 .array/port v00000000029ffd00, 10;
E_0000000002956030/2 .event edge, v00000000029ffd00_7, v00000000029ffd00_8, v00000000029ffd00_9, v00000000029ffd00_10;
v00000000029ffd00_11 .array/port v00000000029ffd00, 11;
v00000000029ffd00_12 .array/port v00000000029ffd00, 12;
v00000000029ffd00_13 .array/port v00000000029ffd00, 13;
v00000000029ffd00_14 .array/port v00000000029ffd00, 14;
E_0000000002956030/3 .event edge, v00000000029ffd00_11, v00000000029ffd00_12, v00000000029ffd00_13, v00000000029ffd00_14;
v00000000029ffd00_15 .array/port v00000000029ffd00, 15;
v00000000029ffd00_16 .array/port v00000000029ffd00, 16;
v00000000029ffd00_17 .array/port v00000000029ffd00, 17;
v00000000029ffd00_18 .array/port v00000000029ffd00, 18;
E_0000000002956030/4 .event edge, v00000000029ffd00_15, v00000000029ffd00_16, v00000000029ffd00_17, v00000000029ffd00_18;
v00000000029ffd00_19 .array/port v00000000029ffd00, 19;
v00000000029ffd00_20 .array/port v00000000029ffd00, 20;
v00000000029ffd00_21 .array/port v00000000029ffd00, 21;
v00000000029ffd00_22 .array/port v00000000029ffd00, 22;
E_0000000002956030/5 .event edge, v00000000029ffd00_19, v00000000029ffd00_20, v00000000029ffd00_21, v00000000029ffd00_22;
v00000000029ffd00_23 .array/port v00000000029ffd00, 23;
v00000000029ffd00_24 .array/port v00000000029ffd00, 24;
v00000000029ffd00_25 .array/port v00000000029ffd00, 25;
v00000000029ffd00_26 .array/port v00000000029ffd00, 26;
E_0000000002956030/6 .event edge, v00000000029ffd00_23, v00000000029ffd00_24, v00000000029ffd00_25, v00000000029ffd00_26;
v00000000029ffd00_27 .array/port v00000000029ffd00, 27;
v00000000029ffd00_28 .array/port v00000000029ffd00, 28;
v00000000029ffd00_29 .array/port v00000000029ffd00, 29;
v00000000029ffd00_30 .array/port v00000000029ffd00, 30;
E_0000000002956030/7 .event edge, v00000000029ffd00_27, v00000000029ffd00_28, v00000000029ffd00_29, v00000000029ffd00_30;
v00000000029ffd00_31 .array/port v00000000029ffd00, 31;
E_0000000002956030/8 .event edge, v00000000029ffd00_31, v0000000002a00520_0;
E_0000000002956030 .event/or E_0000000002956030/0, E_0000000002956030/1, E_0000000002956030/2, E_0000000002956030/3, E_0000000002956030/4, E_0000000002956030/5, E_0000000002956030/6, E_0000000002956030/7, E_0000000002956030/8;
E_0000000002956cb0 .event posedge, v00000000029fd460_0;
S_00000000029fc840 .scope module, "Register_Mux" "mux4" 3 341, 4 13 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002a04490_0 .net "one", 4 0, L_0000000002a62430;  1 drivers
v0000000002a04170_0 .var "result", 4 0;
v0000000002a03ef0_0 .net "s", 0 0, v00000000029fe680_0;  alias, 1 drivers
v0000000002a04210_0 .net "zero", 4 0, L_0000000002a61df0;  1 drivers
E_00000000029568f0 .event edge, v00000000029fe680_0, v0000000002a04210_0, v0000000002a04490_0;
S_00000000029fc240 .scope module, "addFour" "addplus4" 3 363, 6 3 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002a07320 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002a04a30_0 .net/2u *"_s0", 31 0, L_0000000002a07320;  1 drivers
v0000000002a04850_0 .net "pc", 31 0, v0000000002a007a0_0;  alias, 1 drivers
v0000000002a04df0_0 .net "result", 31 0, L_0000000002a62750;  alias, 1 drivers
L_0000000002a62750 .arith/sum 32, v0000000002a007a0_0, L_0000000002a07320;
S_00000000029fb4c0 .scope module, "adder" "adder" 3 364, 6 7 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002a04f30_0 .net "entry0", 31 0, v0000000002a01ab0_0;  alias, 1 drivers
v0000000002a04e90_0 .net "entry1", 31 0, v0000000002a007a0_0;  alias, 1 drivers
v0000000002a03b30_0 .var "result", 31 0;
E_00000000029561b0 .event edge, v0000000002a04f30_0, v0000000002a007a0_0;
S_00000000029fb640 .scope module, "alu" "ALU" 3 353, 9 1 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002a04b70_0 .var "Result", 31 0;
v0000000002a03c70_0 .net "a", 31 0, v0000000002a00840_0;  alias, 1 drivers
v0000000002a04530_0 .net "b", 31 0, v00000000029fe720_0;  alias, 1 drivers
v0000000002a04030_0 .var "carryFlag", 0 0;
v0000000002a04fd0_0 .var "condition", 0 0;
v0000000002a05070_0 .var/i "counter", 31 0;
v0000000002a04cb0_0 .var/i "index", 31 0;
v0000000002a039f0_0 .var "negativeFlag", 0 0;
v0000000002a04c10_0 .net "operation", 5 0, v0000000002a048f0_0;  alias, 1 drivers
v0000000002a03f90_0 .var "overFlowFlag", 0 0;
v0000000002a043f0_0 .var "tempVar", 31 0;
v0000000002a03a90_0 .var/i "var", 31 0;
v0000000002a04670_0 .var "zeroFlag", 0 0;
E_0000000002956970 .event edge, v0000000002a04c10_0, v00000000029fe720_0, v0000000002a00840_0;
S_00000000029fbc40 .scope module, "funcMux" "mux6" 3 340, 4 23 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v0000000002a040d0_0 .net "one", 5 0, v00000000029fd6e0_0;  alias, 1 drivers
v0000000002a048f0_0 .var "result", 5 0;
v0000000002a042b0_0 .net "s", 0 0, v00000000029fd780_0;  alias, 1 drivers
v0000000002a045d0_0 .net "zero", 5 0, L_0000000002a61cb0;  1 drivers
E_00000000029562b0 .event edge, v00000000029fd780_0, v0000000002a045d0_0, v00000000029fd6e0_0;
S_00000000029fbdc0 .scope module, "mdrMux" "mux32" 3 344, 4 33 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002a04710_0 .net "one", 31 0, v0000000002a04b70_0;  alias, 1 drivers
v0000000002a047b0_0 .var "result", 31 0;
v0000000002a04ad0_0 .net "s", 0 0, v00000000029ff260_0;  alias, 1 drivers
v0000000002a04990_0 .net "zero", 31 0, v0000000002a00700_0;  alias, 1 drivers
E_0000000002955e30 .event edge, v00000000029ff260_0, v00000000029feae0_0, v0000000002a04b70_0;
S_00000000029fc0c0 .scope module, "pcMux" "mux32" 3 339, 4 33 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002a03bd0_0 .net "one", 31 0, v0000000002a007a0_0;  alias, 1 drivers
v0000000002a04d50_0 .var "result", 31 0;
v0000000002a03d10_0 .net "s", 0 0, v00000000029fe040_0;  alias, 1 drivers
v0000000002a03db0_0 .net "zero", 31 0, v0000000002a04b70_0;  alias, 1 drivers
E_0000000002956c70 .event edge, v00000000029fe040_0, v0000000002a04b70_0, v0000000002a007a0_0;
S_0000000002a05370 .scope module, "shftJump" "shftLeft28" 3 361, 6 19 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002a04350_0 .net "in", 25 0, L_0000000002a626b0;  1 drivers
v0000000002a03e50_0 .var "result", 27 0;
E_0000000002956370 .event edge, v0000000002a04350_0;
S_0000000002a069f0 .scope module, "shftLeft" "shftLeft" 3 362, 6 41 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002a01fb0_0 .net "in", 31 0, v0000000002a02730_0;  alias, 1 drivers
v0000000002a01ab0_0 .var "result", 31 0;
E_00000000029569f0 .event edge, v00000000029fe4a0_0;
S_0000000002a06b70 .scope module, "signExt" "signExtender" 3 360, 6 26 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002a024b0_0 .net "ins", 15 0, L_0000000002a62570;  1 drivers
v0000000002a02730_0 .var "result", 31 0;
v0000000002a013d0_0 .var "tempOnes", 15 0;
v0000000002a020f0_0 .var "tempZero", 15 0;
v0000000002a01b50_0 .net "unSign", 0 0, v00000000029ff620_0;  alias, 1 drivers
E_00000000029564f0 .event edge, v0000000002a024b0_0;
S_0000000002a05f70 .scope module, "simpleAND" "AND" 3 365, 6 13 0, S_0000000002998ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v0000000002a015b0_0 .net "branch", 0 0, v00000000029fd640_0;  alias, 1 drivers
v0000000002a01c90_0 .net "condition", 0 0, v0000000002a04fd0_0;  alias, 1 drivers
v0000000002a033b0_0 .var "result", 0 0;
E_00000000029567f0 .event edge, v00000000029fd640_0, v0000000002a04fd0_0;
S_0000000002833c10 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o00000000029a0bd8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002a01970_0 .net "one", 4 0, o00000000029a0bd8;  0 drivers
v0000000002a02410_0 .var "result", 4 0;
o00000000029a0c38 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002a02e10_0 .net "s", 1 0, o00000000029a0c38;  0 drivers
o00000000029a0c68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002a02550_0 .net "two", 4 0, o00000000029a0c68;  0 drivers
o00000000029a0c98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002a02eb0_0 .net "zero", 4 0, o00000000029a0c98;  0 drivers
E_0000000002956430 .event edge, v0000000002a02e10_0, v0000000002a02eb0_0, v0000000002a01970_0, v0000000002a02550_0;
    .scope S_00000000027ccc70;
T_0 ;
    %wait E_0000000002954e70;
    %load/vec4 v00000000029ea5c0_0;
    %store/vec4 v00000000029e96c0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027ccdf0;
T_1 ;
    %wait E_0000000002955970;
    %load/vec4 v00000000029eab60_0;
    %store/vec4 v00000000029ea200_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000028107b0;
T_2 ;
    %wait E_0000000002955db0;
    %load/vec4 v00000000029ea660_0;
    %store/vec4 v00000000029e9440_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027db100;
T_3 ;
    %wait E_00000000029510b0;
    %load/vec4 v00000000029e9c60_0;
    %store/vec4 v00000000029eaac0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000285f610;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029e9a80_0, 0;
    %end;
    .thread T_4;
    .scope S_000000000285f610;
T_5 ;
    %wait E_0000000002955130;
    %delay 1, 0;
    %load/vec4 v00000000029e9580_0;
    %store/vec4 v00000000029e9a80_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027eb750;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000027eb750;
T_7 ;
    %wait E_000000000294fdf0;
    %load/vec4 v00000000029ea3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ea2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000297ba10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ea340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297caf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297bfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b6f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297bfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ea2a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000297ba10_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000297c410_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b290_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b790_0, 0, 1;
    %load/vec4 v000000000297ad90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000297ba10_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000297c410_0, 0, 6;
    %load/vec4 v000000000297c550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000297c410_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ea2a0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000000000297c410_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000000000297c410_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000000000297c410_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297c190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297c190_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ea2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297c190_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
    %jmp T_7.34;
T_7.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000000000297c410_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ea340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297caf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297bfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000297ba10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b8d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ea340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c2d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000297ba10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297bfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b8d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000297ba10_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b290_0, 0, 1;
    %load/vec4 v000000000297ad90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297bfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b8d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029ea3e0_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000297ba10_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000297ba10_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297bfb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297bfb0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000297c410_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b290_0, 0, 1;
    %load/vec4 v000000000297ad90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b510_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ea340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297bfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000297ba10_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297aed0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000297ba10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297b790_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ea3e0_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000029eb430;
T_8 ;
    %wait E_00000000029550f0;
    %load/vec4 v00000000029ecbe0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000000029ed7c0_0;
    %store/vec4 v00000000029ed400_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000029ed680_0;
    %store/vec4 v00000000029ed400_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000029eba30;
T_9 ;
    %wait E_00000000029551f0;
    %load/vec4 v00000000029edb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000029ecaa0_0;
    %store/vec4 v00000000029ed900_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000029ec960_0;
    %store/vec4 v00000000029ed900_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000029ebeb0;
T_10 ;
    %wait E_0000000002955530;
    %load/vec4 v00000000029e9120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000029e91c0_0;
    %store/vec4 v00000000029eaf20_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000029eae80_0;
    %store/vec4 v00000000029eaf20_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002833400;
T_11 ;
    %wait E_000000000294ef70;
    %load/vec4 v000000000297b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000000000297ca50_0;
    %store/vec4 v000000000297b970_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000000000297ca50_0;
    %store/vec4 v000000000297b970_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000000000297bb50_0;
    %store/vec4 v000000000297b970_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000000000297bc90_0;
    %store/vec4 v000000000297b970_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000000000297c7d0_0;
    %store/vec4 v000000000297b970_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000029eb5b0;
T_12 ;
    %wait E_0000000002955d70;
    %load/vec4 v00000000029ecb40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000000029ed2c0_0;
    %store/vec4 v00000000029ec280_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000029edcc0_0;
    %store/vec4 v00000000029ec280_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000002833580;
T_13 ;
    %wait E_000000000294f430;
    %load/vec4 v000000000297bdd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000000000297bf10_0;
    %store/vec4 v000000000297ae30_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000297b3d0_0;
    %store/vec4 v000000000297ae30_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000027db280;
T_14 ;
    %wait E_00000000029517f0;
    %load/vec4 v00000000029e9e40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000029eaca0_0;
    %store/vec4 v00000000029ea8e0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000029e98a0_0;
    %store/vec4 v00000000029ea8e0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000029ebd30;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
    %end;
    .thread T_15;
    .scope S_00000000029ebd30;
T_16 ;
    %wait E_0000000002955070;
    %load/vec4 v00000000029e9b20_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %load/vec4 v00000000029e9bc0_0;
    %load/vec4 v00000000029e9b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ead40, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000029ebd30;
T_17 ;
    %wait E_0000000002955df0;
    %load/vec4 v00000000029ea700_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029ead40, 4;
    %assign/vec4 v00000000029eac00_0, 0;
    %load/vec4 v00000000029e9260_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029ead40, 4;
    %assign/vec4 v00000000029e93a0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000029eb730;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ed5e0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_00000000029eb730;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ed0e0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_00000000029eb730;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ed220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ec820_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000000029eb730;
T_21 ;
    %wait E_00000000029559b0;
    %load/vec4 v00000000029ed720_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %jmp T_21.24;
T_21.0 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %cmp/e;
    %jmp/0xz  T_21.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ed220_0, 0, 1;
    %jmp T_21.26;
T_21.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ed220_0, 0, 1;
T_21.26 ;
    %jmp T_21.24;
T_21.1 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_21.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.28, 8;
T_21.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.28, 8;
 ; End of false expr.
    %blend;
T_21.28;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %load/vec4 v00000000029ed860_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.30, 8;
T_21.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.30, 8;
 ; End of false expr.
    %blend;
T_21.30;
    %store/vec4 v00000000029ed220_0, 0, 1;
    %load/vec4 v00000000029ed860_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.32, 8;
T_21.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.32, 8;
 ; End of false expr.
    %blend;
T_21.32;
    %pad/s 1;
    %store/vec4 v00000000029ecdc0_0, 0, 1;
    %jmp T_21.24;
T_21.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029ec780_0;
    %load/vec4 v00000000029ec640_0;
    %cmp/s;
    %jmp/0xz  T_21.33, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ec820_0, 0, 1;
    %jmp T_21.34;
T_21.33 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ec820_0, 0, 1;
T_21.34 ;
    %jmp T_21.24;
T_21.3 ;
    %load/vec4 v00000000029ec640_0;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.4 ;
    %load/vec4 v00000000029ec780_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.35, 4;
    %load/vec4 v00000000029ec640_0;
    %store/vec4 v00000000029ed860_0, 0, 32;
T_21.35 ;
    %jmp T_21.24;
T_21.5 ;
    %load/vec4 v00000000029ec780_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.37, 4;
    %load/vec4 v00000000029ec640_0;
    %store/vec4 v00000000029ed860_0, 0, 32;
T_21.37 ;
    %jmp T_21.24;
T_21.6 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %and;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.7 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %or;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.8 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %xor;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.9 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %or;
    %inv;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.10 ;
    %load/vec4 v00000000029ec640_0;
    %pad/u 33;
    %load/vec4 v00000000029ec780_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %store/vec4 v00000000029ed9a0_0, 0, 1;
    %load/vec4 v00000000029ec640_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ec780_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.40, 8;
T_21.39 ; End of true expr.
    %load/vec4 v00000000029ec780_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ed860_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.42, 9;
T_21.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.42, 9;
 ; End of false expr.
    %blend;
T_21.42;
    %jmp/0 T_21.40, 8;
 ; End of false expr.
    %blend;
T_21.40;
    %pad/s 1;
    %store/vec4 v00000000029ecfa0_0, 0, 1;
    %jmp T_21.24;
T_21.11 ;
    %load/vec4 v00000000029ec640_0;
    %pad/u 33;
    %load/vec4 v00000000029ec780_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %store/vec4 v00000000029ed9a0_0, 0, 1;
    %load/vec4 v00000000029ec640_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ec780_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.44, 8;
T_21.43 ; End of true expr.
    %load/vec4 v00000000029ec780_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ed860_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.45, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.46, 9;
T_21.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.46, 9;
 ; End of false expr.
    %blend;
T_21.46;
    %jmp/0 T_21.44, 8;
 ; End of false expr.
    %blend;
T_21.44;
    %pad/s 1;
    %store/vec4 v00000000029ecfa0_0, 0, 1;
    %jmp T_21.24;
T_21.12 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %add;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %load/vec4 v00000000029ec640_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ec780_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.48, 8;
T_21.47 ; End of true expr.
    %load/vec4 v00000000029ec780_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ed860_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.49, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.50, 9;
T_21.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.50, 9;
 ; End of false expr.
    %blend;
T_21.50;
    %jmp/0 T_21.48, 8;
 ; End of false expr.
    %blend;
T_21.48;
    %pad/s 1;
    %store/vec4 v00000000029ecfa0_0, 0, 1;
    %load/vec4 v00000000029ed860_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.51, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.52, 8;
T_21.51 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.52, 8;
 ; End of false expr.
    %blend;
T_21.52;
    %pad/s 1;
    %store/vec4 v00000000029ecdc0_0, 0, 1;
    %load/vec4 v00000000029ed860_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.54, 8;
T_21.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.54, 8;
 ; End of false expr.
    %blend;
T_21.54;
    %store/vec4 v00000000029ed220_0, 0, 1;
    %jmp T_21.24;
T_21.13 ;
    %load/vec4 v00000000029ec780_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ece60_0, 0, 32;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ece60_0;
    %add;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %load/vec4 v00000000029ec640_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ece60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.55, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.56, 8;
T_21.55 ; End of true expr.
    %load/vec4 v00000000029ece60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ed860_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.57, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.58, 9;
T_21.57 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.58, 9;
 ; End of false expr.
    %blend;
T_21.58;
    %jmp/0 T_21.56, 8;
 ; End of false expr.
    %blend;
T_21.56;
    %pad/s 1;
    %store/vec4 v00000000029ecfa0_0, 0, 1;
    %load/vec4 v00000000029ed860_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.59, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.60, 8;
T_21.59 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.60, 8;
 ; End of false expr.
    %blend;
T_21.60;
    %pad/s 1;
    %store/vec4 v00000000029ecdc0_0, 0, 1;
    %load/vec4 v00000000029ed860_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.62, 8;
T_21.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.62, 8;
 ; End of false expr.
    %blend;
T_21.62;
    %store/vec4 v00000000029ed220_0, 0, 1;
    %jmp T_21.24;
T_21.14 ;
    %load/vec4 v00000000029ec780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.15 ;
    %load/vec4 v00000000029ec780_0;
    %ix/getv 4, v00000000029ec640_0;
    %shiftl 4;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.16 ;
    %load/vec4 v00000000029ec780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.17 ;
    %load/vec4 v00000000029ec780_0;
    %ix/getv 4, v00000000029ec640_0;
    %shiftr 4;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.18 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.63, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.64;
T_21.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ed860_0, 0, 32;
T_21.64 ;
    %jmp T_21.24;
T_21.19 ;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec780_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.65, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.66;
T_21.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ed860_0, 0, 32;
T_21.66 ;
    %jmp T_21.24;
T_21.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029ec8c0_0, 0, 32;
T_21.67 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029ec8c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.68, 5;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec8c0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029ed0e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029ec8c0_0, 0, 32;
T_21.69 ;
    %load/vec4 v00000000029ed0e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.71, 4;
    %load/vec4 v00000000029ed5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ed5e0_0, 0, 32;
T_21.71 ;
    %load/vec4 v00000000029ec8c0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029ec8c0_0, 0, 32;
    %jmp T_21.67;
T_21.68 ;
    %load/vec4 v00000000029ed5e0_0;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029ec8c0_0, 0, 32;
T_21.73 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029ec8c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.74, 5;
    %load/vec4 v00000000029ec640_0;
    %load/vec4 v00000000029ec8c0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.75, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029ed0e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029ec8c0_0, 0, 32;
T_21.75 ;
    %load/vec4 v00000000029ed0e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.77, 4;
    %load/vec4 v00000000029ed5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ed5e0_0, 0, 32;
T_21.77 ;
    %load/vec4 v00000000029ec8c0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029ec8c0_0, 0, 32;
    %jmp T_21.73;
T_21.74 ;
    %load/vec4 v00000000029ed5e0_0;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.22 ;
    %load/vec4 v00000000029ec640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.23 ;
    %load/vec4 v00000000029ec640_0;
    %ix/getv 4, v00000000029ec780_0;
    %shiftr 4;
    %store/vec4 v00000000029ed860_0, 0, 32;
    %jmp T_21.24;
T_21.24 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000002810630;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ea480_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000000002810630;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v00000000029e9760 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029e9760, 0>, &A<v00000000029e9760, 1>, &A<v00000000029e9760, 2>, &A<v00000000029e9760, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000000002810630;
T_24 ;
    %wait E_0000000002955570;
    %load/vec4 v00000000029e94e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v00000000029eafc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029ea480_0;
    %ix/getv 4, v00000000029ea0c0_0;
    %load/vec4a v00000000029e9760, 4;
    %load/vec4 v00000000029ea0c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029e9760, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029ea0c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029e9760, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029ea0c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029e9760, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029e9ee0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029ea480_0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029ea480_0;
    %load/vec4 v00000000029e9800_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029ea0c0_0;
    %store/vec4a v00000000029e9760, 4, 0;
    %load/vec4 v00000000029e9800_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029ea0c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029e9760, 4, 0;
    %load/vec4 v00000000029e9800_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029ea0c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029e9760, 4, 0;
    %load/vec4 v00000000029e9800_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029ea0c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029e9760, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029ea480_0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000000029eafc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029ea480_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029ea0c0_0;
    %load/vec4a v00000000029e9760, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029e9ee0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029ea480_0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029ea480_0;
    %load/vec4 v00000000029e9800_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029ea0c0_0;
    %store/vec4a v00000000029e9760, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029ea480_0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000029ef2e0;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029ed360_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_00000000029ef2e0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029ede00_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_00000000029ef2e0;
T_27 ;
    %wait E_0000000002955cb0;
    %load/vec4 v00000000029edea0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029ecf00_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v00000000029ede00_0;
    %load/vec4 v00000000029edea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029ec460_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000029ed360_0;
    %load/vec4 v00000000029edea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029ec460_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000029eb8b0;
T_28 ;
    %wait E_00000000029555b0;
    %load/vec4 v00000000029edd60_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029ecc80_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000000029ebbb0;
T_29 ;
    %wait E_00000000029555f0;
    %load/vec4 v00000000029eda40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029ecd20_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000000029eb2b0;
T_30 ;
    %wait E_0000000002955870;
    %load/vec4 v00000000029edae0_0;
    %load/vec4 v00000000029eca00_0;
    %add;
    %store/vec4 v00000000029ec1e0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000000029ef760;
T_31 ;
    %wait E_0000000002955430;
    %load/vec4 v00000000029edf40_0;
    %load/vec4 v00000000029ec500_0;
    %and;
    %store/vec4 v00000000029ed180_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000002987ac0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f29d0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000000002987ac0;
T_33 ;
    %vpi_call 2 15 "$dumpfile", "results/CPUFileTest2.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000029f12b0_0, v00000000029f29d0_0, S_000000000285f610, S_0000000002810630, S_00000000027eb750, S_00000000029eb730, S_00000000029ebd30, S_00000000029eb130, S_00000000029eb2b0, S_00000000029ef2e0, S_00000000029eb8b0, S_00000000029ebbb0, S_00000000029ef760, S_00000000027ccc70, S_00000000027ccdf0, S_00000000028107b0, S_00000000027db100, S_00000000029eba30, S_00000000029eb430, S_00000000027db280, S_0000000002833400, S_00000000029ebeb0, S_00000000029eb5b0, S_0000000002833580 {0 0 0};
    %vpi_func 2 59 "$fopen" 32, "output/Memory2StatusFile.txt", "w" {0 0 0};
    %store/vec4 v00000000029f1fd0_0, 0, 32;
    %vpi_func 2 60 "$fopen" 32, "output/StateChangeTest2.txt", "w" {0 0 0};
    %store/vec4 v00000000029f1f30_0, 0, 32;
    %vpi_call 2 62 "$fwrite", v00000000029f1fd0_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029f1ad0_0, 0, 32;
T_33.0 ;
    %load/vec4 v00000000029f1ad0_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v00000000029f1ad0_0;
    %addi 1, 0, 32;
    %load/vec4 v00000000029f1ad0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000029e9760, 4;
    %load/vec4 v00000000029f1ad0_0;
    %addi 2, 0, 32;
    %load/vec4 v00000000029f1ad0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000029e9760, 4;
    %load/vec4 v00000000029f1ad0_0;
    %addi 3, 0, 32;
    %load/vec4 v00000000029f1ad0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000029e9760, 4;
    %vpi_call 2 64 "$fwrite", v00000000029f1fd0_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v00000000029f1ad0_0, &A<v00000000029e9760, v00000000029f1ad0_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v00000000029f1ad0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000029f1ad0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029f1ad0_0, 0, 32;
T_33.2 ;
    %load/vec4 v00000000029f1ad0_0;
    %cmpi/s 600, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f12b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f12b0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 70 "$fwrite", v00000000029f1f30_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v00000000029f1ad0_0 {0 0 0};
    %vpi_call 2 72 "$fwrite", v00000000029f1f30_0, "\012\012State: %d", v00000000029ea3e0_0 {0 0 0};
    %vpi_call 2 74 "$fwrite", v00000000029f1f30_0, "\012Current Instruction: %b", v00000000029e9ee0_0 {0 0 0};
    %vpi_call 2 76 "$fwrite", v00000000029f1f30_0, "\012Register S Address: %d , %b", v00000000029ea700_0, v00000000029ea700_0 {0 0 0};
    %vpi_call 2 77 "$fwrite", v00000000029f1f30_0, "\012Register T Address: %d , %b", v00000000029e9260_0, v00000000029e9260_0 {0 0 0};
    %vpi_call 2 78 "$fwrite", v00000000029f1f30_0, "\012Offset: %d\012\012", v00000000029edea0_0 {0 0 0};
    %vpi_call 2 80 "$fwrite", v00000000029f1f30_0, "\012MAR: %d", v00000000029e96c0_0 {0 0 0};
    %vpi_call 2 83 "$fwrite", v00000000029f1f30_0, "\012IR: %b", v00000000029eaac0_0 {0 0 0};
    %load/vec4 v00000000029f1ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029f1ad0_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %vpi_call 2 85 "$fwrite", v00000000029f1fd0_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029f1ad0_0, 0, 32;
T_33.4 ;
    %load/vec4 v00000000029f1ad0_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %load/vec4 v00000000029f1ad0_0;
    %addi 1, 0, 32;
    %load/vec4 v00000000029f1ad0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000029e9760, 4;
    %load/vec4 v00000000029f1ad0_0;
    %addi 2, 0, 32;
    %load/vec4 v00000000029f1ad0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000029e9760, 4;
    %load/vec4 v00000000029f1ad0_0;
    %addi 3, 0, 32;
    %load/vec4 v00000000029f1ad0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000029e9760, 4;
    %vpi_call 2 87 "$fwrite", v00000000029f1fd0_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v00000000029f1ad0_0, &A<v00000000029e9760, v00000000029f1ad0_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v00000000029f1ad0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000029f1ad0_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %vpi_call 2 89 "$fclose", v00000000029f1f30_0 {0 0 0};
    %vpi_call 2 90 "$fclose", v00000000029f1fd0_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000000002998330;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f21b0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000000002998330;
T_35 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v00000000029f2a70 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029f2a70, 0>, &A<v00000000029f2a70, 1>, &A<v00000000029f2a70, 2>, &A<v00000000029f2a70, 3> {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000000002998330;
T_36 ;
    %wait E_00000000029553f0;
    %load/vec4 v00000000029f24d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v00000000029f4580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f21b0_0;
    %ix/getv 4, v00000000029f2390_0;
    %load/vec4a v00000000029f2a70, 4;
    %load/vec4 v00000000029f2390_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f2a70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029f2390_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f2a70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029f2390_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f2a70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029f2f70_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f21b0_0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f21b0_0;
    %load/vec4 v00000000029f2ed0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029f2390_0;
    %store/vec4a v00000000029f2a70, 4, 0;
    %load/vec4 v00000000029f2ed0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029f2390_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f2a70, 4, 0;
    %load/vec4 v00000000029f2ed0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029f2390_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f2a70, 4, 0;
    %load/vec4 v00000000029f2ed0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029f2390_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f2a70, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f21b0_0;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000000029f4580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f21b0_0;
    %ix/getv 4, v00000000029f2390_0;
    %load/vec4a v00000000029f2a70, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v00000000029f2f70_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f21b0_0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f21b0_0;
    %load/vec4 v00000000029f2ed0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029f2390_0;
    %store/vec4a v00000000029f2a70, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f21b0_0;
T_36.5 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000000029984b0;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3ea0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_00000000029984b0;
T_38 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v00000000029f4d00 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029f4d00, 0>, &A<v00000000029f4d00, 1>, &A<v00000000029f4d00, 2>, &A<v00000000029f4d00, 3> {0 0 0};
    %end;
    .thread T_38;
    .scope S_00000000029984b0;
T_39 ;
    %wait E_000000000294f5f0;
    %load/vec4 v00000000029f4760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v00000000029f37c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f3ea0_0;
    %ix/getv 4, v00000000029f3860_0;
    %load/vec4a v00000000029f4d00, 4;
    %load/vec4 v00000000029f3860_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f4d00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029f3860_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f4d00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029f3860_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f4d00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029f4bc0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f3ea0_0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f3ea0_0;
    %load/vec4 v00000000029f3720_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029f3860_0;
    %store/vec4a v00000000029f4d00, 4, 0;
    %load/vec4 v00000000029f3720_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029f3860_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f4d00, 4, 0;
    %load/vec4 v00000000029f3720_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029f3860_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f4d00, 4, 0;
    %load/vec4 v00000000029f3720_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029f3860_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f4d00, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f3ea0_0;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000029f37c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f3ea0_0;
    %ix/getv 4, v00000000029f3860_0;
    %load/vec4a v00000000029f4d00, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v00000000029f4bc0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f3ea0_0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f3ea0_0;
    %load/vec4 v00000000029f3720_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029f3860_0;
    %store/vec4a v00000000029f4d00, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f3ea0_0;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000000029ef8e0;
T_40 ;
    %wait E_00000000029556f0;
    %load/vec4 v00000000029f6950_0;
    %store/vec4 v00000000029f5ff0_0, 0, 32;
    %jmp T_40;
    .thread T_40;
    .scope S_00000000029ef160;
T_41 ;
    %wait E_00000000029554f0;
    %load/vec4 v00000000029f6310_0;
    %store/vec4 v00000000029f5c30_0, 0, 32;
    %jmp T_41;
    .thread T_41;
    .scope S_00000000029ef5e0;
T_42 ;
    %wait E_0000000002955c30;
    %load/vec4 v00000000029f5cd0_0;
    %store/vec4 v00000000029f5550_0, 0, 32;
    %jmp T_42;
    .thread T_42;
    .scope S_00000000029f0060;
T_43 ;
    %wait E_0000000002955230;
    %load/vec4 v00000000029f4a80_0;
    %store/vec4 v00000000029f3540_0, 0, 32;
    %jmp T_43;
    .thread T_43;
    .scope S_00000000029f04e0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029f63b0_0, 0;
    %end;
    .thread T_44;
    .scope S_00000000029f04e0;
T_45 ;
    %wait E_0000000002954e30;
    %delay 1, 0;
    %load/vec4 v00000000029f57d0_0;
    %store/vec4 v00000000029f63b0_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000029efbe0;
T_46 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %end;
    .thread T_46;
    .scope S_00000000029efbe0;
T_47 ;
    %wait E_0000000002955b70;
    %load/vec4 v00000000029f4080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_47.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_47.15, 6;
    %jmp T_47.16;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f49e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3680_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029f39a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f34a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
    %jmp T_47.16;
T_47.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f49e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000029f39a0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029f48a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.16;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4440_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
    %jmp T_47.16;
T_47.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4940_0, 0, 1;
    %load/vec4 v00000000029f44e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4e40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
T_47.17 ;
    %jmp T_47.16;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f34a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029f39a0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029f48a0_0, 0, 6;
    %load/vec4 v00000000029f46c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_47.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_47.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_47.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_47.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_47.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_47.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_47.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_47.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_47.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_47.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_47.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_47.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_47.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_47.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_47.33, 6;
    %jmp T_47.34;
T_47.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000029f48a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f49e0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000000029f48a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v00000000029f48a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v00000000029f48a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3220_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3220_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f49e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3220_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.34;
T_47.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
    %jmp T_47.34;
T_47.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
    %jmp T_47.34;
T_47.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v00000000029f48a0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
    %jmp T_47.34;
T_47.34 ;
    %pop/vec4 1;
    %jmp T_47.16;
T_47.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f32c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f34a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029f39a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4f80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.16;
T_47.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f34a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3680_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029f39a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f32c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4f80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
    %jmp T_47.16;
T_47.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029f39a0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.16;
T_47.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4440_0, 0, 1;
    %load/vec4 v00000000029f44e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
T_47.35 ;
    %jmp T_47.16;
T_47.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f34a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4f80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029f4080_0, 0, 5;
    %jmp T_47.16;
T_47.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029f39a0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.16;
T_47.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f34a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000029f39a0_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f32c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.16;
T_47.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f32c0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000029f48a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4440_0, 0, 1;
    %load/vec4 v00000000029f44e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3220_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
T_47.37 ;
    %jmp T_47.16;
T_47.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3d60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.16;
T_47.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f4440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f32c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f34a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f3680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029f39a0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.16;
T_47.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f3a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4620_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029f39a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f4940_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029f4080_0, 0;
    %jmp T_47.16;
T_47.16 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47;
    .scope S_00000000029f0de0;
T_48 ;
    %wait E_0000000002955af0;
    %load/vec4 v00000000029f9d90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v00000000029f9890_0;
    %store/vec4 v00000000029faa10_0, 0, 32;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v00000000029f9cf0_0;
    %store/vec4 v00000000029faa10_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_00000000029f0ae0;
T_49 ;
    %wait E_00000000029552f0;
    %load/vec4 v00000000029faf10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v00000000029fabf0_0;
    %store/vec4 v00000000029fa5b0_0, 0, 6;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v00000000029fa790_0;
    %store/vec4 v00000000029fa5b0_0, 0, 6;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000029ef460;
T_50 ;
    %wait E_0000000002955bb0;
    %load/vec4 v00000000029f66d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v00000000029f6770_0;
    %store/vec4 v00000000029f59b0_0, 0, 5;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v00000000029f6630_0;
    %store/vec4 v00000000029f59b0_0, 0, 5;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000000029efd60;
T_51 ;
    %wait E_00000000029554b0;
    %load/vec4 v00000000029f3fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %load/vec4 v00000000029f3f40_0;
    %store/vec4 v00000000029f4b20_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v00000000029f3f40_0;
    %store/vec4 v00000000029f4b20_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v00000000029f43a0_0;
    %store/vec4 v00000000029f4b20_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v00000000029f3cc0_0;
    %store/vec4 v00000000029f4b20_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v00000000029f41c0_0;
    %store/vec4 v00000000029f4b20_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_00000000029f0c60;
T_52 ;
    %wait E_00000000029553b0;
    %load/vec4 v00000000029fac90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v00000000029f97f0_0;
    %store/vec4 v00000000029f9250_0, 0, 32;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v00000000029fa830_0;
    %store/vec4 v00000000029f9250_0, 0, 32;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00000000029efee0;
T_53 ;
    %wait E_000000000294fd30;
    %load/vec4 v00000000029f4ee0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v00000000029f3900_0;
    %store/vec4 v00000000029f3180_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v00000000029f3400_0;
    %store/vec4 v00000000029f3180_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00000000029f01e0;
T_54 ;
    %wait E_00000000029552b0;
    %load/vec4 v00000000029f4da0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v00000000029f4260_0;
    %store/vec4 v00000000029f3c20_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v00000000029f3e00_0;
    %store/vec4 v00000000029f3c20_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000000029efa60;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
    %end;
    .thread T_55;
    .scope S_00000000029efa60;
T_56 ;
    %wait E_0000000002955770;
    %load/vec4 v00000000029f6590_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_56.0, 4;
    %delay 1, 0;
    %load/vec4 v00000000029f6a90_0;
    %load/vec4 v00000000029f6590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f61d0, 0, 4;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_00000000029efa60;
T_57 ;
    %wait E_0000000002955730;
    %load/vec4 v00000000029f7030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029f61d0, 4;
    %assign/vec4 v00000000029f6090_0, 0;
    %load/vec4 v00000000029f5910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029f61d0, 4;
    %assign/vec4 v00000000029f64f0_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_00000000029f0960;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029f54b0_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_00000000029f0960;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029f9570_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_00000000029f0960;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f5230_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_00000000029f0960;
T_61 ;
    %wait E_00000000029559f0;
    %load/vec4 v00000000029fad30_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_61.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_61.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_61.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_61.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_61.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_61.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_61.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_61.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_61.23, 6;
    %jmp T_61.24;
T_61.0 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %cmp/e;
    %jmp/0xz  T_61.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f9750_0, 0, 1;
    %jmp T_61.26;
T_61.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9750_0, 0, 1;
T_61.26 ;
    %jmp T_61.24;
T_61.1 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_61.28, 8;
T_61.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_61.28, 8;
 ; End of false expr.
    %blend;
T_61.28;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %load/vec4 v00000000029f5410_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.30, 8;
T_61.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.30, 8;
 ; End of false expr.
    %blend;
T_61.30;
    %store/vec4 v00000000029f9750_0, 0, 1;
    %load/vec4 v00000000029f5410_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.32, 8;
T_61.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.32, 8;
 ; End of false expr.
    %blend;
T_61.32;
    %pad/s 1;
    %store/vec4 v00000000029f9c50_0, 0, 1;
    %jmp T_61.24;
T_61.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029f6ef0_0;
    %load/vec4 v00000000029f6d10_0;
    %cmp/s;
    %jmp/0xz  T_61.33, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f5230_0, 0, 1;
    %jmp T_61.34;
T_61.33 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f5230_0, 0, 1;
T_61.34 ;
    %jmp T_61.24;
T_61.3 ;
    %load/vec4 v00000000029f6d10_0;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.4 ;
    %load/vec4 v00000000029f6ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_61.35, 4;
    %load/vec4 v00000000029f6d10_0;
    %store/vec4 v00000000029f5410_0, 0, 32;
T_61.35 ;
    %jmp T_61.24;
T_61.5 ;
    %load/vec4 v00000000029f6ef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.37, 4;
    %load/vec4 v00000000029f6d10_0;
    %store/vec4 v00000000029f5410_0, 0, 32;
T_61.37 ;
    %jmp T_61.24;
T_61.6 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %and;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.7 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %or;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.8 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %xor;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.9 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %or;
    %inv;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.10 ;
    %load/vec4 v00000000029f6d10_0;
    %pad/u 33;
    %load/vec4 v00000000029f6ef0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %store/vec4 v00000000029f55f0_0, 0, 1;
    %load/vec4 v00000000029f6d10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029f6ef0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.40, 8;
T_61.39 ; End of true expr.
    %load/vec4 v00000000029f6ef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029f5410_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.42, 9;
T_61.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.42, 9;
 ; End of false expr.
    %blend;
T_61.42;
    %jmp/0 T_61.40, 8;
 ; End of false expr.
    %blend;
T_61.40;
    %pad/s 1;
    %store/vec4 v00000000029fa330_0, 0, 1;
    %jmp T_61.24;
T_61.11 ;
    %load/vec4 v00000000029f6d10_0;
    %pad/u 33;
    %load/vec4 v00000000029f6ef0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %store/vec4 v00000000029f55f0_0, 0, 1;
    %load/vec4 v00000000029f6d10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029f6ef0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.44, 8;
T_61.43 ; End of true expr.
    %load/vec4 v00000000029f6ef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029f5410_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.45, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.46, 9;
T_61.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.46, 9;
 ; End of false expr.
    %blend;
T_61.46;
    %jmp/0 T_61.44, 8;
 ; End of false expr.
    %blend;
T_61.44;
    %pad/s 1;
    %store/vec4 v00000000029fa330_0, 0, 1;
    %jmp T_61.24;
T_61.12 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %add;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %load/vec4 v00000000029f6d10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029f6ef0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.48, 8;
T_61.47 ; End of true expr.
    %load/vec4 v00000000029f6ef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029f5410_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.49, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.50, 9;
T_61.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.50, 9;
 ; End of false expr.
    %blend;
T_61.50;
    %jmp/0 T_61.48, 8;
 ; End of false expr.
    %blend;
T_61.48;
    %pad/s 1;
    %store/vec4 v00000000029fa330_0, 0, 1;
    %load/vec4 v00000000029f5410_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.51, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.52, 8;
T_61.51 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.52, 8;
 ; End of false expr.
    %blend;
T_61.52;
    %pad/s 1;
    %store/vec4 v00000000029f9c50_0, 0, 1;
    %load/vec4 v00000000029f5410_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.54, 8;
T_61.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.54, 8;
 ; End of false expr.
    %blend;
T_61.54;
    %store/vec4 v00000000029f9750_0, 0, 1;
    %jmp T_61.24;
T_61.13 ;
    %load/vec4 v00000000029f6ef0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029f9f70_0, 0, 32;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f9f70_0;
    %add;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %load/vec4 v00000000029f6d10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029f9f70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.55, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.56, 8;
T_61.55 ; End of true expr.
    %load/vec4 v00000000029f9f70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029f5410_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.57, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.58, 9;
T_61.57 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.58, 9;
 ; End of false expr.
    %blend;
T_61.58;
    %jmp/0 T_61.56, 8;
 ; End of false expr.
    %blend;
T_61.56;
    %pad/s 1;
    %store/vec4 v00000000029fa330_0, 0, 1;
    %load/vec4 v00000000029f5410_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.59, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.60, 8;
T_61.59 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.60, 8;
 ; End of false expr.
    %blend;
T_61.60;
    %pad/s 1;
    %store/vec4 v00000000029f9c50_0, 0, 1;
    %load/vec4 v00000000029f5410_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.62, 8;
T_61.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.62, 8;
 ; End of false expr.
    %blend;
T_61.62;
    %store/vec4 v00000000029f9750_0, 0, 1;
    %jmp T_61.24;
T_61.14 ;
    %load/vec4 v00000000029f6ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.15 ;
    %load/vec4 v00000000029f6ef0_0;
    %ix/getv 4, v00000000029f6d10_0;
    %shiftl 4;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.16 ;
    %load/vec4 v00000000029f6ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.17 ;
    %load/vec4 v00000000029f6ef0_0;
    %ix/getv 4, v00000000029f6d10_0;
    %shiftr 4;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.18 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.63, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.64;
T_61.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029f5410_0, 0, 32;
T_61.64 ;
    %jmp T_61.24;
T_61.19 ;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f6ef0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.65, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.66;
T_61.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029f5410_0, 0, 32;
T_61.66 ;
    %jmp T_61.24;
T_61.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029f9bb0_0, 0, 32;
T_61.67 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029f9bb0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.68, 5;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f9bb0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_61.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029f9570_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029f9bb0_0, 0, 32;
T_61.69 ;
    %load/vec4 v00000000029f9570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.71, 4;
    %load/vec4 v00000000029f54b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029f54b0_0, 0, 32;
T_61.71 ;
    %load/vec4 v00000000029f9bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029f9bb0_0, 0, 32;
    %jmp T_61.67;
T_61.68 ;
    %load/vec4 v00000000029f54b0_0;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029f9bb0_0, 0, 32;
T_61.73 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029f9bb0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.74, 5;
    %load/vec4 v00000000029f6d10_0;
    %load/vec4 v00000000029f9bb0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_61.75, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029f9570_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029f9bb0_0, 0, 32;
T_61.75 ;
    %load/vec4 v00000000029f9570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.77, 4;
    %load/vec4 v00000000029f54b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029f54b0_0, 0, 32;
T_61.77 ;
    %load/vec4 v00000000029f9bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029f9bb0_0, 0, 32;
    %jmp T_61.73;
T_61.74 ;
    %load/vec4 v00000000029f54b0_0;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.22 ;
    %load/vec4 v00000000029f6d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.23 ;
    %load/vec4 v00000000029f6d10_0;
    %ix/getv 4, v00000000029f6ef0_0;
    %shiftr 4;
    %store/vec4 v00000000029f5410_0, 0, 32;
    %jmp T_61.24;
T_61.24 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_00000000029f0360;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f6db0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_00000000029f0360;
T_63 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v00000000029f5690 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029f5690, 0>, &A<v00000000029f5690, 1>, &A<v00000000029f5690, 2>, &A<v00000000029f5690, 3> {0 0 0};
    %end;
    .thread T_63;
    .scope S_00000000029f0360;
T_64 ;
    %wait E_0000000002955030;
    %load/vec4 v00000000029f6270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v00000000029f5a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f6db0_0;
    %ix/getv 4, v00000000029f5b90_0;
    %load/vec4a v00000000029f5690, 4;
    %load/vec4 v00000000029f5b90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f5690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029f5b90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f5690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029f5b90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029f5690, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029f5730_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f6db0_0;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f6db0_0;
    %load/vec4 v00000000029f6b30_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029f5b90_0;
    %store/vec4a v00000000029f5690, 4, 0;
    %load/vec4 v00000000029f6b30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029f5b90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f5690, 4, 0;
    %load/vec4 v00000000029f6b30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029f5b90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f5690, 4, 0;
    %load/vec4 v00000000029f6b30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029f5b90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029f5690, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f6db0_0;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v00000000029f5a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f6db0_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029f5b90_0;
    %load/vec4a v00000000029f5690, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029f5730_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f6db0_0;
    %jmp T_64.5;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029f6db0_0;
    %load/vec4 v00000000029f6b30_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029f5b90_0;
    %store/vec4a v00000000029f5690, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029f6db0_0;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_00000000029fc3c0;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029f94d0_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_00000000029fc3c0;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029f9b10_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_00000000029fc3c0;
T_67 ;
    %wait E_0000000002954ef0;
    %load/vec4 v00000000029f91b0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029f9ed0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v00000000029f9b10_0;
    %load/vec4 v00000000029f91b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029fafb0_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v00000000029f94d0_0;
    %load/vec4 v00000000029f91b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029fafb0_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_00000000029f0f60;
T_68 ;
    %wait E_0000000002955c70;
    %load/vec4 v00000000029fa010_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029f9930_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00000000029fccc0;
T_69 ;
    %wait E_0000000002955cf0;
    %load/vec4 v00000000029f9e30_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029fadd0_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00000000029f07e0;
T_70 ;
    %wait E_0000000002955ab0;
    %load/vec4 v00000000029f6e50_0;
    %load/vec4 v00000000029f6c70_0;
    %add;
    %store/vec4 v00000000029f5190_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00000000029fcb40;
T_71 ;
    %wait E_0000000002955d30;
    %load/vec4 v00000000029fb050_0;
    %load/vec4 v00000000029faab0_0;
    %and;
    %store/vec4 v00000000029f9390_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000029fce40;
T_72 ;
    %wait E_00000000029565b0;
    %load/vec4 v0000000002a00f20_0;
    %store/vec4 v00000000029ffb20_0, 0, 32;
    %jmp T_72;
    .thread T_72;
    .scope S_00000000029fb940;
T_73 ;
    %wait E_00000000029566f0;
    %load/vec4 v0000000002a00980_0;
    %store/vec4 v00000000029ffa80_0, 0, 32;
    %jmp T_73;
    .thread T_73;
    .scope S_00000000029fcfc0;
T_74 ;
    %wait E_0000000002955ff0;
    %load/vec4 v0000000002a01060_0;
    %store/vec4 v0000000002a008e0_0, 0, 32;
    %jmp T_74;
    .thread T_74;
    .scope S_00000000029fc6c0;
T_75 ;
    %wait E_0000000002956130;
    %load/vec4 v00000000029feae0_0;
    %store/vec4 v00000000029ff6c0_0, 0, 32;
    %jmp T_75;
    .thread T_75;
    .scope S_00000000029fbac0;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002a007a0_0, 0;
    %end;
    .thread T_76;
    .scope S_00000000029fbac0;
T_77 ;
    %wait E_0000000002955ef0;
    %delay 1, 0;
    %load/vec4 v0000000002a00de0_0;
    %store/vec4 v0000000002a007a0_0, 0, 32;
    %jmp T_77;
    .thread T_77;
    .scope S_00000000029fc540;
T_78 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %end;
    .thread T_78;
    .scope S_00000000029fc540;
T_79 ;
    %wait E_0000000002956c30;
    %load/vec4 v00000000029ff300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_79.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_79.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_79.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_79.15, 6;
    %jmp T_79.16;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fea40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fdc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe040_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029fe5e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fdb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
    %jmp T_79.16;
T_79.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fdb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fdc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff620_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000029fe5e0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029fd6e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.16;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fdc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fea40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe360_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
    %jmp T_79.16;
T_79.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fdc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff4e0_0, 0, 1;
    %load/vec4 v00000000029fd5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff580_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
T_79.17 ;
    %jmp T_79.16;
T_79.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029fe5e0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029fd6e0_0, 0, 6;
    %load/vec4 v00000000029ff1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_79.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_79.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_79.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_79.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_79.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_79.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_79.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_79.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_79.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_79.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_79.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_79.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_79.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_79.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_79.33, 6;
    %jmp T_79.34;
T_79.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000029fd6e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff620_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000000029fd6e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v00000000029fd6e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v00000000029fd6e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fea40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fea40_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fea40_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.34;
T_79.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
    %jmp T_79.34;
T_79.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
    %jmp T_79.34;
T_79.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v00000000029fd6e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
    %jmp T_79.34;
T_79.34 ;
    %pop/vec4 1;
    %jmp T_79.16;
T_79.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fdb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029fe5e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd460_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.16;
T_79.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe040_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029fe5e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fdb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd460_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
    %jmp T_79.16;
T_79.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029fe5e0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.16;
T_79.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe360_0, 0, 1;
    %load/vec4 v00000000029fd5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
T_79.35 ;
    %jmp T_79.16;
T_79.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fdb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ff260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd460_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029ff300_0, 0, 5;
    %jmp T_79.16;
T_79.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029fe5e0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.16;
T_79.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000029fe5e0_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fdb40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.16;
T_79.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fdb40_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000029fd6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe360_0, 0, 1;
    %load/vec4 v00000000029fd5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fea40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
T_79.37 ;
    %jmp T_79.16;
T_79.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd320_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.16;
T_79.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fdb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029fe5e0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.16;
T_79.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd780_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029fe5e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ff4e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029ff300_0, 0;
    %jmp T_79.16;
T_79.16 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_00000000029fc0c0;
T_80 ;
    %wait E_0000000002956c70;
    %load/vec4 v0000000002a03d10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0000000002a03db0_0;
    %store/vec4 v0000000002a04d50_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000000002a03bd0_0;
    %store/vec4 v0000000002a04d50_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_00000000029fbc40;
T_81 ;
    %wait E_00000000029562b0;
    %load/vec4 v0000000002a042b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0000000002a045d0_0;
    %store/vec4 v0000000002a048f0_0, 0, 6;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000000002a040d0_0;
    %store/vec4 v0000000002a048f0_0, 0, 6;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00000000029fc840;
T_82 ;
    %wait E_00000000029568f0;
    %load/vec4 v0000000002a03ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0000000002a04210_0;
    %store/vec4 v0000000002a04170_0, 0, 5;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000000002a04490_0;
    %store/vec4 v0000000002a04170_0, 0, 5;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_00000000029fc9c0;
T_83 ;
    %wait E_0000000002956530;
    %load/vec4 v00000000029fd3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %load/vec4 v00000000029fdfa0_0;
    %store/vec4 v00000000029fe720_0, 0, 32;
    %jmp T_83.5;
T_83.0 ;
    %load/vec4 v00000000029fdfa0_0;
    %store/vec4 v00000000029fe720_0, 0, 32;
    %jmp T_83.5;
T_83.1 ;
    %load/vec4 v00000000029fe4a0_0;
    %store/vec4 v00000000029fe720_0, 0, 32;
    %jmp T_83.5;
T_83.2 ;
    %load/vec4 v00000000029fdaa0_0;
    %store/vec4 v00000000029fe720_0, 0, 32;
    %jmp T_83.5;
T_83.3 ;
    %load/vec4 v00000000029fe0e0_0;
    %store/vec4 v00000000029fe720_0, 0, 32;
    %jmp T_83.5;
T_83.5 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_00000000029fbdc0;
T_84 ;
    %wait E_0000000002955e30;
    %load/vec4 v0000000002a04ad0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v0000000002a04990_0;
    %store/vec4 v0000000002a047b0_0, 0, 32;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0000000002a04710_0;
    %store/vec4 v0000000002a047b0_0, 0, 32;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_00000000029fb340;
T_85 ;
    %wait E_00000000029560f0;
    %load/vec4 v00000000029fe2c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v00000000029fd280_0;
    %store/vec4 v00000000029fef40_0, 0, 32;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v00000000029fe9a0_0;
    %store/vec4 v00000000029fef40_0, 0, 32;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_00000000029fb7c0;
T_86 ;
    %wait E_0000000002956170;
    %load/vec4 v00000000029ffda0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v00000000029ffbc0_0;
    %store/vec4 v0000000002a00e80_0, 0, 32;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v00000000029ff760_0;
    %store/vec4 v0000000002a00e80_0, 0, 32;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_00000000029fbf40;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
    %end;
    .thread T_87;
    .scope S_00000000029fbf40;
T_88 ;
    %wait E_0000000002956cb0;
    %load/vec4 v0000000002a00160_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_88.0, 4;
    %delay 1, 0;
    %load/vec4 v0000000002a002a0_0;
    %load/vec4 v0000000002a00160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029ffd00, 0, 4;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_00000000029fbf40;
T_89 ;
    %wait E_0000000002956030;
    %load/vec4 v0000000002a000c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029ffd00, 4;
    %assign/vec4 v0000000002a00840_0, 0;
    %load/vec4 v0000000002a00520_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029ffd00, 4;
    %assign/vec4 v0000000002a00a20_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_00000000029fb640;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a05070_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_00000000029fb640;
T_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a03a90_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_00000000029fb640;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04fd0_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_00000000029fb640;
T_93 ;
    %wait E_0000000002956970;
    %load/vec4 v0000000002a04c10_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_93.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_93.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_93.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_93.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_93.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_93.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_93.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_93.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_93.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_93.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_93.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_93.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_93.23, 6;
    %jmp T_93.24;
T_93.0 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %cmp/e;
    %jmp/0xz  T_93.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a04670_0, 0, 1;
    %jmp T_93.26;
T_93.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04670_0, 0, 1;
T_93.26 ;
    %jmp T_93.24;
T_93.1 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_93.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_93.28, 8;
T_93.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_93.28, 8;
 ; End of false expr.
    %blend;
T_93.28;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %load/vec4 v0000000002a04b70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.30, 8;
T_93.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.30, 8;
 ; End of false expr.
    %blend;
T_93.30;
    %store/vec4 v0000000002a04670_0, 0, 1;
    %load/vec4 v0000000002a04b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.32, 8;
T_93.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.32, 8;
 ; End of false expr.
    %blend;
T_93.32;
    %pad/s 1;
    %store/vec4 v0000000002a039f0_0, 0, 1;
    %jmp T_93.24;
T_93.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002a04530_0;
    %load/vec4 v0000000002a03c70_0;
    %cmp/s;
    %jmp/0xz  T_93.33, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a04fd0_0, 0, 1;
    %jmp T_93.34;
T_93.33 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04fd0_0, 0, 1;
T_93.34 ;
    %jmp T_93.24;
T_93.3 ;
    %load/vec4 v0000000002a03c70_0;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.4 ;
    %load/vec4 v0000000002a04530_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_93.35, 4;
    %load/vec4 v0000000002a03c70_0;
    %store/vec4 v0000000002a04b70_0, 0, 32;
T_93.35 ;
    %jmp T_93.24;
T_93.5 ;
    %load/vec4 v0000000002a04530_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.37, 4;
    %load/vec4 v0000000002a03c70_0;
    %store/vec4 v0000000002a04b70_0, 0, 32;
T_93.37 ;
    %jmp T_93.24;
T_93.6 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %and;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.7 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %or;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.8 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %xor;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.9 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %or;
    %inv;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.10 ;
    %load/vec4 v0000000002a03c70_0;
    %pad/u 33;
    %load/vec4 v0000000002a04530_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %store/vec4 v0000000002a04030_0, 0, 1;
    %load/vec4 v0000000002a03c70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002a04530_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.40, 8;
T_93.39 ; End of true expr.
    %load/vec4 v0000000002a04530_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002a04b70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.41, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.42, 9;
T_93.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.42, 9;
 ; End of false expr.
    %blend;
T_93.42;
    %jmp/0 T_93.40, 8;
 ; End of false expr.
    %blend;
T_93.40;
    %pad/s 1;
    %store/vec4 v0000000002a03f90_0, 0, 1;
    %jmp T_93.24;
T_93.11 ;
    %load/vec4 v0000000002a03c70_0;
    %pad/u 33;
    %load/vec4 v0000000002a04530_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %store/vec4 v0000000002a04030_0, 0, 1;
    %load/vec4 v0000000002a03c70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002a04530_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.44, 8;
T_93.43 ; End of true expr.
    %load/vec4 v0000000002a04530_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002a04b70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.45, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.46, 9;
T_93.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.46, 9;
 ; End of false expr.
    %blend;
T_93.46;
    %jmp/0 T_93.44, 8;
 ; End of false expr.
    %blend;
T_93.44;
    %pad/s 1;
    %store/vec4 v0000000002a03f90_0, 0, 1;
    %jmp T_93.24;
T_93.12 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %add;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %load/vec4 v0000000002a03c70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002a04530_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.48, 8;
T_93.47 ; End of true expr.
    %load/vec4 v0000000002a04530_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002a04b70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.49, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.50, 9;
T_93.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.50, 9;
 ; End of false expr.
    %blend;
T_93.50;
    %jmp/0 T_93.48, 8;
 ; End of false expr.
    %blend;
T_93.48;
    %pad/s 1;
    %store/vec4 v0000000002a03f90_0, 0, 1;
    %load/vec4 v0000000002a04b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.51, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.52, 8;
T_93.51 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.52, 8;
 ; End of false expr.
    %blend;
T_93.52;
    %pad/s 1;
    %store/vec4 v0000000002a039f0_0, 0, 1;
    %load/vec4 v0000000002a04b70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.54, 8;
T_93.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.54, 8;
 ; End of false expr.
    %blend;
T_93.54;
    %store/vec4 v0000000002a04670_0, 0, 1;
    %jmp T_93.24;
T_93.13 ;
    %load/vec4 v0000000002a04530_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002a043f0_0, 0, 32;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a043f0_0;
    %add;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %load/vec4 v0000000002a03c70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002a043f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.55, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.56, 8;
T_93.55 ; End of true expr.
    %load/vec4 v0000000002a043f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002a04b70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.57, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.58, 9;
T_93.57 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.58, 9;
 ; End of false expr.
    %blend;
T_93.58;
    %jmp/0 T_93.56, 8;
 ; End of false expr.
    %blend;
T_93.56;
    %pad/s 1;
    %store/vec4 v0000000002a03f90_0, 0, 1;
    %load/vec4 v0000000002a04b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.59, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.60, 8;
T_93.59 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.60, 8;
 ; End of false expr.
    %blend;
T_93.60;
    %pad/s 1;
    %store/vec4 v0000000002a039f0_0, 0, 1;
    %load/vec4 v0000000002a04b70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.62, 8;
T_93.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.62, 8;
 ; End of false expr.
    %blend;
T_93.62;
    %store/vec4 v0000000002a04670_0, 0, 1;
    %jmp T_93.24;
T_93.14 ;
    %load/vec4 v0000000002a04530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.15 ;
    %load/vec4 v0000000002a04530_0;
    %ix/getv 4, v0000000002a03c70_0;
    %shiftl 4;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.16 ;
    %load/vec4 v0000000002a04530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.17 ;
    %load/vec4 v0000000002a04530_0;
    %ix/getv 4, v0000000002a03c70_0;
    %shiftr 4;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.18 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.63, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.64;
T_93.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a04b70_0, 0, 32;
T_93.64 ;
    %jmp T_93.24;
T_93.19 ;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04530_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.65, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.66;
T_93.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a04b70_0, 0, 32;
T_93.66 ;
    %jmp T_93.24;
T_93.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002a04cb0_0, 0, 32;
T_93.67 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002a04cb0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.68, 5;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04cb0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_93.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a03a90_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002a04cb0_0, 0, 32;
T_93.69 ;
    %load/vec4 v0000000002a03a90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.71, 4;
    %load/vec4 v0000000002a05070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002a05070_0, 0, 32;
T_93.71 ;
    %load/vec4 v0000000002a04cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002a04cb0_0, 0, 32;
    %jmp T_93.67;
T_93.68 ;
    %load/vec4 v0000000002a05070_0;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002a04cb0_0, 0, 32;
T_93.73 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002a04cb0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.74, 5;
    %load/vec4 v0000000002a03c70_0;
    %load/vec4 v0000000002a04cb0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_93.75, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a03a90_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002a04cb0_0, 0, 32;
T_93.75 ;
    %load/vec4 v0000000002a03a90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.77, 4;
    %load/vec4 v0000000002a05070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002a05070_0, 0, 32;
T_93.77 ;
    %load/vec4 v0000000002a04cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002a04cb0_0, 0, 32;
    %jmp T_93.73;
T_93.74 ;
    %load/vec4 v0000000002a05070_0;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.22 ;
    %load/vec4 v0000000002a03c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.23 ;
    %load/vec4 v0000000002a03c70_0;
    %ix/getv 4, v0000000002a04530_0;
    %shiftr 4;
    %store/vec4 v0000000002a04b70_0, 0, 32;
    %jmp T_93.24;
T_93.24 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_00000000029fb1c0;
T_94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a00020_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_00000000029fb1c0;
T_95 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002a00200 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002a00200, 0>, &A<v0000000002a00200, 1>, &A<v0000000002a00200, 2>, &A<v0000000002a00200, 3> {0 0 0};
    %end;
    .thread T_95;
    .scope S_00000000029fb1c0;
T_96 ;
    %wait E_00000000029565f0;
    %load/vec4 v0000000002a00d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v0000000002a00340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002a00020_0;
    %ix/getv 4, v0000000002a00ca0_0;
    %load/vec4a v0000000002a00200, 4;
    %load/vec4 v0000000002a00ca0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002a00200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002a00ca0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002a00200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002a00ca0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002a00200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002a00700_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002a00020_0;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002a00020_0;
    %load/vec4 v0000000002a00660_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002a00ca0_0;
    %store/vec4a v0000000002a00200, 4, 0;
    %load/vec4 v0000000002a00660_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002a00ca0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002a00200, 4, 0;
    %load/vec4 v0000000002a00660_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002a00ca0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002a00200, 4, 0;
    %load/vec4 v0000000002a00660_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002a00ca0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002a00200, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002a00020_0;
T_96.3 ;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0000000002a00340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002a00020_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002a00ca0_0;
    %load/vec4a v0000000002a00200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002a00700_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002a00020_0;
    %jmp T_96.5;
T_96.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002a00020_0;
    %load/vec4 v0000000002a00660_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002a00ca0_0;
    %store/vec4a v0000000002a00200, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002a00020_0;
T_96.5 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000000002a06b70;
T_97 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002a013d0_0, 0, 16;
    %end;
    .thread T_97;
    .scope S_0000000002a06b70;
T_98 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002a020f0_0, 0, 16;
    %end;
    .thread T_98;
    .scope S_0000000002a06b70;
T_99 ;
    %wait E_00000000029564f0;
    %load/vec4 v0000000002a024b0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002a01b50_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v0000000002a020f0_0;
    %load/vec4 v0000000002a024b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002a02730_0, 0, 32;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0000000002a013d0_0;
    %load/vec4 v0000000002a024b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002a02730_0, 0, 32;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0000000002a05370;
T_100 ;
    %wait E_0000000002956370;
    %load/vec4 v0000000002a04350_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a03e50_0, 0, 28;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0000000002a069f0;
T_101 ;
    %wait E_00000000029569f0;
    %load/vec4 v0000000002a01fb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a01ab0_0, 0, 32;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_00000000029fb4c0;
T_102 ;
    %wait E_00000000029561b0;
    %load/vec4 v0000000002a04f30_0;
    %load/vec4 v0000000002a04e90_0;
    %add;
    %store/vec4 v0000000002a03b30_0, 0, 32;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0000000002a05f70;
T_103 ;
    %wait E_00000000029567f0;
    %load/vec4 v0000000002a015b0_0;
    %load/vec4 v0000000002a01c90_0;
    %and;
    %store/vec4 v0000000002a033b0_0, 0, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0000000002833c10;
T_104 ;
    %wait E_0000000002956430;
    %load/vec4 v0000000002a02e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %load/vec4 v0000000002a02eb0_0;
    %store/vec4 v0000000002a02410_0, 0, 5;
    %jmp T_104.4;
T_104.0 ;
    %load/vec4 v0000000002a02eb0_0;
    %store/vec4 v0000000002a02410_0, 0, 5;
    %jmp T_104.4;
T_104.1 ;
    %load/vec4 v0000000002a01970_0;
    %store/vec4 v0000000002a02410_0, 0, 5;
    %jmp T_104.4;
T_104.2 ;
    %load/vec4 v0000000002a02550_0;
    %store/vec4 v0000000002a02410_0, 0, 5;
    %jmp T_104.4;
T_104.4 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest2.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
