

================================================================
== Vitis HLS Report for 'basic_loops'
================================================================
* Date:           Mon Oct 13 15:50:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        basic_loops
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.859 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       12|       12|  12.000 us|  12.000 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_1  |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x1 = alloca i32 1"   --->   Operation 5 'alloca' 'x1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_accum2 = alloca i32 1"   --->   Operation 6 'alloca' 'out_accum2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 0"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [c_untimed/basic_loops.cpp:20]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i12 0, i12 %out_accum2"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i4 0, i4 %x1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc.split" [c_untimed/basic_loops.cpp:27]   --->   Operation 13 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x1_load = load i4 %x1" [c_untimed/basic_loops.cpp:27]   --->   Operation 14 'load' 'x1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %x1_load" [c_untimed/basic_loops.cpp:27]   --->   Operation 15 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i8 %A, i64 0, i64 %zext_ln27" [c_untimed/basic_loops.cpp:28]   --->   Operation 16 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.75ns)   --->   "%A_load = load i4 %A_addr" [c_untimed/basic_loops.cpp:28]   --->   Operation 17 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (1.49ns)   --->   "%x = add i4 %x1_load, i4 1" [c_untimed/basic_loops.cpp:27]   --->   Operation 18 'add' 'x' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.49ns)   --->   "%icmp_ln27 = icmp_eq  i4 %x1_load, i4 9" [c_untimed/basic_loops.cpp:27]   --->   Operation 19 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%store_ln27 = store i4 %x, i4 %x1" [c_untimed/basic_loops.cpp:27]   --->   Operation 20 'store' 'store_ln27' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc.split, void %for.end" [c_untimed/basic_loops.cpp:27]   --->   Operation 21 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.85>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_accum2_load = load i12 %out_accum2" [c_untimed/basic_loops.cpp:28]   --->   Operation 22 'load' 'out_accum2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [c_untimed/basic_loops.cpp:24]   --->   Operation 23 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [c_untimed/basic_loops.cpp:24]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [c_untimed/basic_loops.cpp:27]   --->   Operation 25 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load = load i4 %A_addr" [c_untimed/basic_loops.cpp:28]   --->   Operation 26 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i8 %A_load" [c_untimed/basic_loops.cpp:28]   --->   Operation 27 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.77ns)   --->   "%out_accum = add i12 %sext_ln28, i12 %out_accum2_load" [c_untimed/basic_loops.cpp:28]   --->   Operation 28 'add' 'out_accum' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.32ns)   --->   "%store_ln28 = store i12 %out_accum, i12 %out_accum2" [c_untimed/basic_loops.cpp:28]   --->   Operation 29 'store' 'store_ln28' <Predicate = true> <Delay = 1.32>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i12 %out_accum" [c_untimed/basic_loops.cpp:27]   --->   Operation 30 'sext' 'sext_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.32ns)   --->   "%ret_ln31 = ret i13 %sext_ln27" [c_untimed/basic_loops.cpp:31]   --->   Operation 31 'ret' 'ret_ln31' <Predicate = (icmp_ln27)> <Delay = 1.32>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1000.000ns, clock uncertainty: 270.000ns.

 <State 1>: 4.139ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'x1' [9]  (1.324 ns)
	'load' operation 4 bit ('x1_load', c_untimed/basic_loops.cpp:27) on local variable 'x1' [12]  (0.000 ns)
	'add' operation 4 bit ('x', c_untimed/basic_loops.cpp:27) [22]  (1.491 ns)
	'store' operation 0 bit ('store_ln27', c_untimed/basic_loops.cpp:27) of variable 'x', c_untimed/basic_loops.cpp:27 on local variable 'x1' [25]  (1.324 ns)

 <State 2>: 4.859ns
The critical path consists of the following:
	'load' operation 8 bit ('A_load', c_untimed/basic_loops.cpp:28) on array 'A' [19]  (1.755 ns)
	'add' operation 12 bit ('out_accum', c_untimed/basic_loops.cpp:28) [21]  (1.780 ns)
	'store' operation 0 bit ('store_ln28', c_untimed/basic_loops.cpp:28) of variable 'out_accum', c_untimed/basic_loops.cpp:28 on local variable 'out_accum2' [24]  (1.324 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
