0.7
2020.2
Nov 18 2020
09:47:47
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,,,,,,
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/class_predictor.v,1680106527,verilog,,D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_and_sum.v,,class_predictor,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/25b7/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/34f8/hdl;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/896c/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl;D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_and_sum.v,1680105135,verilog,,D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_class_decoding.v,,clause_and_sum,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/25b7/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/34f8/hdl;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/896c/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl;D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_class_decoding.v,1680086555,verilog,,D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_compute.v,,clause_class_decoding,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/25b7/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/34f8/hdl;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/896c/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl;D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_compute.v,1671011909,verilog,,D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/include_only_inference.v,,clause_class_compare,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/25b7/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/34f8/hdl;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/896c/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl;D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/include_only_inference.v,1680105300,verilog,,D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/literal_generation.v,,include_only_inference,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/25b7/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/34f8/hdl;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/896c/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl;D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/inference_bram_interface.v,1681837285,verilog,,,,inference_bram_interface,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/25b7/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/34f8/hdl;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/896c/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl;D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/literal_generation.v,1680018401,verilog,,D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/summation.v,,literal_generation,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/25b7/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/34f8/hdl;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/896c/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl;D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/summation.v,1680025466,verilog,,D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/inference_bram_interface.v,,summation,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/25b7/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/34f8/hdl;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/896c/hdl/verilog;../../../../tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ipshared/ec67/hdl;D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
