{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633092503459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633092503469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 01 14:48:23 2021 " "Processing started: Fri Oct 01 14:48:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633092503469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633092503469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633092503469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633092504344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "SRAM_control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505072 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "SRAM_control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633092505072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_TEST " "Found entity 1: SRAM_TEST" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633092505142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file echo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECHO_GEN-rtl " "Found design unit 1: ECHO_GEN-rtl" {  } { { "ECHO_GEN.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505216 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECHO_GEN " "Found entity 1: ECHO_GEN" {  } { { "ECHO_GEN.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633092505216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_mux-rtl " "Found design unit 1: my_mux-rtl" {  } { { "my_mux.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/my_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505296 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/my_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633092505296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505366 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633092505366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM_TEST " "Elaborating entity \"SRAM_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633092505614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control SRAM_control:inst2 " "Elaborating entity \"SRAM_control\" for hierarchy \"SRAM_control:inst2\"" {  } { { "SRAM_TEST.bdf" "inst2" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 208 728 1048 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092505654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "snddriver.vhd 2 1 " "Using design file snddriver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SndDriver-bdf_type " "Found design unit 1: SndDriver-bdf_type" {  } { { "snddriver.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505764 ""} { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "snddriver.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633092505764 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "SndDriver " "Found the following files while searching for definition of entity \"SndDriver\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "SndDriver.bdf " "File: SndDriver.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Quartus II" 0 -1 1633092505774 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Quartus II" 0 -1 1633092505774 "|SRAM_TEST|SndDriver:inst_SND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver SndDriver:inst_SND " "Elaborating entity \"SndDriver\" for hierarchy \"SndDriver:inst_SND\"" {  } { { "SRAM_TEST.bdf" "inst_SND" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 336 -232 -40 528 "inst_SND" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092505804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092505919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633092505919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl SndDriver:inst_SND\|ctrl:b2v_inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"SndDriver:inst_SND\|ctrl:b2v_inst_ctrl\"" {  } { { "snddriver.vhd" "b2v_inst_ctrl" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092505949 ""}
{ "Warning" "WSGN_SEARCH_FILE" "channel_mod.vhd 2 1 " "Using design file channel_mod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-rtl " "Found design unit 1: channel_mod-rtl" {  } { { "channel_mod.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/channel_mod.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092506079 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "channel_mod.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633092506079 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633092506079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod SndDriver:inst_SND\|channel_mod:b2v_inst_left " "Elaborating entity \"channel_mod\" for hierarchy \"SndDriver:inst_SND\|channel_mod:b2v_inst_left\"" {  } { { "snddriver.vhd" "b2v_inst_left" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECHO_GEN ECHO_GEN:inst " "Elaborating entity \"ECHO_GEN\" for hierarchy \"ECHO_GEN:inst\"" {  } { { "SRAM_TEST.bdf" "inst" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 208 304 592 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO2 ECHO_GEN.vhd(27) " "Verilog HDL or VHDL warning at ECHO_GEN.vhd(27): object \"ECHO2\" assigned a value but never read" {  } { { "ECHO_GEN.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633092506191 "|SRAM_TEST|ECHO_GEN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO3 ECHO_GEN.vhd(28) " "Verilog HDL or VHDL warning at ECHO_GEN.vhd(28): object \"ECHO3\" assigned a value but never read" {  } { { "ECHO_GEN.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633092506191 "|SRAM_TEST|ECHO_GEN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO4 ECHO_GEN.vhd(29) " "Verilog HDL or VHDL warning at ECHO_GEN.vhd(29): object \"ECHO4\" assigned a value but never read" {  } { { "ECHO_GEN.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633092506191 "|SRAM_TEST|ECHO_GEN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst_const " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst_const\"" {  } { { "SRAM_TEST.bdf" "inst_const" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 592 104 216 640 "inst_const" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst_const\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst_const\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst_const\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst_const\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633092506518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst_const\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst_const\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506528 ""}  } { { "lpm_constant0.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633092506528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux my_mux:inst_mux " "Elaborating entity \"my_mux\" for hierarchy \"my_mux:inst_mux\"" {  } { { "SRAM_TEST.bdf" "inst_mux" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 440 232 392 552 "inst_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633092506568 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_SRAM " "Bidir \"DATA_SRAM\" has no driver" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1328 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1633092507830 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1633092507830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 248 1136 1312 264 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633092507972 "|SRAM_TEST|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 264 1136 1312 280 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633092507972 "|SRAM_TEST|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 328 1136 1312 344 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633092507972 "|SRAM_TEST|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 344 1136 1312 360 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633092507972 "|SRAM_TEST|sram_ub"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633092507972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633092508092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633092509664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633092509664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633092510255 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633092510255 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1633092510255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Implemented 191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633092510255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633092510255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633092510468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 01 14:48:30 2021 " "Processing ended: Fri Oct 01 14:48:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633092510468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633092510468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633092510468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633092510468 ""}
