### Hi there, I'm AdriÃ  ğŸ‘‹

I'm a passionate Embedded Systems Engineer with a love for the intersection of hardware and software. I specialize in taking ideas from digital logic all the way to physical hardware, from Verilog to KiCad.

* ğŸ”­ Iâ€™m currently working on...
* ğŸŒ± Iâ€™m currently learning...
* ğŸ‘¯ Iâ€™m looking to collaborate on open-source embedded or FPGA projects.
* ğŸ“« How to reach me: [Your LinkedIn/Email]

### ğŸ’» My Tech Stack

| **Software & Languages**                                                                                                                                       | **Hardware & Design**                                                                                                                                       |
| -------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| `<img src="https://www.google.com/search?q=https://img.shields.io/badge/C-00599C%3Fstyle%3Dfor-the-badge%26logo%3Dc%26logoColor%3Dwhite" alt="C"/>`                | `<img src="https://www.google.com/search?q=https://img.shields.io/badge/KiCad-222222%3Fstyle%3Dfor-the-badge%26logo%3Dkicad%26logoColor%3Dwhite" alt="KiCad"/>` |
| `<img src="https://www.google.com/search?q=https://img.shields.io/badge/Python-3776AB%3Fstyle%3Dfor-the-badge%26logo%3Dpython%26logoColor%3Dwhite" alt="Python"/>` | `<img src="https://www.google.com/search?q=https://img.shields.io/badge/SystemVerilog-8E44AD%3Fstyle%3Dfor-the-badge" alt="SystemVerilog"/>`                    |
| `<img src="https://www.google.com/search?q=https://img.shields.io/badge/Embedded C-A8B9CC?style=for-the-badge&logo=c&logoColor=black" alt="Embedded C"/>`          | `<img src="https://www.google.com/search?q=https://img.shields.io/badge/Verilog-2C3E50%3Fstyle%3Dfor-the-badge" alt="Verilog"/>`                                |
| `<img src="https://www.google.com/search?q=https://img.shields.io/badge/Git-F05032%3Fstyle%3Dfor-the-badge%26logo%3Dgit%26logoColor%3Dwhite" alt="Git"/>`          | `<img src="https://www.google.com/search?q=https://img.shields.io/badge/PCB_Design-139363%3Fstyle%3Dfor-the-badge" alt="PCB Design"/>`                          |

### ğŸ“Š My GitHub Stats

<p align="center">

<img height="180em" src="https://github-readme-stats.vercel.app/api?username=Bubi2001&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true"/>

<img height="180em" src="https://www.google.com/search?q=https://github-readme-stats.vercel.app/api/top-langs/%3Fusername%3DBubi2001&layout=compact&langs_count=8&theme=tokyonight"/>

</p>

### ğŸ My GitHub Contribution Graph

<p align="center">

<img src="https://raw.githubusercontent.com/Bubi2001/Bubi2001/output/github-contribution-grid-snake.svg" alt="snake animation"/>

</p>
