{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488871701439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488871701448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 23:28:21 2017 " "Processing started: Mon Mar 06 23:28:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488871701448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488871701448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488871701448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1488871701947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702011 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702017 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 3 3 " "Found 3 design units, including 3 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702024 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702024 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_testbench " "Found entity 3: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_scan.sv 2 2 " "Found 2 design units, including 2 entities, in source file digit_scan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digit_scan " "Found entity 1: digit_scan" {  } { { "digit_scan.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/digit_scan.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702030 ""} { "Info" "ISGN_ENTITY_NAME" "2 digit_scan_testbench " "Found entity 2: digit_scan_testbench" {  } { { "digit_scan.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/digit_scan.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discounted.sv 2 2 " "Found 2 design units, including 2 entities, in source file discounted.sv" { { "Info" "ISGN_ENTITY_NAME" "1 discounted " "Found entity 1: discounted" {  } { { "discounted.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/discounted.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702036 ""} { "Info" "ISGN_ENTITY_NAME" "2 discounted_testbench " "Found entity 2: discounted_testbench" {  } { { "discounted.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/discounted.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stolen.sv 2 2 " "Found 2 design units, including 2 entities, in source file stolen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stolen " "Found entity 1: stolen" {  } { { "stolen.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/stolen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702042 ""} { "Info" "ISGN_ENTITY_NAME" "2 stolen_testbench " "Found entity 2: stolen_testbench" {  } { { "stolen.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/stolen.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702049 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_testbench " "Found entity 2: register_testbench" {  } { { "register.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/register.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(18) " "Verilog HDL warning at seg7.sv(18): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/seg7.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitdisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digitDisplay " "Found entity 1: digitDisplay" {  } { { "digitDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/digitDisplay.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702061 ""} { "Info" "ISGN_ENTITY_NAME" "2 digitDisplay_testbench " "Found entity 2: digitDisplay_testbench" {  } { { "digitDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/digitDisplay.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702061 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(63) " "Verilog HDL warning at storeDisplay.sv(63): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(64) " "Verilog HDL warning at storeDisplay.sv(64): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(65) " "Verilog HDL warning at storeDisplay.sv(65): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(66) " "Verilog HDL warning at storeDisplay.sv(66): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(67) " "Verilog HDL warning at storeDisplay.sv(67): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(68) " "Verilog HDL warning at storeDisplay.sv(68): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storedisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file storedisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 storeDisplay " "Found entity 1: storeDisplay" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702067 ""} { "Info" "ISGN_ENTITY_NAME" "2 storeDisplay_testbench " "Found entity 2: storeDisplay_testbench" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "simple.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/simple.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702073 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_testbench " "Found entity 2: simple_testbench" {  } { { "simple.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/simple.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702073 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "airport.sv(8) " "Verilog HDL warning at airport.sv(8): extended using \"x\" or \"z\"" {  } { { "airport.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/airport.sv" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "airport.sv 2 2 " "Found 2 design units, including 2 entities, in source file airport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 airport " "Found entity 1: airport" {  } { { "airport.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/airport.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702079 ""} { "Info" "ISGN_ENTITY_NAME" "2 airport_testbench " "Found entity 2: airport_testbench" {  } { { "airport.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/airport.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tow_delegator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tow_delegator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tow_delegator " "Found entity 1: tow_delegator" {  } { { "tow_delegator.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/tow_delegator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702085 ""} { "Info" "ISGN_ENTITY_NAME" "2 tow_delegator_testbench " "Found entity 2: tow_delegator_testbench" {  } { { "tow_delegator.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/tow_delegator.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tow_input.sv 2 2 " "Found 2 design units, including 2 entities, in source file tow_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tow_input " "Found entity 1: tow_input" {  } { { "tow_input.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/tow_input.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702091 ""} { "Info" "ISGN_ENTITY_NAME" "2 tow_input_testbench " "Found entity 2: tow_input_testbench" {  } { { "tow_input.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/tow_input.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tow_score.sv 2 2 " "Found 2 design units, including 2 entities, in source file tow_score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tow_score " "Found entity 1: tow_score" {  } { { "tow_score.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/tow_score.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702097 ""} { "Info" "ISGN_ENTITY_NAME" "2 tow_score_testbench " "Found entity 2: tow_score_testbench" {  } { { "tow_score.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/tow_score.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsfr.sv 2 2 " "Found 2 design units, including 2 entities, in source file lsfr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsfr " "Found entity 1: lsfr" {  } { { "lsfr.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/lsfr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702103 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsfr_testbench " "Found entity 2: lsfr_testbench" {  } { { "lsfr.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/lsfr.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcompare.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitcompare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitcompare " "Found entity 1: bitcompare" {  } { { "bitcompare.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/bitcompare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702109 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitcompare_testbench " "Found entity 2: bitcompare_testbench" {  } { { "bitcompare.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/bitcompare.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tow_count.sv 2 2 " "Found 2 design units, including 2 entities, in source file tow_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tow_count " "Found entity 1: tow_count" {  } { { "tow_count.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/tow_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702116 ""} { "Info" "ISGN_ENTITY_NAME" "2 tow_count_testbench " "Found entity 2: tow_count_testbench" {  } { { "tow_count.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/tow_count.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamichex.sv 1 1 " "Found 1 design units, including 1 entities, in source file dynamichex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamicHex " "Found entity 1: dynamicHex" {  } { { "dynamicHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/dynamicHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferhex.sv 1 1 " "Found 1 design units, including 1 entities, in source file bufferhex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bufferHex " "Found entity 1: bufferHex" {  } { { "bufferHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/bufferHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alphaHex.sv(19) " "Verilog HDL warning at alphaHex.sv(19): extended using \"x\" or \"z\"" {  } { { "alphaHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/alphaHex.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphahex.sv 1 1 " "Found 1 design units, including 1 entities, in source file alphahex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alphaHex " "Found entity 1: alphaHex" {  } { { "alphaHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/alphaHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scrollhex.sv 2 2 " "Found 2 design units, including 2 entities, in source file scrollhex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scrollHex " "Found entity 1: scrollHex" {  } { { "scrollHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/scrollHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702140 ""} { "Info" "ISGN_ENTITY_NAME" "2 scrollHex_testbench " "Found entity 2: scrollHex_testbench" {  } { { "scrollHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/scrollHex.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyhandle.sv 2 2 " "Found 2 design units, including 2 entities, in source file keyhandle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyHandle " "Found entity 1: keyHandle" {  } { { "keyHandle.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/keyHandle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702145 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyHandle_testbench " "Found entity 2: keyHandle_testbench" {  } { { "keyHandle.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/keyHandle.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702145 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder2_4.sv(11) " "Verilog HDL warning at decoder2_4.sv(11): extended using \"x\" or \"z\"" {  } { { "decoder2_4.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/decoder2_4.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/decoder2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702152 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2_4_testbench " "Found entity 2: decoder2_4_testbench" {  } { { "decoder2_4.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/decoder2_4.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702152 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "numHex.sv(10) " "Verilog HDL warning at numHex.sv(10): extended using \"x\" or \"z\"" {  } { { "numHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/numHex.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numhex.sv 2 2 " "Found 2 design units, including 2 entities, in source file numhex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 numHex " "Found entity 1: numHex" {  } { { "numHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/numHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702158 ""} { "Info" "ISGN_ENTITY_NAME" "2 numHex_testbench " "Found entity 2: numHex_testbench" {  } { { "numHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/numHex.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "safehex.sv 2 2 " "Found 2 design units, including 2 entities, in source file safehex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 safeHex " "Found entity 1: safeHex" {  } { { "safeHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/safeHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702164 ""} { "Info" "ISGN_ENTITY_NAME" "2 safeHex_testbench " "Found entity 2: safeHex_testbench" {  } { { "safeHex.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/safeHex.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702164 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "segEncoder7_4.sv(11) " "Verilog HDL warning at segEncoder7_4.sv(11): extended using \"x\" or \"z\"" {  } { { "segEncoder7_4.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/segEncoder7_4.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488871702170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segencoder7_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file segencoder7_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segEncoder7_4 " "Found entity 1: segEncoder7_4" {  } { { "segEncoder7_4.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/segEncoder7_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702171 ""} { "Info" "ISGN_ENTITY_NAME" "2 segEncoder7_4_testbench " "Found entity 2: segEncoder7_4_testbench" {  } { { "segEncoder7_4.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/segEncoder7_4.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "safeeval.sv 0 0 " "Found 0 design units, including 0 entities, in source file safeeval.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evalsafe.sv 2 2 " "Found 2 design units, including 2 entities, in source file evalsafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 evalSafe " "Found entity 1: evalSafe" {  } { { "evalSafe.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/evalSafe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702182 ""} { "Info" "ISGN_ENTITY_NAME" "2 evalSafe_testbench " "Found entity 2: evalSafe_testbench" {  } { { "evalSafe.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/evalSafe.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evalencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file evalencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 evalEncoder " "Found entity 1: evalEncoder" {  } { { "evalEncoder.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/evalEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "safeMarquee.sv(18) " "Verilog HDL information at safeMarquee.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "safeMarquee.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/safeMarquee.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488871702194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "safemarquee.sv 1 1 " "Found 1 design units, including 1 entities, in source file safemarquee.sv" { { "Info" "ISGN_ENTITY_NAME" "1 safeMarquee " "Found entity 1: safeMarquee" {  } { { "safeMarquee.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/safeMarquee.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stutter16.sv 2 2 " "Found 2 design units, including 2 entities, in source file stutter16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stutter16 " "Found entity 1: stutter16" {  } { { "stutter16.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/stutter16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702201 ""} { "Info" "ISGN_ENTITY_NAME" "2 stutter16_testbench " "Found entity 2: stutter16_testbench" {  } { { "stutter16.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/stutter16.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702201 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "countTries.sv(5) " "Verilog HDL information at countTries.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "countTries.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/countTries.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488871702207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counttries.sv 1 1 " "Found 1 design units, including 1 entities, in source file counttries.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countTries " "Found entity 1: countTries" {  } { { "countTries.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/countTries.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488871702207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488871702207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488871702256 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(5) " "Output port \"LEDR\" at DE1_SoC.sv(5) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488871702258 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "DE1_SoC.sv" "cdiv" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsfr lsfr:dut " "Elaborating entity \"lsfr\" for hierarchy \"lsfr:dut\"" {  } { { "DE1_SoC.sv" "dut" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyHandle keyHandle:LeftScroll " "Elaborating entity \"keyHandle\" for hierarchy \"keyHandle:LeftScroll\"" {  } { { "DE1_SoC.sv" "LeftScroll" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrollHex scrollHex:scrl " "Elaborating entity \"scrollHex\" for hierarchy \"scrollHex:scrl\"" {  } { { "DE1_SoC.sv" "scrl" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 decoder2_4:dec " "Elaborating entity \"decoder2_4\" for hierarchy \"decoder2_4:dec\"" {  } { { "DE1_SoC.sv" "dec" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "safeHex safeHex:eachHex\[0\].displayUnit " "Elaborating entity \"safeHex\" for hierarchy \"safeHex:eachHex\[0\].displayUnit\"" {  } { { "DE1_SoC.sv" "eachHex\[0\].displayUnit" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numHex safeHex:eachHex\[0\].displayUnit\|numHex:unit " "Elaborating entity \"numHex\" for hierarchy \"safeHex:eachHex\[0\].displayUnit\|numHex:unit\"" {  } { { "safeHex.sv" "unit" { Text "C:/Users/hpadmin/workspace/ee271lab/safeHex.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stutter16 safeHex:eachHex\[0\].displayUnit\|stutter16:st " "Elaborating entity \"stutter16\" for hierarchy \"safeHex:eachHex\[0\].displayUnit\|stutter16:st\"" {  } { { "safeHex.sv" "st" { Text "C:/Users/hpadmin/workspace/ee271lab/safeHex.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segEncoder7_4 segEncoder7_4:eachVal\[0\].encoderUnit " "Elaborating entity \"segEncoder7_4\" for hierarchy \"segEncoder7_4:eachVal\[0\].encoderUnit\"" {  } { { "DE1_SoC.sv" "eachVal\[0\].encoderUnit" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "evalSafe evalSafe:checkr " "Elaborating entity \"evalSafe\" for hierarchy \"evalSafe:checkr\"" {  } { { "DE1_SoC.sv" "checkr" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "evalEncoder evalEncoder:countCorrect " "Elaborating entity \"evalEncoder\" for hierarchy \"evalEncoder:countCorrect\"" {  } { { "DE1_SoC.sv" "countCorrect" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "safeMarquee safeMarquee:hexd " "Elaborating entity \"safeMarquee\" for hierarchy \"safeMarquee:hexd\"" {  } { { "DE1_SoC.sv" "hexd" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stutter16 safeMarquee:hexd\|stutter16:st " "Elaborating entity \"stutter16\" for hierarchy \"safeMarquee:hexd\|stutter16:st\"" {  } { { "safeMarquee.sv" "st" { Text "C:/Users/hpadmin/workspace/ee271lab/safeMarquee.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 safeMarquee:hexd\|seg7:h1 " "Elaborating entity \"seg7\" for hierarchy \"safeMarquee:hexd\|seg7:h1\"" {  } { { "safeMarquee.sv" "h1" { Text "C:/Users/hpadmin/workspace/ee271lab/safeMarquee.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488871702389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488871704111 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1488871704111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1488871704209 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1488871704600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hpadmin/workspace/ee271lab/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/hpadmin/workspace/ee271lab/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488871704663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488871704850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704850 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704955 "|DE1_SoC|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704955 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704955 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704955 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704955 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704955 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704955 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488871704955 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1488871704955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "562 " "Implemented 562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488871704958 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488871704958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "495 " "Implemented 495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488871704958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488871704958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488871705002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 23:28:25 2017 " "Processing ended: Mon Mar 06 23:28:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488871705002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488871705002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488871705002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488871705002 ""}
