# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3317 \
    name v177_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v177_V \
    op interface \
    ports { v177_V_address0 { O 14 vector } v177_V_ce0 { O 1 bit } v177_V_d0 { O 24 vector } v177_V_q0 { I 24 vector } v177_V_we0 { O 1 bit } v177_V_address1 { O 14 vector } v177_V_ce1 { O 1 bit } v177_V_d1 { O 24 vector } v177_V_q1 { I 24 vector } v177_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v177_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3318 \
    name v178_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_V \
    op interface \
    ports { v178_V_address0 { O 18 vector } v178_V_ce0 { O 1 bit } v178_V_d0 { O 24 vector } v178_V_q0 { I 24 vector } v178_V_we0 { O 1 bit } v178_V_address1 { O 18 vector } v178_V_ce1 { O 1 bit } v178_V_d1 { O 24 vector } v178_V_q1 { I 24 vector } v178_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3319 \
    name v178_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_1_V \
    op interface \
    ports { v178_1_V_address0 { O 18 vector } v178_1_V_ce0 { O 1 bit } v178_1_V_d0 { O 24 vector } v178_1_V_q0 { I 24 vector } v178_1_V_we0 { O 1 bit } v178_1_V_address1 { O 18 vector } v178_1_V_ce1 { O 1 bit } v178_1_V_d1 { O 24 vector } v178_1_V_q1 { I 24 vector } v178_1_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3320 \
    name v178_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_2_V \
    op interface \
    ports { v178_2_V_address0 { O 18 vector } v178_2_V_ce0 { O 1 bit } v178_2_V_d0 { O 24 vector } v178_2_V_q0 { I 24 vector } v178_2_V_we0 { O 1 bit } v178_2_V_address1 { O 18 vector } v178_2_V_ce1 { O 1 bit } v178_2_V_d1 { O 24 vector } v178_2_V_q1 { I 24 vector } v178_2_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3321 \
    name v178_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_3_V \
    op interface \
    ports { v178_3_V_address0 { O 18 vector } v178_3_V_ce0 { O 1 bit } v178_3_V_d0 { O 24 vector } v178_3_V_q0 { I 24 vector } v178_3_V_we0 { O 1 bit } v178_3_V_address1 { O 18 vector } v178_3_V_ce1 { O 1 bit } v178_3_V_d1 { O 24 vector } v178_3_V_q1 { I 24 vector } v178_3_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3322 \
    name v178_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_4_V \
    op interface \
    ports { v178_4_V_address0 { O 18 vector } v178_4_V_ce0 { O 1 bit } v178_4_V_d0 { O 24 vector } v178_4_V_q0 { I 24 vector } v178_4_V_we0 { O 1 bit } v178_4_V_address1 { O 18 vector } v178_4_V_ce1 { O 1 bit } v178_4_V_d1 { O 24 vector } v178_4_V_q1 { I 24 vector } v178_4_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3323 \
    name v178_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_5_V \
    op interface \
    ports { v178_5_V_address0 { O 18 vector } v178_5_V_ce0 { O 1 bit } v178_5_V_d0 { O 24 vector } v178_5_V_q0 { I 24 vector } v178_5_V_we0 { O 1 bit } v178_5_V_address1 { O 18 vector } v178_5_V_ce1 { O 1 bit } v178_5_V_d1 { O 24 vector } v178_5_V_q1 { I 24 vector } v178_5_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3324 \
    name v178_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_6_V \
    op interface \
    ports { v178_6_V_address0 { O 18 vector } v178_6_V_ce0 { O 1 bit } v178_6_V_d0 { O 24 vector } v178_6_V_q0 { I 24 vector } v178_6_V_we0 { O 1 bit } v178_6_V_address1 { O 18 vector } v178_6_V_ce1 { O 1 bit } v178_6_V_d1 { O 24 vector } v178_6_V_q1 { I 24 vector } v178_6_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3325 \
    name v178_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_7_V \
    op interface \
    ports { v178_7_V_address0 { O 18 vector } v178_7_V_ce0 { O 1 bit } v178_7_V_d0 { O 24 vector } v178_7_V_q0 { I 24 vector } v178_7_V_we0 { O 1 bit } v178_7_V_address1 { O 18 vector } v178_7_V_ce1 { O 1 bit } v178_7_V_d1 { O 24 vector } v178_7_V_q1 { I 24 vector } v178_7_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3326 \
    name v178_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_8_V \
    op interface \
    ports { v178_8_V_address0 { O 18 vector } v178_8_V_ce0 { O 1 bit } v178_8_V_d0 { O 24 vector } v178_8_V_q0 { I 24 vector } v178_8_V_we0 { O 1 bit } v178_8_V_address1 { O 18 vector } v178_8_V_ce1 { O 1 bit } v178_8_V_d1 { O 24 vector } v178_8_V_q1 { I 24 vector } v178_8_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3327 \
    name v178_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_9_V \
    op interface \
    ports { v178_9_V_address0 { O 18 vector } v178_9_V_ce0 { O 1 bit } v178_9_V_d0 { O 24 vector } v178_9_V_q0 { I 24 vector } v178_9_V_we0 { O 1 bit } v178_9_V_address1 { O 18 vector } v178_9_V_ce1 { O 1 bit } v178_9_V_d1 { O 24 vector } v178_9_V_q1 { I 24 vector } v178_9_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3328 \
    name v178_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_10_V \
    op interface \
    ports { v178_10_V_address0 { O 18 vector } v178_10_V_ce0 { O 1 bit } v178_10_V_d0 { O 24 vector } v178_10_V_q0 { I 24 vector } v178_10_V_we0 { O 1 bit } v178_10_V_address1 { O 18 vector } v178_10_V_ce1 { O 1 bit } v178_10_V_d1 { O 24 vector } v178_10_V_q1 { I 24 vector } v178_10_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3329 \
    name v178_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v178_11_V \
    op interface \
    ports { v178_11_V_address0 { O 18 vector } v178_11_V_ce0 { O 1 bit } v178_11_V_d0 { O 24 vector } v178_11_V_q0 { I 24 vector } v178_11_V_we0 { O 1 bit } v178_11_V_address1 { O 18 vector } v178_11_V_ce1 { O 1 bit } v178_11_V_d1 { O 24 vector } v178_11_V_q1 { I 24 vector } v178_11_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v178_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3330 \
    name outp1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_0_V \
    op interface \
    ports { outp1_0_V_address0 { O 12 vector } outp1_0_V_ce0 { O 1 bit } outp1_0_V_d0 { O 24 vector } outp1_0_V_q0 { I 24 vector } outp1_0_V_we0 { O 1 bit } outp1_0_V_address1 { O 12 vector } outp1_0_V_ce1 { O 1 bit } outp1_0_V_d1 { O 24 vector } outp1_0_V_q1 { I 24 vector } outp1_0_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3331 \
    name outp1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_1_V \
    op interface \
    ports { outp1_1_V_address0 { O 12 vector } outp1_1_V_ce0 { O 1 bit } outp1_1_V_d0 { O 24 vector } outp1_1_V_q0 { I 24 vector } outp1_1_V_we0 { O 1 bit } outp1_1_V_address1 { O 12 vector } outp1_1_V_ce1 { O 1 bit } outp1_1_V_d1 { O 24 vector } outp1_1_V_q1 { I 24 vector } outp1_1_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3332 \
    name outp1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_2_V \
    op interface \
    ports { outp1_2_V_address0 { O 12 vector } outp1_2_V_ce0 { O 1 bit } outp1_2_V_d0 { O 24 vector } outp1_2_V_q0 { I 24 vector } outp1_2_V_we0 { O 1 bit } outp1_2_V_address1 { O 12 vector } outp1_2_V_ce1 { O 1 bit } outp1_2_V_d1 { O 24 vector } outp1_2_V_q1 { I 24 vector } outp1_2_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3333 \
    name outp1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_3_V \
    op interface \
    ports { outp1_3_V_address0 { O 12 vector } outp1_3_V_ce0 { O 1 bit } outp1_3_V_d0 { O 24 vector } outp1_3_V_q0 { I 24 vector } outp1_3_V_we0 { O 1 bit } outp1_3_V_address1 { O 12 vector } outp1_3_V_ce1 { O 1 bit } outp1_3_V_d1 { O 24 vector } outp1_3_V_q1 { I 24 vector } outp1_3_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3334 \
    name outp1_4_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_4_V \
    op interface \
    ports { outp1_4_V_address0 { O 12 vector } outp1_4_V_ce0 { O 1 bit } outp1_4_V_d0 { O 24 vector } outp1_4_V_q0 { I 24 vector } outp1_4_V_we0 { O 1 bit } outp1_4_V_address1 { O 12 vector } outp1_4_V_ce1 { O 1 bit } outp1_4_V_d1 { O 24 vector } outp1_4_V_q1 { I 24 vector } outp1_4_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3335 \
    name outp1_5_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_5_V \
    op interface \
    ports { outp1_5_V_address0 { O 12 vector } outp1_5_V_ce0 { O 1 bit } outp1_5_V_d0 { O 24 vector } outp1_5_V_q0 { I 24 vector } outp1_5_V_we0 { O 1 bit } outp1_5_V_address1 { O 12 vector } outp1_5_V_ce1 { O 1 bit } outp1_5_V_d1 { O 24 vector } outp1_5_V_q1 { I 24 vector } outp1_5_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3336 \
    name outp1_6_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_6_V \
    op interface \
    ports { outp1_6_V_address0 { O 12 vector } outp1_6_V_ce0 { O 1 bit } outp1_6_V_d0 { O 24 vector } outp1_6_V_q0 { I 24 vector } outp1_6_V_we0 { O 1 bit } outp1_6_V_address1 { O 12 vector } outp1_6_V_ce1 { O 1 bit } outp1_6_V_d1 { O 24 vector } outp1_6_V_q1 { I 24 vector } outp1_6_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3337 \
    name outp1_7_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_7_V \
    op interface \
    ports { outp1_7_V_address0 { O 12 vector } outp1_7_V_ce0 { O 1 bit } outp1_7_V_d0 { O 24 vector } outp1_7_V_q0 { I 24 vector } outp1_7_V_we0 { O 1 bit } outp1_7_V_address1 { O 12 vector } outp1_7_V_ce1 { O 1 bit } outp1_7_V_d1 { O 24 vector } outp1_7_V_q1 { I 24 vector } outp1_7_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3338 \
    name outp1_8_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_8_V \
    op interface \
    ports { outp1_8_V_address0 { O 12 vector } outp1_8_V_ce0 { O 1 bit } outp1_8_V_d0 { O 24 vector } outp1_8_V_q0 { I 24 vector } outp1_8_V_we0 { O 1 bit } outp1_8_V_address1 { O 12 vector } outp1_8_V_ce1 { O 1 bit } outp1_8_V_d1 { O 24 vector } outp1_8_V_q1 { I 24 vector } outp1_8_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3339 \
    name outp1_9_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_9_V \
    op interface \
    ports { outp1_9_V_address0 { O 12 vector } outp1_9_V_ce0 { O 1 bit } outp1_9_V_d0 { O 24 vector } outp1_9_V_q0 { I 24 vector } outp1_9_V_we0 { O 1 bit } outp1_9_V_address1 { O 12 vector } outp1_9_V_ce1 { O 1 bit } outp1_9_V_d1 { O 24 vector } outp1_9_V_q1 { I 24 vector } outp1_9_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3340 \
    name outp1_10_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_10_V \
    op interface \
    ports { outp1_10_V_address0 { O 12 vector } outp1_10_V_ce0 { O 1 bit } outp1_10_V_d0 { O 24 vector } outp1_10_V_q0 { I 24 vector } outp1_10_V_we0 { O 1 bit } outp1_10_V_address1 { O 12 vector } outp1_10_V_ce1 { O 1 bit } outp1_10_V_d1 { O 24 vector } outp1_10_V_q1 { I 24 vector } outp1_10_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3341 \
    name outp1_11_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp1_11_V \
    op interface \
    ports { outp1_11_V_address0 { O 12 vector } outp1_11_V_ce0 { O 1 bit } outp1_11_V_d0 { O 24 vector } outp1_11_V_q0 { I 24 vector } outp1_11_V_we0 { O 1 bit } outp1_11_V_address1 { O 12 vector } outp1_11_V_ce1 { O 1 bit } outp1_11_V_d1 { O 24 vector } outp1_11_V_q1 { I 24 vector } outp1_11_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp1_11_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


