{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585017543685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585017543715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 23 22:39:03 2020 " "Processing started: Mon Mar 23 22:39:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585017543715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017543715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off harness -c harness " "Command: quartus_map --read_settings_files=on --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017543715 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017544624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585017544954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585017544954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_n " "Found entity 1: reg_n" {  } { { "reg_n.sv" "" { Text "E:/ECE342/Lab7/reg_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rf_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rf_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_rf_write " "Found entity 1: cpu_rf_write" {  } { { "cpu_rf_write.sv" "" { Text "E:/ECE342/Lab7/cpu_rf_write.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rf_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rf_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_rf_read " "Found entity 1: cpu_rf_read" {  } { { "cpu_rf_read.sv" "" { Text "E:/ECE342/Lab7/cpu_rf_read.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_fetch " "Found entity 1: cpu_fetch" {  } { { "cpu_fetch.sv" "" { Text "E:/ECE342/Lab7/cpu_fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_execute " "Found entity 1: cpu_execute" {  } { { "cpu_execute.sv" "" { Text "E:/ECE342/Lab7/cpu_execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control " "Found entity 1: cpu_control" {  } { { "cpu_control.sv" "" { Text "E:/ECE342/Lab7/cpu_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "E:/ECE342/Lab7/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harness.sv 1 1 " "Found 1 design units, including 1 entities, in source file harness.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harness " "Found entity 1: harness" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585017555856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017555856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harness " "Elaborating entity \"harness\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585017555986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:DUT " "Elaborating entity \"cpu\" for hierarchy \"cpu:DUT\"" {  } { { "harness.sv" "DUT" { Text "E:/ECE342/Lab7/harness.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control cpu:DUT\|cpu_control:cpu_control0 " "Elaborating entity \"cpu_control\" for hierarchy \"cpu:DUT\|cpu_control:cpu_control0\"" {  } { { "cpu.sv" "cpu_control0" { Text "E:/ECE342/Lab7/cpu.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_fetch cpu:DUT\|cpu_control:cpu_control0\|cpu_fetch:cpu_fetch0 " "Elaborating entity \"cpu_fetch\" for hierarchy \"cpu:DUT\|cpu_control:cpu_control0\|cpu_fetch:cpu_fetch0\"" {  } { { "cpu_control.sv" "cpu_fetch0" { Text "E:/ECE342/Lab7/cpu_control.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_rf_read cpu:DUT\|cpu_control:cpu_control0\|cpu_rf_read:cpu_rfr0 " "Elaborating entity \"cpu_rf_read\" for hierarchy \"cpu:DUT\|cpu_control:cpu_control0\|cpu_rf_read:cpu_rfr0\"" {  } { { "cpu_control.sv" "cpu_rfr0" { Text "E:/ECE342/Lab7/cpu_control.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_execute cpu:DUT\|cpu_control:cpu_control0\|cpu_execute:cpu_ex0 " "Elaborating entity \"cpu_execute\" for hierarchy \"cpu:DUT\|cpu_control:cpu_control0\|cpu_execute:cpu_ex0\"" {  } { { "cpu_control.sv" "cpu_ex0" { Text "E:/ECE342/Lab7/cpu_control.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_rf_write cpu:DUT\|cpu_control:cpu_control0\|cpu_rf_write:cpu_rfw0 " "Elaborating entity \"cpu_rf_write\" for hierarchy \"cpu:DUT\|cpu_control:cpu_control0\|cpu_rf_write:cpu_rfw0\"" {  } { { "cpu_control.sv" "cpu_rfw0" { Text "E:/ECE342/Lab7/cpu_control.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath cpu:DUT\|cpu_datapath:cpu_datapath0 " "Elaborating entity \"cpu_datapath\" for hierarchy \"cpu:DUT\|cpu_datapath:cpu_datapath0\"" {  } { { "cpu.sv" "cpu_datapath0" { Text "E:/ECE342/Lab7/cpu.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_jump cpu_datapath.sv(52) " "Verilog HDL or VHDL warning at cpu_datapath.sv(52): object \"pc_jump\" assigned a value but never read" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 "|harness|cpu:DUT|cpu_datapath:cpu_datapath0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rx_sel_ex cpu_datapath.sv(63) " "Verilog HDL or VHDL warning at cpu_datapath.sv(63): object \"Rx_sel_ex\" assigned a value but never read" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 "|harness|cpu:DUT|cpu_datapath:cpu_datapath0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ry_sel_ex cpu_datapath.sv(64) " "Verilog HDL or VHDL warning at cpu_datapath.sv(64): object \"Ry_sel_ex\" assigned a value but never read" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 "|harness|cpu:DUT|cpu_datapath:cpu_datapath0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ry_sel_rfw cpu_datapath.sv(64) " "Verilog HDL or VHDL warning at cpu_datapath.sv(64): object \"Ry_sel_rfw\" assigned a value but never read" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 "|harness|cpu:DUT|cpu_datapath:cpu_datapath0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm8_rfr cpu_datapath.sv(77) " "Verilog HDL or VHDL warning at cpu_datapath.sv(77): object \"imm8_rfr\" assigned a value but never read" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 "|harness|cpu:DUT|cpu_datapath:cpu_datapath0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm11_ex cpu_datapath.sv(78) " "Verilog HDL or VHDL warning at cpu_datapath.sv(78): object \"imm11_ex\" assigned a value but never read" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 "|harness|cpu:DUT|cpu_datapath:cpu_datapath0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm11_rfw cpu_datapath.sv(78) " "Verilog HDL or VHDL warning at cpu_datapath.sv(78): object \"imm11_rfw\" assigned a value but never read" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585017556136 "|harness|cpu:DUT|cpu_datapath:cpu_datapath0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_datapath.sv(107) " "Verilog HDL assignment warning at cpu_datapath.sv(107): truncated value with size 32 to match size of target (16)" {  } { { "cpu_datapath.sv" "" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585017556146 "|harness|cpu:DUT|cpu_datapath:cpu_datapath0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n cpu:DUT\|cpu_datapath:cpu_datapath0\|reg_n:reg_inst\[0\].gen_reg_i " "Elaborating entity \"reg_n\" for hierarchy \"cpu:DUT\|cpu_datapath:cpu_datapath0\|reg_n:reg_inst\[0\].gen_reg_i\"" {  } { { "cpu_datapath.sv" "reg_inst\[0\].gen_reg_i" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n cpu:DUT\|cpu_datapath:cpu_datapath0\|reg_n:regZ " "Elaborating entity \"reg_n\" for hierarchy \"cpu:DUT\|cpu_datapath:cpu_datapath0\|reg_n:regZ\"" {  } { { "cpu_datapath.sv" "regZ" { Text "E:/ECE342/Lab7/cpu_datapath.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017556176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_pc_addr\[0\] GND " "Pin \"o_pc_addr\[0\]\" is stuck at GND" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585017558619 "|harness|o_pc_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_pc_rd VCC " "Pin \"o_pc_rd\" is stuck at VCC" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585017558619 "|harness|o_pc_rd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585017558619 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585017558838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585017560088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585017560088 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "83 " "Design contains 83 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[0\] " "Pin \"o_pc_addr\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[1\] " "Pin \"o_pc_addr\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[2\] " "Pin \"o_pc_addr\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[3\] " "Pin \"o_pc_addr\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[4\] " "Pin \"o_pc_addr\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[5\] " "Pin \"o_pc_addr\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[6\] " "Pin \"o_pc_addr\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[7\] " "Pin \"o_pc_addr\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[8\] " "Pin \"o_pc_addr\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[9\] " "Pin \"o_pc_addr\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[10\] " "Pin \"o_pc_addr\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[11\] " "Pin \"o_pc_addr\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[12\] " "Pin \"o_pc_addr\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[13\] " "Pin \"o_pc_addr\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[14\] " "Pin \"o_pc_addr\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[15\] " "Pin \"o_pc_addr\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_rd " "Pin \"o_pc_rd\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[0\] " "Pin \"o_ldst_addr\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[1\] " "Pin \"o_ldst_addr\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[2\] " "Pin \"o_ldst_addr\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[3\] " "Pin \"o_ldst_addr\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[4\] " "Pin \"o_ldst_addr\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[5\] " "Pin \"o_ldst_addr\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[6\] " "Pin \"o_ldst_addr\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[7\] " "Pin \"o_ldst_addr\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[8\] " "Pin \"o_ldst_addr\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[9\] " "Pin \"o_ldst_addr\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[10\] " "Pin \"o_ldst_addr\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[11\] " "Pin \"o_ldst_addr\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[12\] " "Pin \"o_ldst_addr\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[13\] " "Pin \"o_ldst_addr\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[14\] " "Pin \"o_ldst_addr\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[15\] " "Pin \"o_ldst_addr\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_rd " "Pin \"o_ldst_rd\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wr " "Pin \"o_ldst_wr\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 12 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[0\] " "Pin \"o_ldst_wrdata\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[1\] " "Pin \"o_ldst_wrdata\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[2\] " "Pin \"o_ldst_wrdata\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[3\] " "Pin \"o_ldst_wrdata\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[4\] " "Pin \"o_ldst_wrdata\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[5\] " "Pin \"o_ldst_wrdata\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[6\] " "Pin \"o_ldst_wrdata\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[7\] " "Pin \"o_ldst_wrdata\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[8\] " "Pin \"o_ldst_wrdata\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[9\] " "Pin \"o_ldst_wrdata\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[10\] " "Pin \"o_ldst_wrdata\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[11\] " "Pin \"o_ldst_wrdata\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[12\] " "Pin \"o_ldst_wrdata\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[13\] " "Pin \"o_ldst_wrdata\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[14\] " "Pin \"o_ldst_wrdata\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[15\] " "Pin \"o_ldst_wrdata\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[0\] " "Pin \"i_pc_rddata\[0\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[2\] " "Pin \"i_pc_rddata\[2\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[3\] " "Pin \"i_pc_rddata\[3\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[1\] " "Pin \"i_pc_rddata\[1\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[7\] " "Pin \"i_pc_rddata\[7\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[6\] " "Pin \"i_pc_rddata\[6\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[10\] " "Pin \"i_pc_rddata\[10\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[9\] " "Pin \"i_pc_rddata\[9\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[0\] " "Pin \"i_ldst_rddata\[0\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[5\] " "Pin \"i_pc_rddata\[5\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[1\] " "Pin \"i_ldst_rddata\[1\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[2\] " "Pin \"i_ldst_rddata\[2\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[3\] " "Pin \"i_ldst_rddata\[3\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[4\] " "Pin \"i_ldst_rddata\[4\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[5\] " "Pin \"i_ldst_rddata\[5\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[6\] " "Pin \"i_ldst_rddata\[6\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[7\] " "Pin \"i_ldst_rddata\[7\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[8\] " "Pin \"i_ldst_rddata\[8\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[9\] " "Pin \"i_ldst_rddata\[9\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[10\] " "Pin \"i_ldst_rddata\[10\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[11\] " "Pin \"i_ldst_rddata\[11\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[12\] " "Pin \"i_ldst_rddata\[12\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[13\] " "Pin \"i_ldst_rddata\[13\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[14\] " "Pin \"i_ldst_rddata\[14\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[15\] " "Pin \"i_ldst_rddata\[15\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[8\] " "Pin \"i_pc_rddata\[8\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[4\] " "Pin \"i_pc_rddata\[4\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[11\] " "Pin \"i_pc_rddata\[11\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[12\] " "Pin \"i_pc_rddata\[12\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[13\] " "Pin \"i_pc_rddata\[13\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[14\] " "Pin \"i_pc_rddata\[14\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[15\] " "Pin \"i_pc_rddata\[15\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "E:/ECE342/Lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585017560870 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1585017560870 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "81 " "Ignored 81 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_rd~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_rd~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wr~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wr~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[0\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[2\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[3\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[1\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[7\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[6\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[10\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[9\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[0\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[5\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[1\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[2\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[3\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[4\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[5\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[6\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[7\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[8\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[9\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[10\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[11\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[12\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[13\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[14\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[15\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[8\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[4\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[11\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[12\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[13\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[14\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[15\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585017560873 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1585017560873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585017561023 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585017561023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "523 " "Implemented 523 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585017561023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585017561023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585017561041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 23 22:39:21 2020 " "Processing ended: Mon Mar 23 22:39:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585017561041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585017561041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585017561041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585017561041 ""}
