library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity conv_un is
	port (
		sw: in std_logic_vector(2 downto 0);
		out_int: out integer range 0 to 7
	);
end conv_un;

architecture arch_un of conv_un is
begin
	process(sw) is
		begin
			out_int <= to_integer(unsigned(sw));
	end process;
end arch;
