;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-128
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	MOV -1, <-20
	SPL -1, @-20
	ADD @-127, 100
	MOV -31, <-820
	SUB 20, -22
	SUB @126, @106
	DJN -1, @-30
	SLT -12, @117
	MOV -31, <-820
	MOV #-12, @301
	MOV #-12, @301
	MOV -31, <-820
	SUB @1, @2
	SUB @1, @2
	DJN -1, @-30
	SLT -12, @117
	SUB -7, <-122
	SUB #-7, <-122
	MOV -1, <-20
	MOV 11, <28
	SUB #-7, <-122
	SUB #-7, <-122
	ADD 10, 9
	CMP @121, 106
	MOV 16, <20
	SUB 12, @10
	JMN 0, #2
	SLT 10, 9
	CMP @126, @106
	SUB @121, 106
	CMP @121, 106
	SLT -12, @117
	SLT -12, @117
	MOV -1, <-20
	SUB @121, @106
	SPL -207, @-128
	SUB @121, @106
	SUB @126, @106
	SUB @126, @106
	CMP -207, <-128
	CMP -207, <-128
	CMP -207, <-128
	CMP -207, <-128
	SUB @121, @106
	CMP -207, <-128
	MOV -1, <-20
	MOV -16, <-20
