/*
 * STM32F103C6.h
 *
 *  Created on: Oct 13, 2021
 *      Author: Arshy
 */

#ifndef INC_STM32F103C6_H_
#define INC_STM32F103C6_H_

//-----------------------------
//Includes
//-----------------------------
#include "stdlib.h"
#include "stdint.h"


//-----------------------------
//Base addresses for Memories
//-----------------------------

#define FLASH_MEMEORY_BASE							0x08000000UL
#define SYSTEM_MEMEORY_BASE							0x1FFFF000UL
#define SRAM_MEMEORY_BASE							0x20000000UL

#define PERIPHERALS_BASE							0x40000000UL
#define CORTEX_M3_INTERNAL_PERIPHERALS_BASE			0xE0000000UL


//-----------------------------
//Base addresses for AHB Peripherals
//-----------------------------

#define RCC_BASE									0x40021000UL

//-----------------------------
//Base addresses for APB2 Peripherals
//-----------------------------
//GPIO
//A,B Fully Included in LQFP48 Package
#define GPIOA_BASE									0x40010800UL
#define GPIOB_BASE									0x40010C00UL
//C,D Partially Included in LQFP48 Package
#define GPIOC_BASE									0x40011000UL
#define GPIOD_BASE									0x40011400UL
//E not Included in LQFP48 Package
#define GPIOE_BASE									0x40011800UL
//==============================================================
#define EXTI_BASE									0x40010400UL
#define AFIO_BASE									0x40010000UL
#define GPIOE_BASE									0x40011800UL


//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:GPIO
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct{
	volatile uint32_t CRL ;			//0x00
	volatile uint32_t CRH ;			//0x04
	volatile uint32_t IDR ;			//0x08
	volatile uint32_t ODR ;			//0x0C
	volatile uint32_t BSRR ;		//0x10
	volatile uint32_t BRR ;			//0x14
	volatile uint32_t LCKR ;		//0x18
}GPIO_TypeDef;

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:AFIO
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct{
	volatile uint32_t EVCR ;		//0x00
	volatile uint32_t MAPR ;		//0x04
	volatile uint32_t EXTICR1 ;		//0x08
	volatile uint32_t EXTICR2 ;		//0x0C
	volatile uint32_t EXTICR3 ;		//0x10
	volatile uint32_t EXTICR4 ;		//0x14
			 uint32_t RECERVED0 ;	//0x18
	volatile uint32_t MAPR2 ;		//0x1C
}AFIO_TypeDef;


//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:EXTI
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct{
	volatile uint32_t IMR ;			//0x00
	volatile uint32_t EMR ;			//0x04
	volatile uint32_t RTSR ;		//0x08
	volatile uint32_t FTSR ;		//0x0C
	volatile uint32_t SWIER ;		//0x10
	volatile uint32_t PR ;			//0x14
}EXTI_TypeDef;

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:RCC
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct{
	volatile uint32_t CR ;			//0x00
	volatile uint32_t CFGR ;		//0x04
	volatile uint32_t CIR ;			//0x08
	volatile uint32_t APB2RSTR ;	//0x0C
	volatile uint32_t APB1RSTR ;	//0x10
	volatile uint32_t AHBENR ;		//0x14
	volatile uint32_t APB2ENR ;		//0x18
	volatile uint32_t APB1ENR ;		//0x1C
	volatile uint32_t BDCR ;		//0x20
	volatile uint32_t CSR ;			//0x24
	volatile uint32_t AHBSTR ;		//0x28
}RCC_TypeDef;

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants:
//-*-*-*-*-*-*-*-*-*-*-*
#define GPIOA						(GPIO_TypeDef*)GPIOA_BASE)
#define GPIOB						(GPIO_TypeDef*)GPIOB_BASE)
#define GPIOC						(GPIO_TypeDef*)GPIOC_BASE)
#define GPIOD						(GPIO_TypeDef*)GPIOD_BASE)
#define GPIOE						(GPIO_TypeDef*)GPIOE_BASE)

#define RCC						(RCC_TypeDef*)RCC_BASE)

#define EXTI						(EXTI_TypeDef*)EXTI_BASE)
#define AFIO						(AFIO_TypeDef*)AFIO_BASE)

//-*-*-*-*-*-*-*-*-*-*-*-
//clock enable Macros:
//-*-*-*-*-*-*-*-*-*-*-*






//-*-*-*-*-*-*-*-*-*-*-*-
//Generic Macros:
//-*-*-*-*-*-*-*-*-*-*-*








#endif /* INC_STM32F103C6_H_ */
