
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028940                       # Number of seconds simulated
sim_ticks                                 28939876000                       # Number of ticks simulated
final_tick                               8864053936500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136718                       # Simulator instruction rate (inst/s)
host_op_rate                                   181657                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39566153                       # Simulator tick rate (ticks/s)
host_mem_usage                                2224276                       # Number of bytes of host memory used
host_seconds                                   731.43                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             10432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            777152                       # Number of bytes read from this memory
system.physmem.bytes_read::total               787584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        10432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10432                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        10816                       # Number of bytes written to this memory
system.physmem.bytes_written::total             10816                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                163                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              12143                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12306                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             169                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  169                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               360471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             26854020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27214491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          360471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             360471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            373740                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 373740                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            373740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              360471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            26854020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               27588232                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                            325                       # number of replacements
system.l2.tagsinuse                       8594.848988                       # Cycle average of tags in use
system.l2.total_refs                           119992                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12291                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.762591                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           294.068517                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             144.008882                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            8156.771590                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017949                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.008790                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.497850                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.524588                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               100085                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  100085                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21043                       # number of Writeback hits
system.l2.Writeback_hits::total                 21043                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2945                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                103030                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103030                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               103030                       # number of overall hits
system.l2.overall_hits::total                  103030                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                163                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              11747                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11910                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 396                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 163                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               12143                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12306                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                163                       # number of overall misses
system.l2.overall_misses::cpu.data              12143                       # number of overall misses
system.l2.overall_misses::total                 12306                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      8764000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    625588500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       634352500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     20685000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20685000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       8764000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     646273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        655037500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      8764000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    646273500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       655037500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           111832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              111995                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21043                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21043                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3341                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               163                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            115173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               115336                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              163                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           115173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              115336                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.105041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.106344                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.118527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118527                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.105433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106697                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.105433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106697                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53766.871166                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53255.171533                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53262.174643                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52234.848485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52234.848485                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53766.871166                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53221.897389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53229.115878                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53766.871166                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53221.897389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53229.115878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  169                       # number of writebacks
system.l2.writebacks::total                       169                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         11747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11910                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            396                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          12143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         12143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12306                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      6778000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    482109000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    488887000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     15917500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15917500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      6778000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    498026500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    504804500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      6778000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    498026500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    504804500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.105041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.106344                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.118527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118527                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.105433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106697                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.105433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106697                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41582.822086                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41041.031753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41048.446683                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40195.707071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40195.707071                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41582.822086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41013.464547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41021.006013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41582.822086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41013.464547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41021.006013                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 7048453                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7048453                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            193564                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5165252                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 5151351                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.730875                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         57879752                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10199962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      113314357                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7048453                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5151351                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23920583                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2224385                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               21515589                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10112041                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 77087                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           57661376                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.629607                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.440756                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 34332847     59.54%     59.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   329872      0.57%     60.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1012021      1.76%     61.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2306453      4.00%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   702754      1.22%     67.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1732426      3.00%     70.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2092474      3.63%     73.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2894744      5.02%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12257785     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             57661376                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.121778                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.957755                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 14841428                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17624320                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18703162                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4467268                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2025197                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              150565832                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2025197                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 17695277                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5859374                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19997843                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              12083684                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              149785057                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13939                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7692984                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               3303795                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents             8245                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           174716100                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             391769730                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        143471237                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         248298493                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629897                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21086032                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  26379995                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24104599                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4797342                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2949629                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            67265                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  148462391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  15                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 143469103                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            114331                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15582708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     17232500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      57661376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.488132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.611228                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8571433     14.87%     14.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6038518     10.47%     25.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14607418     25.33%     50.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14368831     24.92%     75.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8751578     15.18%     90.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2462112      4.27%     95.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2326932      4.04%     99.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              445640      0.77%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               88914      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        57661376                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1745      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               9632593     96.61%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 336506      3.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    94      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             17232      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50842224     35.44%     35.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     35.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     35.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            63978182     44.59%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23845404     16.62%     96.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4786061      3.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              143469103                       # Type of FU issued
system.cpu.iq.rate                           2.478744                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9970938                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.069499                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          174243989                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          67676445                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     57840568                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           180440858                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           96369445                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     84992877                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               58244554                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                95178255                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           640061                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1913531                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          788                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       192070                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2025197                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  535128                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 61344                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           148462406                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13287                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24104599                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4797342                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  44641                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1247                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            788                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         108095                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87626                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               195721                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             143087384                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23791418                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            381715                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     28555544                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6326133                       # Number of branches executed
system.cpu.iew.exec_stores                    4764126                       # Number of stores executed
system.cpu.iew.exec_rate                     2.472149                       # Inst execution rate
system.cpu.iew.wb_sent                      142925384                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     142833445                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 107513689                       # num instructions producing a value
system.cpu.iew.wb_consumers                 200036781                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.467762                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.537470                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        15593414                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            193564                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     55636179                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.388179                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.775170                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19313342     34.71%     34.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9740388     17.51%     52.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7162158     12.87%     65.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6270029     11.27%     76.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2459951      4.42%     80.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1093755      1.97%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       699632      1.26%     84.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       687424      1.24%     85.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8209500     14.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     55636179                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8209500                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    195889223                       # The number of ROB reads
system.cpu.rob.rob_writes                   298950639                       # The number of ROB writes
system.cpu.timesIdled                            4465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          218376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.578798                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.578798                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.727720                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.727720                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                162580607                       # number of integer regfile reads
system.cpu.int_regfile_writes                87753205                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 166789846                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 79112390                       # number of floating regfile writes
system.cpu.misc_regfile_reads                42213931                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                144.861632                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10111823                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    163                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               62035.723926                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     144.861632                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.141466                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.141466                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10111823                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10111823                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10111823                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10111823                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10111823                       # number of overall hits
system.cpu.icache.overall_hits::total        10111823                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           218                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          218                       # number of overall misses
system.cpu.icache.overall_misses::total           218                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     11563000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11563000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     11563000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11563000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     11563000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11563000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10112041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10112041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10112041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10112041                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10112041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10112041                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53041.284404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53041.284404                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53041.284404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53041.284404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53041.284404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53041.284404                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          163                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8931000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8931000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54791.411043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54791.411043                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54791.411043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54791.411043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54791.411043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54791.411043                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 114149                       # number of replacements
system.cpu.dcache.tagsinuse               1022.465276                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 27405011                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 115173                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 237.946489                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835864178000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1022.465276                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.998501                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998501                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22803081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22803081                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4601930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4601930                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      27405011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27405011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     27405011                       # number of overall hits
system.cpu.dcache.overall_hits::total        27405011                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       343023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        343023                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3342                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       346365                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         346365                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       346365                       # number of overall misses
system.cpu.dcache.overall_misses::total        346365                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5334609500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5334609500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     60240000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60240000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5394849500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5394849500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5394849500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5394849500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23146104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23146104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     27751376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27751376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     27751376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27751376                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014820                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000726                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012481                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15551.754547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15551.754547                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18025.134650                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18025.134650                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15575.619650                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15575.619650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15575.619650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15575.619650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        77053                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3986                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.330908                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21043                       # number of writebacks
system.cpu.dcache.writebacks::total             21043                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       231191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       231191                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       231192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       231192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       231192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       231192                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       111832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       111832                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3341                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       115173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       115173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       115173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       115173                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1742337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1742337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     53507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1795844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1795844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1795844500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1795844500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004150                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004150                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15579.950283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15579.950283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16015.414547                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16015.414547                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15592.582463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15592.582463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15592.582463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15592.582463                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
