strict digraph "" {
	node [label="\N"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7faa2fbd8e10>",
		fillcolor=turquoise,
		label="18:BL
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7faa2fbd8310>]",
		style=filled,
		typ=Block];
	"Leaf_16:AL"	[def_var="['r_reg']",
		label="Leaf_16:AL"];
	"18:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7faa2fbd8e50>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "18:BL"	[cond="['reset']",
		label=reset,
		lineno=17];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7faa2fbd8ed0>",
		fillcolor=turquoise,
		label="23:BL
r_reg <= r_next;
r_reg[2] <= r_reg[4] ^ r_reg[0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7faa2fbd8f10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7faa2fbc0090>]",
		style=filled,
		typ=Block];
	"17:IF" -> "23:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7faa30318dd0>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_reg', 'r_next']"];
	"16:AL" -> "17:IF"	[cond="[]",
		lineno=None];
	"23:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
}
