module ACCU_B
(
	input  wire 			CLK,

	input  wire				ACCUB_EN,
	input  wire 	[1:0] ACCUB_OPCode,
	

	input  wire 	[7:0]	ACCUB_ArgToSet,
	input  wire 	[7:0]	ACCUB_RAMData,
	input  wire 	[7:0]	ACCUB_A,
	
	output reg 		[7:0]	ACCUMULATOR
);


always @(posedge CLK)
begin
	if(ACCUB_EN)
	begin
		case(ACCUB_OPCode)
			2'd0:
				B <= ACCUB_ArgToSet;
			2'd1:
				B <= ACCUB_RAMData;
			2'd2:
				B <= ACCUB_A;
		endcase
	end
end


endmodule 