
stm32f103c8-mpu6050-basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003440  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08003550  08003550  00013550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003638  08003638  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08003638  08003638  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003638  08003638  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003638  08003638  00013638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800363c  0800363c  0001363c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08003640  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  20000024  08003664  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08003664  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007db1  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000013d4  00000000  00000000  00027dfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006f8  00000000  00000000  000291d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000670  00000000  00000000  000298d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000134d5  00000000  00000000  00029f40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006157  00000000  00000000  0003d415  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006a234  00000000  00000000  0004356c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ad7a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ce8  00000000  00000000  000ad81c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000024 	.word	0x20000024
 800012c:	00000000 	.word	0x00000000
 8000130:	08003538 	.word	0x08003538

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000028 	.word	0x20000028
 800014c:	08003538 	.word	0x08003538

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_d2iz>:
 80004c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80004cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80004d0:	d215      	bcs.n	80004fe <__aeabi_d2iz+0x36>
 80004d2:	d511      	bpl.n	80004f8 <__aeabi_d2iz+0x30>
 80004d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80004d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80004dc:	d912      	bls.n	8000504 <__aeabi_d2iz+0x3c>
 80004de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80004e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80004ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004ee:	fa23 f002 	lsr.w	r0, r3, r2
 80004f2:	bf18      	it	ne
 80004f4:	4240      	negne	r0, r0
 80004f6:	4770      	bx	lr
 80004f8:	f04f 0000 	mov.w	r0, #0
 80004fc:	4770      	bx	lr
 80004fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000502:	d105      	bne.n	8000510 <__aeabi_d2iz+0x48>
 8000504:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000508:	bf08      	it	eq
 800050a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800050e:	4770      	bx	lr
 8000510:	f04f 0000 	mov.w	r0, #0
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <__aeabi_frsub>:
 8000518:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800051c:	e002      	b.n	8000524 <__addsf3>
 800051e:	bf00      	nop

08000520 <__aeabi_fsub>:
 8000520:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000524 <__addsf3>:
 8000524:	0042      	lsls	r2, r0, #1
 8000526:	bf1f      	itttt	ne
 8000528:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800052c:	ea92 0f03 	teqne	r2, r3
 8000530:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000534:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000538:	d06a      	beq.n	8000610 <__addsf3+0xec>
 800053a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800053e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000542:	bfc1      	itttt	gt
 8000544:	18d2      	addgt	r2, r2, r3
 8000546:	4041      	eorgt	r1, r0
 8000548:	4048      	eorgt	r0, r1
 800054a:	4041      	eorgt	r1, r0
 800054c:	bfb8      	it	lt
 800054e:	425b      	neglt	r3, r3
 8000550:	2b19      	cmp	r3, #25
 8000552:	bf88      	it	hi
 8000554:	4770      	bxhi	lr
 8000556:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800055a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800055e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000562:	bf18      	it	ne
 8000564:	4240      	negne	r0, r0
 8000566:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800056a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800056e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000572:	bf18      	it	ne
 8000574:	4249      	negne	r1, r1
 8000576:	ea92 0f03 	teq	r2, r3
 800057a:	d03f      	beq.n	80005fc <__addsf3+0xd8>
 800057c:	f1a2 0201 	sub.w	r2, r2, #1
 8000580:	fa41 fc03 	asr.w	ip, r1, r3
 8000584:	eb10 000c 	adds.w	r0, r0, ip
 8000588:	f1c3 0320 	rsb	r3, r3, #32
 800058c:	fa01 f103 	lsl.w	r1, r1, r3
 8000590:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000594:	d502      	bpl.n	800059c <__addsf3+0x78>
 8000596:	4249      	negs	r1, r1
 8000598:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800059c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80005a0:	d313      	bcc.n	80005ca <__addsf3+0xa6>
 80005a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005a6:	d306      	bcc.n	80005b6 <__addsf3+0x92>
 80005a8:	0840      	lsrs	r0, r0, #1
 80005aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ae:	f102 0201 	add.w	r2, r2, #1
 80005b2:	2afe      	cmp	r2, #254	; 0xfe
 80005b4:	d251      	bcs.n	800065a <__addsf3+0x136>
 80005b6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80005ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80005be:	bf08      	it	eq
 80005c0:	f020 0001 	biceq.w	r0, r0, #1
 80005c4:	ea40 0003 	orr.w	r0, r0, r3
 80005c8:	4770      	bx	lr
 80005ca:	0049      	lsls	r1, r1, #1
 80005cc:	eb40 0000 	adc.w	r0, r0, r0
 80005d0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80005d4:	f1a2 0201 	sub.w	r2, r2, #1
 80005d8:	d1ed      	bne.n	80005b6 <__addsf3+0x92>
 80005da:	fab0 fc80 	clz	ip, r0
 80005de:	f1ac 0c08 	sub.w	ip, ip, #8
 80005e2:	ebb2 020c 	subs.w	r2, r2, ip
 80005e6:	fa00 f00c 	lsl.w	r0, r0, ip
 80005ea:	bfaa      	itet	ge
 80005ec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80005f0:	4252      	neglt	r2, r2
 80005f2:	4318      	orrge	r0, r3
 80005f4:	bfbc      	itt	lt
 80005f6:	40d0      	lsrlt	r0, r2
 80005f8:	4318      	orrlt	r0, r3
 80005fa:	4770      	bx	lr
 80005fc:	f092 0f00 	teq	r2, #0
 8000600:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000604:	bf06      	itte	eq
 8000606:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800060a:	3201      	addeq	r2, #1
 800060c:	3b01      	subne	r3, #1
 800060e:	e7b5      	b.n	800057c <__addsf3+0x58>
 8000610:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000614:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000618:	bf18      	it	ne
 800061a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800061e:	d021      	beq.n	8000664 <__addsf3+0x140>
 8000620:	ea92 0f03 	teq	r2, r3
 8000624:	d004      	beq.n	8000630 <__addsf3+0x10c>
 8000626:	f092 0f00 	teq	r2, #0
 800062a:	bf08      	it	eq
 800062c:	4608      	moveq	r0, r1
 800062e:	4770      	bx	lr
 8000630:	ea90 0f01 	teq	r0, r1
 8000634:	bf1c      	itt	ne
 8000636:	2000      	movne	r0, #0
 8000638:	4770      	bxne	lr
 800063a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800063e:	d104      	bne.n	800064a <__addsf3+0x126>
 8000640:	0040      	lsls	r0, r0, #1
 8000642:	bf28      	it	cs
 8000644:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000648:	4770      	bx	lr
 800064a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800064e:	bf3c      	itt	cc
 8000650:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000654:	4770      	bxcc	lr
 8000656:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800065a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800065e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000662:	4770      	bx	lr
 8000664:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000668:	bf16      	itet	ne
 800066a:	4608      	movne	r0, r1
 800066c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000670:	4601      	movne	r1, r0
 8000672:	0242      	lsls	r2, r0, #9
 8000674:	bf06      	itte	eq
 8000676:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800067a:	ea90 0f01 	teqeq	r0, r1
 800067e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000682:	4770      	bx	lr

08000684 <__aeabi_ui2f>:
 8000684:	f04f 0300 	mov.w	r3, #0
 8000688:	e004      	b.n	8000694 <__aeabi_i2f+0x8>
 800068a:	bf00      	nop

0800068c <__aeabi_i2f>:
 800068c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000690:	bf48      	it	mi
 8000692:	4240      	negmi	r0, r0
 8000694:	ea5f 0c00 	movs.w	ip, r0
 8000698:	bf08      	it	eq
 800069a:	4770      	bxeq	lr
 800069c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80006a0:	4601      	mov	r1, r0
 80006a2:	f04f 0000 	mov.w	r0, #0
 80006a6:	e01c      	b.n	80006e2 <__aeabi_l2f+0x2a>

080006a8 <__aeabi_ul2f>:
 80006a8:	ea50 0201 	orrs.w	r2, r0, r1
 80006ac:	bf08      	it	eq
 80006ae:	4770      	bxeq	lr
 80006b0:	f04f 0300 	mov.w	r3, #0
 80006b4:	e00a      	b.n	80006cc <__aeabi_l2f+0x14>
 80006b6:	bf00      	nop

080006b8 <__aeabi_l2f>:
 80006b8:	ea50 0201 	orrs.w	r2, r0, r1
 80006bc:	bf08      	it	eq
 80006be:	4770      	bxeq	lr
 80006c0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80006c4:	d502      	bpl.n	80006cc <__aeabi_l2f+0x14>
 80006c6:	4240      	negs	r0, r0
 80006c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006cc:	ea5f 0c01 	movs.w	ip, r1
 80006d0:	bf02      	ittt	eq
 80006d2:	4684      	moveq	ip, r0
 80006d4:	4601      	moveq	r1, r0
 80006d6:	2000      	moveq	r0, #0
 80006d8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80006dc:	bf08      	it	eq
 80006de:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80006e2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80006e6:	fabc f28c 	clz	r2, ip
 80006ea:	3a08      	subs	r2, #8
 80006ec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80006f0:	db10      	blt.n	8000714 <__aeabi_l2f+0x5c>
 80006f2:	fa01 fc02 	lsl.w	ip, r1, r2
 80006f6:	4463      	add	r3, ip
 80006f8:	fa00 fc02 	lsl.w	ip, r0, r2
 80006fc:	f1c2 0220 	rsb	r2, r2, #32
 8000700:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000704:	fa20 f202 	lsr.w	r2, r0, r2
 8000708:	eb43 0002 	adc.w	r0, r3, r2
 800070c:	bf08      	it	eq
 800070e:	f020 0001 	biceq.w	r0, r0, #1
 8000712:	4770      	bx	lr
 8000714:	f102 0220 	add.w	r2, r2, #32
 8000718:	fa01 fc02 	lsl.w	ip, r1, r2
 800071c:	f1c2 0220 	rsb	r2, r2, #32
 8000720:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000724:	fa21 f202 	lsr.w	r2, r1, r2
 8000728:	eb43 0002 	adc.w	r0, r3, r2
 800072c:	bf08      	it	eq
 800072e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000732:	4770      	bx	lr

08000734 <__aeabi_fmul>:
 8000734:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000738:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800073c:	bf1e      	ittt	ne
 800073e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000742:	ea92 0f0c 	teqne	r2, ip
 8000746:	ea93 0f0c 	teqne	r3, ip
 800074a:	d06f      	beq.n	800082c <__aeabi_fmul+0xf8>
 800074c:	441a      	add	r2, r3
 800074e:	ea80 0c01 	eor.w	ip, r0, r1
 8000752:	0240      	lsls	r0, r0, #9
 8000754:	bf18      	it	ne
 8000756:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800075a:	d01e      	beq.n	800079a <__aeabi_fmul+0x66>
 800075c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000760:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000764:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000768:	fba0 3101 	umull	r3, r1, r0, r1
 800076c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000770:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000774:	bf3e      	ittt	cc
 8000776:	0049      	lslcc	r1, r1, #1
 8000778:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800077c:	005b      	lslcc	r3, r3, #1
 800077e:	ea40 0001 	orr.w	r0, r0, r1
 8000782:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000786:	2afd      	cmp	r2, #253	; 0xfd
 8000788:	d81d      	bhi.n	80007c6 <__aeabi_fmul+0x92>
 800078a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800078e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000792:	bf08      	it	eq
 8000794:	f020 0001 	biceq.w	r0, r0, #1
 8000798:	4770      	bx	lr
 800079a:	f090 0f00 	teq	r0, #0
 800079e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80007a2:	bf08      	it	eq
 80007a4:	0249      	lsleq	r1, r1, #9
 80007a6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80007aa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80007ae:	3a7f      	subs	r2, #127	; 0x7f
 80007b0:	bfc2      	ittt	gt
 80007b2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80007b6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80007ba:	4770      	bxgt	lr
 80007bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007c0:	f04f 0300 	mov.w	r3, #0
 80007c4:	3a01      	subs	r2, #1
 80007c6:	dc5d      	bgt.n	8000884 <__aeabi_fmul+0x150>
 80007c8:	f112 0f19 	cmn.w	r2, #25
 80007cc:	bfdc      	itt	le
 80007ce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80007d2:	4770      	bxle	lr
 80007d4:	f1c2 0200 	rsb	r2, r2, #0
 80007d8:	0041      	lsls	r1, r0, #1
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	f1c2 0220 	rsb	r2, r2, #32
 80007e2:	fa00 fc02 	lsl.w	ip, r0, r2
 80007e6:	ea5f 0031 	movs.w	r0, r1, rrx
 80007ea:	f140 0000 	adc.w	r0, r0, #0
 80007ee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80007f2:	bf08      	it	eq
 80007f4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80007f8:	4770      	bx	lr
 80007fa:	f092 0f00 	teq	r2, #0
 80007fe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000802:	bf02      	ittt	eq
 8000804:	0040      	lsleq	r0, r0, #1
 8000806:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800080a:	3a01      	subeq	r2, #1
 800080c:	d0f9      	beq.n	8000802 <__aeabi_fmul+0xce>
 800080e:	ea40 000c 	orr.w	r0, r0, ip
 8000812:	f093 0f00 	teq	r3, #0
 8000816:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800081a:	bf02      	ittt	eq
 800081c:	0049      	lsleq	r1, r1, #1
 800081e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000822:	3b01      	subeq	r3, #1
 8000824:	d0f9      	beq.n	800081a <__aeabi_fmul+0xe6>
 8000826:	ea41 010c 	orr.w	r1, r1, ip
 800082a:	e78f      	b.n	800074c <__aeabi_fmul+0x18>
 800082c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000830:	ea92 0f0c 	teq	r2, ip
 8000834:	bf18      	it	ne
 8000836:	ea93 0f0c 	teqne	r3, ip
 800083a:	d00a      	beq.n	8000852 <__aeabi_fmul+0x11e>
 800083c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000840:	bf18      	it	ne
 8000842:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000846:	d1d8      	bne.n	80007fa <__aeabi_fmul+0xc6>
 8000848:	ea80 0001 	eor.w	r0, r0, r1
 800084c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000850:	4770      	bx	lr
 8000852:	f090 0f00 	teq	r0, #0
 8000856:	bf17      	itett	ne
 8000858:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800085c:	4608      	moveq	r0, r1
 800085e:	f091 0f00 	teqne	r1, #0
 8000862:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000866:	d014      	beq.n	8000892 <__aeabi_fmul+0x15e>
 8000868:	ea92 0f0c 	teq	r2, ip
 800086c:	d101      	bne.n	8000872 <__aeabi_fmul+0x13e>
 800086e:	0242      	lsls	r2, r0, #9
 8000870:	d10f      	bne.n	8000892 <__aeabi_fmul+0x15e>
 8000872:	ea93 0f0c 	teq	r3, ip
 8000876:	d103      	bne.n	8000880 <__aeabi_fmul+0x14c>
 8000878:	024b      	lsls	r3, r1, #9
 800087a:	bf18      	it	ne
 800087c:	4608      	movne	r0, r1
 800087e:	d108      	bne.n	8000892 <__aeabi_fmul+0x15e>
 8000880:	ea80 0001 	eor.w	r0, r0, r1
 8000884:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000888:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800088c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000890:	4770      	bx	lr
 8000892:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000896:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800089a:	4770      	bx	lr

0800089c <__aeabi_fdiv>:
 800089c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80008a4:	bf1e      	ittt	ne
 80008a6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80008aa:	ea92 0f0c 	teqne	r2, ip
 80008ae:	ea93 0f0c 	teqne	r3, ip
 80008b2:	d069      	beq.n	8000988 <__aeabi_fdiv+0xec>
 80008b4:	eba2 0203 	sub.w	r2, r2, r3
 80008b8:	ea80 0c01 	eor.w	ip, r0, r1
 80008bc:	0249      	lsls	r1, r1, #9
 80008be:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80008c2:	d037      	beq.n	8000934 <__aeabi_fdiv+0x98>
 80008c4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80008c8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80008cc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80008d0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008d4:	428b      	cmp	r3, r1
 80008d6:	bf38      	it	cc
 80008d8:	005b      	lslcc	r3, r3, #1
 80008da:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80008de:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80008e2:	428b      	cmp	r3, r1
 80008e4:	bf24      	itt	cs
 80008e6:	1a5b      	subcs	r3, r3, r1
 80008e8:	ea40 000c 	orrcs.w	r0, r0, ip
 80008ec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80008f0:	bf24      	itt	cs
 80008f2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80008f6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008fa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80008fe:	bf24      	itt	cs
 8000900:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800090c:	bf24      	itt	cs
 800090e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000912:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000916:	011b      	lsls	r3, r3, #4
 8000918:	bf18      	it	ne
 800091a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800091e:	d1e0      	bne.n	80008e2 <__aeabi_fdiv+0x46>
 8000920:	2afd      	cmp	r2, #253	; 0xfd
 8000922:	f63f af50 	bhi.w	80007c6 <__aeabi_fmul+0x92>
 8000926:	428b      	cmp	r3, r1
 8000928:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800092c:	bf08      	it	eq
 800092e:	f020 0001 	biceq.w	r0, r0, #1
 8000932:	4770      	bx	lr
 8000934:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000938:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800093c:	327f      	adds	r2, #127	; 0x7f
 800093e:	bfc2      	ittt	gt
 8000940:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000944:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000948:	4770      	bxgt	lr
 800094a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800094e:	f04f 0300 	mov.w	r3, #0
 8000952:	3a01      	subs	r2, #1
 8000954:	e737      	b.n	80007c6 <__aeabi_fmul+0x92>
 8000956:	f092 0f00 	teq	r2, #0
 800095a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800095e:	bf02      	ittt	eq
 8000960:	0040      	lsleq	r0, r0, #1
 8000962:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000966:	3a01      	subeq	r2, #1
 8000968:	d0f9      	beq.n	800095e <__aeabi_fdiv+0xc2>
 800096a:	ea40 000c 	orr.w	r0, r0, ip
 800096e:	f093 0f00 	teq	r3, #0
 8000972:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000976:	bf02      	ittt	eq
 8000978:	0049      	lsleq	r1, r1, #1
 800097a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800097e:	3b01      	subeq	r3, #1
 8000980:	d0f9      	beq.n	8000976 <__aeabi_fdiv+0xda>
 8000982:	ea41 010c 	orr.w	r1, r1, ip
 8000986:	e795      	b.n	80008b4 <__aeabi_fdiv+0x18>
 8000988:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800098c:	ea92 0f0c 	teq	r2, ip
 8000990:	d108      	bne.n	80009a4 <__aeabi_fdiv+0x108>
 8000992:	0242      	lsls	r2, r0, #9
 8000994:	f47f af7d 	bne.w	8000892 <__aeabi_fmul+0x15e>
 8000998:	ea93 0f0c 	teq	r3, ip
 800099c:	f47f af70 	bne.w	8000880 <__aeabi_fmul+0x14c>
 80009a0:	4608      	mov	r0, r1
 80009a2:	e776      	b.n	8000892 <__aeabi_fmul+0x15e>
 80009a4:	ea93 0f0c 	teq	r3, ip
 80009a8:	d104      	bne.n	80009b4 <__aeabi_fdiv+0x118>
 80009aa:	024b      	lsls	r3, r1, #9
 80009ac:	f43f af4c 	beq.w	8000848 <__aeabi_fmul+0x114>
 80009b0:	4608      	mov	r0, r1
 80009b2:	e76e      	b.n	8000892 <__aeabi_fmul+0x15e>
 80009b4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80009b8:	bf18      	it	ne
 80009ba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80009be:	d1ca      	bne.n	8000956 <__aeabi_fdiv+0xba>
 80009c0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80009c4:	f47f af5c 	bne.w	8000880 <__aeabi_fmul+0x14c>
 80009c8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80009cc:	f47f af3c 	bne.w	8000848 <__aeabi_fmul+0x114>
 80009d0:	e75f      	b.n	8000892 <__aeabi_fmul+0x15e>
 80009d2:	bf00      	nop

080009d4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08c      	sub	sp, #48	; 0x30
 80009d8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009da:	f000 fa15 	bl	8000e08 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80009de:	f000 f84d 	bl	8000a7c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80009e2:	f000 f8bf 	bl	8000b64 <MX_GPIO_Init>
	MX_I2C1_Init();
 80009e6:	f000 f88f 	bl	8000b08 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	// We defined our code after I2C Init...
	if (MPU6050Init(&hi2c1, AR2, GR500, SR1000Hz) == false) {
 80009ea:	2307      	movs	r3, #7
 80009ec:	2201      	movs	r2, #1
 80009ee:	2100      	movs	r1, #0
 80009f0:	481f      	ldr	r0, [pc, #124]	; (8000a70 <main+0x9c>)
 80009f2:	f002 fb15 	bl	8003020 <MPU6050Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	f083 0301 	eor.w	r3, r3, #1
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d008      	beq.n	8000a14 <main+0x40>
		// Handle error if can't init.
		// You can see error code and string
		MPU6050_ErrorCode errorCode = MPU6050ErrorProperties.errorCode;
 8000a02:	4b1c      	ldr	r3, [pc, #112]	; (8000a74 <main+0xa0>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		const char *errorStr = MPU6050ErrorProperties.errorString;
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	; (8000a74 <main+0xa0>)
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	62bb      	str	r3, [r7, #40]	; 0x28
		Error_Handler();
 8000a10:	f000 f900 	bl	8000c14 <Error_Handler>
	while (1) {
		/*
		 * Read as much as you can,
		 * we don't care about sampling rate.
		 */
		if (MPU6050ReadAccelValues(&hi2c1) == false) {
 8000a14:	4816      	ldr	r0, [pc, #88]	; (8000a70 <main+0x9c>)
 8000a16:	f002 fb99 	bl	800314c <MPU6050ReadAccelValues>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	f083 0301 	eor.w	r3, r3, #1
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d008      	beq.n	8000a38 <main+0x64>
			// Handle error if can't read.
			// You can see error code and string
			MPU6050_ErrorCode errorCode = MPU6050ErrorProperties.errorCode;
 8000a26:	4b13      	ldr	r3, [pc, #76]	; (8000a74 <main+0xa0>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	72fb      	strb	r3, [r7, #11]
			const char *errorStr = MPU6050ErrorProperties.errorString;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <main+0xa0>)
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	607b      	str	r3, [r7, #4]
			Error_Handler();
 8000a32:	f000 f8ef 	bl	8000c14 <Error_Handler>
 8000a36:	e7ed      	b.n	8000a14 <main+0x40>
		} else {
			// Get All Read Values
			float tempValue = MPU6050Properties.tempValue;
 8000a38:	4b0f      	ldr	r3, [pc, #60]	; (8000a78 <main+0xa4>)
 8000a3a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff fe24 	bl	800068c <__aeabi_i2f>
 8000a44:	4603      	mov	r3, r0
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24

			float xAccValue = MPU6050Properties.xAccValue;
 8000a48:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <main+0xa4>)
 8000a4a:	695b      	ldr	r3, [r3, #20]
 8000a4c:	623b      	str	r3, [r7, #32]
			float yAccValue = MPU6050Properties.yAccValue;
 8000a4e:	4b0a      	ldr	r3, [pc, #40]	; (8000a78 <main+0xa4>)
 8000a50:	699b      	ldr	r3, [r3, #24]
 8000a52:	61fb      	str	r3, [r7, #28]
			float zAccValue = MPU6050Properties.zAccValue;
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <main+0xa4>)
 8000a56:	69db      	ldr	r3, [r3, #28]
 8000a58:	61bb      	str	r3, [r7, #24]

			float xGyroValue = MPU6050Properties.xGyroValue;
 8000a5a:	4b07      	ldr	r3, [pc, #28]	; (8000a78 <main+0xa4>)
 8000a5c:	6a1b      	ldr	r3, [r3, #32]
 8000a5e:	617b      	str	r3, [r7, #20]
			float yGyroValue = MPU6050Properties.yGyroValue;
 8000a60:	4b05      	ldr	r3, [pc, #20]	; (8000a78 <main+0xa4>)
 8000a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a64:	613b      	str	r3, [r7, #16]
			float zGyroValue = MPU6050Properties.zGyroValue;
 8000a66:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <main+0xa4>)
 8000a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a6a:	60fb      	str	r3, [r7, #12]
		if (MPU6050ReadAccelValues(&hi2c1) == false) {
 8000a6c:	e7d2      	b.n	8000a14 <main+0x40>
 8000a6e:	bf00      	nop
 8000a70:	20000040 	.word	0x20000040
 8000a74:	200000c0 	.word	0x200000c0
 8000a78:	20000094 	.word	0x20000094

08000a7c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b090      	sub	sp, #64	; 0x40
 8000a80:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a82:	f107 0318 	add.w	r3, r7, #24
 8000a86:	2228      	movs	r2, #40	; 0x28
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f002 fd4c 	bl	8003528 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
 8000a9c:	611a      	str	r2, [r3, #16]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000aa2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aa6:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aac:	2301      	movs	r3, #1
 8000aae:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ab4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ab8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000aba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000abe:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ac0:	f107 0318 	add.w	r3, r7, #24
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f001 fcd5 	bl	8002474 <HAL_RCC_OscConfig>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <SystemClock_Config+0x58>
		Error_Handler();
 8000ad0:	f000 f8a0 	bl	8000c14 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ad4:	230f      	movs	r3, #15
 8000ad6:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ae4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	2102      	movs	r1, #2
 8000aee:	4618      	mov	r0, r3
 8000af0:	f001 ff40 	bl	8002974 <HAL_RCC_ClockConfig>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <SystemClock_Config+0x82>
		Error_Handler();
 8000afa:	f000 f88b 	bl	8000c14 <Error_Handler>
	}
}
 8000afe:	bf00      	nop
 8000b00:	3740      	adds	r7, #64	; 0x40
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000b0c:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b0e:	4a13      	ldr	r2, [pc, #76]	; (8000b5c <MX_I2C1_Init+0x54>)
 8000b10:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8000b12:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b14:	4a12      	ldr	r2, [pc, #72]	; (8000b60 <MX_I2C1_Init+0x58>)
 8000b16:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b18:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b2a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b2c:	4b0a      	ldr	r3, [pc, #40]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000b32:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b38:	4b07      	ldr	r3, [pc, #28]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b3e:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000b44:	4804      	ldr	r0, [pc, #16]	; (8000b58 <MX_I2C1_Init+0x50>)
 8000b46:	f000 fc17 	bl	8001378 <HAL_I2C_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8000b50:	f000 f860 	bl	8000c14 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000b54:	bf00      	nop
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20000040 	.word	0x20000040
 8000b5c:	40005400 	.word	0x40005400
 8000b60:	00061a80 	.word	0x00061a80

08000b64 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000b6a:	f107 0310 	add.w	r3, r7, #16
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	609a      	str	r2, [r3, #8]
 8000b76:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b78:	4b24      	ldr	r3, [pc, #144]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	4a23      	ldr	r2, [pc, #140]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000b7e:	f043 0310 	orr.w	r3, r3, #16
 8000b82:	6193      	str	r3, [r2, #24]
 8000b84:	4b21      	ldr	r3, [pc, #132]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	f003 0310 	and.w	r3, r3, #16
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000b90:	4b1e      	ldr	r3, [pc, #120]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	4a1d      	ldr	r2, [pc, #116]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000b96:	f043 0320 	orr.w	r3, r3, #32
 8000b9a:	6193      	str	r3, [r2, #24]
 8000b9c:	4b1b      	ldr	r3, [pc, #108]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	f003 0320 	and.w	r3, r3, #32
 8000ba4:	60bb      	str	r3, [r7, #8]
 8000ba6:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba8:	4b18      	ldr	r3, [pc, #96]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	4a17      	ldr	r2, [pc, #92]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000bae:	f043 0304 	orr.w	r3, r3, #4
 8000bb2:	6193      	str	r3, [r2, #24]
 8000bb4:	4b15      	ldr	r3, [pc, #84]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	f003 0304 	and.w	r3, r3, #4
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc0:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	4a11      	ldr	r2, [pc, #68]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000bc6:	f043 0308 	orr.w	r3, r3, #8
 8000bca:	6193      	str	r3, [r2, #24]
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	; (8000c0c <MX_GPIO_Init+0xa8>)
 8000bce:	699b      	ldr	r3, [r3, #24]
 8000bd0:	f003 0308 	and.w	r3, r3, #8
 8000bd4:	603b      	str	r3, [r7, #0]
 8000bd6:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bde:	480c      	ldr	r0, [pc, #48]	; (8000c10 <MX_GPIO_Init+0xac>)
 8000be0:	f000 fbb2 	bl	8001348 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8000be4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bea:	2301      	movs	r3, #1
 8000bec:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000bf6:	f107 0310 	add.w	r3, r7, #16
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4804      	ldr	r0, [pc, #16]	; (8000c10 <MX_GPIO_Init+0xac>)
 8000bfe:	f000 fa49 	bl	8001094 <HAL_GPIO_Init>

}
 8000c02:	bf00      	nop
 8000c04:	3720      	adds	r7, #32
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	40011000 	.word	0x40011000

08000c14 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr

08000c20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c26:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <HAL_MspInit+0x5c>)
 8000c28:	699b      	ldr	r3, [r3, #24]
 8000c2a:	4a14      	ldr	r2, [pc, #80]	; (8000c7c <HAL_MspInit+0x5c>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	6193      	str	r3, [r2, #24]
 8000c32:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <HAL_MspInit+0x5c>)
 8000c34:	699b      	ldr	r3, [r3, #24]
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	60bb      	str	r3, [r7, #8]
 8000c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3e:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <HAL_MspInit+0x5c>)
 8000c40:	69db      	ldr	r3, [r3, #28]
 8000c42:	4a0e      	ldr	r2, [pc, #56]	; (8000c7c <HAL_MspInit+0x5c>)
 8000c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c48:	61d3      	str	r3, [r2, #28]
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <HAL_MspInit+0x5c>)
 8000c4c:	69db      	ldr	r3, [r3, #28]
 8000c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c56:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <HAL_MspInit+0x60>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	4a04      	ldr	r2, [pc, #16]	; (8000c80 <HAL_MspInit+0x60>)
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c72:	bf00      	nop
 8000c74:	3714      	adds	r7, #20
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	40010000 	.word	0x40010000

08000c84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b088      	sub	sp, #32
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	f107 0310 	add.w	r3, r7, #16
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a15      	ldr	r2, [pc, #84]	; (8000cf4 <HAL_I2C_MspInit+0x70>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d123      	bne.n	8000cec <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca4:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <HAL_I2C_MspInit+0x74>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	4a13      	ldr	r2, [pc, #76]	; (8000cf8 <HAL_I2C_MspInit+0x74>)
 8000caa:	f043 0308 	orr.w	r3, r3, #8
 8000cae:	6193      	str	r3, [r2, #24]
 8000cb0:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <HAL_I2C_MspInit+0x74>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	f003 0308 	and.w	r3, r3, #8
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cbc:	23c0      	movs	r3, #192	; 0xc0
 8000cbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cc0:	2312      	movs	r3, #18
 8000cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc8:	f107 0310 	add.w	r3, r7, #16
 8000ccc:	4619      	mov	r1, r3
 8000cce:	480b      	ldr	r0, [pc, #44]	; (8000cfc <HAL_I2C_MspInit+0x78>)
 8000cd0:	f000 f9e0 	bl	8001094 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <HAL_I2C_MspInit+0x74>)
 8000cd6:	69db      	ldr	r3, [r3, #28]
 8000cd8:	4a07      	ldr	r2, [pc, #28]	; (8000cf8 <HAL_I2C_MspInit+0x74>)
 8000cda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cde:	61d3      	str	r3, [r2, #28]
 8000ce0:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <HAL_I2C_MspInit+0x74>)
 8000ce2:	69db      	ldr	r3, [r3, #28]
 8000ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ce8:	60bb      	str	r3, [r7, #8]
 8000cea:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000cec:	bf00      	nop
 8000cee:	3720      	adds	r7, #32
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	40021000 	.word	0x40021000
 8000cfc:	40010c00 	.word	0x40010c00

08000d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr

08000d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d10:	e7fe      	b.n	8000d10 <HardFault_Handler+0x4>

08000d12 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d16:	e7fe      	b.n	8000d16 <MemManage_Handler+0x4>

08000d18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d1c:	e7fe      	b.n	8000d1c <BusFault_Handler+0x4>

08000d1e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d22:	e7fe      	b.n	8000d22 <UsageFault_Handler+0x4>

08000d24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bc80      	pop	{r7}
 8000d2e:	4770      	bx	lr

08000d30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr

08000d48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d4c:	f000 f8a2 	bl	8000e94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d50:	bf00      	nop
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000d58:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <SystemInit+0x5c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a14      	ldr	r2, [pc, #80]	; (8000db0 <SystemInit+0x5c>)
 8000d5e:	f043 0301 	orr.w	r3, r3, #1
 8000d62:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <SystemInit+0x5c>)
 8000d66:	685a      	ldr	r2, [r3, #4]
 8000d68:	4911      	ldr	r1, [pc, #68]	; (8000db0 <SystemInit+0x5c>)
 8000d6a:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <SystemInit+0x60>)
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000d70:	4b0f      	ldr	r3, [pc, #60]	; (8000db0 <SystemInit+0x5c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a0e      	ldr	r2, [pc, #56]	; (8000db0 <SystemInit+0x5c>)
 8000d76:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d7e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d80:	4b0b      	ldr	r3, [pc, #44]	; (8000db0 <SystemInit+0x5c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a0a      	ldr	r2, [pc, #40]	; (8000db0 <SystemInit+0x5c>)
 8000d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d8a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <SystemInit+0x5c>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	4a07      	ldr	r2, [pc, #28]	; (8000db0 <SystemInit+0x5c>)
 8000d92:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000d96:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000d98:	4b05      	ldr	r3, [pc, #20]	; (8000db0 <SystemInit+0x5c>)
 8000d9a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000d9e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000da0:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <SystemInit+0x64>)
 8000da2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000da6:	609a      	str	r2, [r3, #8]
#endif 
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	40021000 	.word	0x40021000
 8000db4:	f8ff0000 	.word	0xf8ff0000
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000dbc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000dbe:	e003      	b.n	8000dc8 <LoopCopyDataInit>

08000dc0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000dc0:	4b0b      	ldr	r3, [pc, #44]	; (8000df0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000dc2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000dc4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000dc6:	3104      	adds	r1, #4

08000dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000dc8:	480a      	ldr	r0, [pc, #40]	; (8000df4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000dca:	4b0b      	ldr	r3, [pc, #44]	; (8000df8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000dcc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000dce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000dd0:	d3f6      	bcc.n	8000dc0 <CopyDataInit>
  ldr r2, =_sbss
 8000dd2:	4a0a      	ldr	r2, [pc, #40]	; (8000dfc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000dd4:	e002      	b.n	8000ddc <LoopFillZerobss>

08000dd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000dd6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000dd8:	f842 3b04 	str.w	r3, [r2], #4

08000ddc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000ddc:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000dde:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000de0:	d3f9      	bcc.n	8000dd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000de2:	f7ff ffb7 	bl	8000d54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000de6:	f002 fb7b 	bl	80034e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dea:	f7ff fdf3 	bl	80009d4 <main>
  bx lr
 8000dee:	4770      	bx	lr
  ldr r3, =_sidata
 8000df0:	08003640 	.word	0x08003640
  ldr r0, =_sdata
 8000df4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000df8:	20000024 	.word	0x20000024
  ldr r2, =_sbss
 8000dfc:	20000024 	.word	0x20000024
  ldr r3, = _ebss
 8000e00:	200000cc 	.word	0x200000cc

08000e04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e04:	e7fe      	b.n	8000e04 <ADC1_2_IRQHandler>
	...

08000e08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e0c:	4b08      	ldr	r3, [pc, #32]	; (8000e30 <HAL_Init+0x28>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a07      	ldr	r2, [pc, #28]	; (8000e30 <HAL_Init+0x28>)
 8000e12:	f043 0310 	orr.w	r3, r3, #16
 8000e16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e18:	2003      	movs	r0, #3
 8000e1a:	f000 f907 	bl	800102c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f000 f808 	bl	8000e34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e24:	f7ff fefc 	bl	8000c20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e28:	2300      	movs	r3, #0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40022000 	.word	0x40022000

08000e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <HAL_InitTick+0x54>)
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <HAL_InitTick+0x58>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	4619      	mov	r1, r3
 8000e46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e52:	4618      	mov	r0, r3
 8000e54:	f000 f911 	bl	800107a <HAL_SYSTICK_Config>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e00e      	b.n	8000e80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2b0f      	cmp	r3, #15
 8000e66:	d80a      	bhi.n	8000e7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	6879      	ldr	r1, [r7, #4]
 8000e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e70:	f000 f8e7 	bl	8001042 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e74:	4a06      	ldr	r2, [pc, #24]	; (8000e90 <HAL_InitTick+0x5c>)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e000      	b.n	8000e80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000000 	.word	0x20000000
 8000e8c:	20000008 	.word	0x20000008
 8000e90:	20000004 	.word	0x20000004

08000e94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e98:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <HAL_IncTick+0x1c>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b05      	ldr	r3, [pc, #20]	; (8000eb4 <HAL_IncTick+0x20>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	4a03      	ldr	r2, [pc, #12]	; (8000eb4 <HAL_IncTick+0x20>)
 8000ea6:	6013      	str	r3, [r2, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	20000008 	.word	0x20000008
 8000eb4:	200000c8 	.word	0x200000c8

08000eb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return uwTick;
 8000ebc:	4b02      	ldr	r3, [pc, #8]	; (8000ec8 <HAL_GetTick+0x10>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr
 8000ec8:	200000c8 	.word	0x200000c8

08000ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000edc:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <__NVIC_SetPriorityGrouping+0x44>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee8:	4013      	ands	r3, r2
 8000eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ef4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000efe:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <__NVIC_SetPriorityGrouping+0x44>)
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	60d3      	str	r3, [r2, #12]
}
 8000f04:	bf00      	nop
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f18:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <__NVIC_GetPriorityGrouping+0x18>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	0a1b      	lsrs	r3, r3, #8
 8000f1e:	f003 0307 	and.w	r3, r3, #7
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	6039      	str	r1, [r7, #0]
 8000f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	db0a      	blt.n	8000f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	490c      	ldr	r1, [pc, #48]	; (8000f7c <__NVIC_SetPriority+0x4c>)
 8000f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4e:	0112      	lsls	r2, r2, #4
 8000f50:	b2d2      	uxtb	r2, r2
 8000f52:	440b      	add	r3, r1
 8000f54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f58:	e00a      	b.n	8000f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	4908      	ldr	r1, [pc, #32]	; (8000f80 <__NVIC_SetPriority+0x50>)
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	f003 030f 	and.w	r3, r3, #15
 8000f66:	3b04      	subs	r3, #4
 8000f68:	0112      	lsls	r2, r2, #4
 8000f6a:	b2d2      	uxtb	r2, r2
 8000f6c:	440b      	add	r3, r1
 8000f6e:	761a      	strb	r2, [r3, #24]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000e100 	.word	0xe000e100
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b089      	sub	sp, #36	; 0x24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	f003 0307 	and.w	r3, r3, #7
 8000f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	f1c3 0307 	rsb	r3, r3, #7
 8000f9e:	2b04      	cmp	r3, #4
 8000fa0:	bf28      	it	cs
 8000fa2:	2304      	movcs	r3, #4
 8000fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	3304      	adds	r3, #4
 8000faa:	2b06      	cmp	r3, #6
 8000fac:	d902      	bls.n	8000fb4 <NVIC_EncodePriority+0x30>
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3b03      	subs	r3, #3
 8000fb2:	e000      	b.n	8000fb6 <NVIC_EncodePriority+0x32>
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43da      	mvns	r2, r3
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	401a      	ands	r2, r3
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd6:	43d9      	mvns	r1, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fdc:	4313      	orrs	r3, r2
         );
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3724      	adds	r7, #36	; 0x24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr

08000fe8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ff8:	d301      	bcc.n	8000ffe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e00f      	b.n	800101e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ffe:	4a0a      	ldr	r2, [pc, #40]	; (8001028 <SysTick_Config+0x40>)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3b01      	subs	r3, #1
 8001004:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001006:	210f      	movs	r1, #15
 8001008:	f04f 30ff 	mov.w	r0, #4294967295
 800100c:	f7ff ff90 	bl	8000f30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001010:	4b05      	ldr	r3, [pc, #20]	; (8001028 <SysTick_Config+0x40>)
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001016:	4b04      	ldr	r3, [pc, #16]	; (8001028 <SysTick_Config+0x40>)
 8001018:	2207      	movs	r2, #7
 800101a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	e000e010 	.word	0xe000e010

0800102c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ff49 	bl	8000ecc <__NVIC_SetPriorityGrouping>
}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	4603      	mov	r3, r0
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
 800104e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001054:	f7ff ff5e 	bl	8000f14 <__NVIC_GetPriorityGrouping>
 8001058:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	68b9      	ldr	r1, [r7, #8]
 800105e:	6978      	ldr	r0, [r7, #20]
 8001060:	f7ff ff90 	bl	8000f84 <NVIC_EncodePriority>
 8001064:	4602      	mov	r2, r0
 8001066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800106a:	4611      	mov	r1, r2
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff ff5f 	bl	8000f30 <__NVIC_SetPriority>
}
 8001072:	bf00      	nop
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff ffb0 	bl	8000fe8 <SysTick_Config>
 8001088:	4603      	mov	r3, r0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001094:	b480      	push	{r7}
 8001096:	b08b      	sub	sp, #44	; 0x2c
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800109e:	2300      	movs	r3, #0
 80010a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010a2:	2300      	movs	r3, #0
 80010a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a6:	e127      	b.n	80012f8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010a8:	2201      	movs	r2, #1
 80010aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	69fa      	ldr	r2, [r7, #28]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	f040 8116 	bne.w	80012f2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b12      	cmp	r3, #18
 80010cc:	d034      	beq.n	8001138 <HAL_GPIO_Init+0xa4>
 80010ce:	2b12      	cmp	r3, #18
 80010d0:	d80d      	bhi.n	80010ee <HAL_GPIO_Init+0x5a>
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d02b      	beq.n	800112e <HAL_GPIO_Init+0x9a>
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d804      	bhi.n	80010e4 <HAL_GPIO_Init+0x50>
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d031      	beq.n	8001142 <HAL_GPIO_Init+0xae>
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d01c      	beq.n	800111c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010e2:	e048      	b.n	8001176 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80010e4:	2b03      	cmp	r3, #3
 80010e6:	d043      	beq.n	8001170 <HAL_GPIO_Init+0xdc>
 80010e8:	2b11      	cmp	r3, #17
 80010ea:	d01b      	beq.n	8001124 <HAL_GPIO_Init+0x90>
          break;
 80010ec:	e043      	b.n	8001176 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80010ee:	4a89      	ldr	r2, [pc, #548]	; (8001314 <HAL_GPIO_Init+0x280>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d026      	beq.n	8001142 <HAL_GPIO_Init+0xae>
 80010f4:	4a87      	ldr	r2, [pc, #540]	; (8001314 <HAL_GPIO_Init+0x280>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d806      	bhi.n	8001108 <HAL_GPIO_Init+0x74>
 80010fa:	4a87      	ldr	r2, [pc, #540]	; (8001318 <HAL_GPIO_Init+0x284>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d020      	beq.n	8001142 <HAL_GPIO_Init+0xae>
 8001100:	4a86      	ldr	r2, [pc, #536]	; (800131c <HAL_GPIO_Init+0x288>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d01d      	beq.n	8001142 <HAL_GPIO_Init+0xae>
          break;
 8001106:	e036      	b.n	8001176 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001108:	4a85      	ldr	r2, [pc, #532]	; (8001320 <HAL_GPIO_Init+0x28c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d019      	beq.n	8001142 <HAL_GPIO_Init+0xae>
 800110e:	4a85      	ldr	r2, [pc, #532]	; (8001324 <HAL_GPIO_Init+0x290>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d016      	beq.n	8001142 <HAL_GPIO_Init+0xae>
 8001114:	4a84      	ldr	r2, [pc, #528]	; (8001328 <HAL_GPIO_Init+0x294>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d013      	beq.n	8001142 <HAL_GPIO_Init+0xae>
          break;
 800111a:	e02c      	b.n	8001176 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	623b      	str	r3, [r7, #32]
          break;
 8001122:	e028      	b.n	8001176 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	3304      	adds	r3, #4
 800112a:	623b      	str	r3, [r7, #32]
          break;
 800112c:	e023      	b.n	8001176 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	3308      	adds	r3, #8
 8001134:	623b      	str	r3, [r7, #32]
          break;
 8001136:	e01e      	b.n	8001176 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	330c      	adds	r3, #12
 800113e:	623b      	str	r3, [r7, #32]
          break;
 8001140:	e019      	b.n	8001176 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d102      	bne.n	8001150 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800114a:	2304      	movs	r3, #4
 800114c:	623b      	str	r3, [r7, #32]
          break;
 800114e:	e012      	b.n	8001176 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d105      	bne.n	8001164 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001158:	2308      	movs	r3, #8
 800115a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	611a      	str	r2, [r3, #16]
          break;
 8001162:	e008      	b.n	8001176 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001164:	2308      	movs	r3, #8
 8001166:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	69fa      	ldr	r2, [r7, #28]
 800116c:	615a      	str	r2, [r3, #20]
          break;
 800116e:	e002      	b.n	8001176 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001170:	2300      	movs	r3, #0
 8001172:	623b      	str	r3, [r7, #32]
          break;
 8001174:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	2bff      	cmp	r3, #255	; 0xff
 800117a:	d801      	bhi.n	8001180 <HAL_GPIO_Init+0xec>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	e001      	b.n	8001184 <HAL_GPIO_Init+0xf0>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3304      	adds	r3, #4
 8001184:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	2bff      	cmp	r3, #255	; 0xff
 800118a:	d802      	bhi.n	8001192 <HAL_GPIO_Init+0xfe>
 800118c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	e002      	b.n	8001198 <HAL_GPIO_Init+0x104>
 8001192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001194:	3b08      	subs	r3, #8
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	210f      	movs	r1, #15
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	fa01 f303 	lsl.w	r3, r1, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	401a      	ands	r2, r3
 80011aa:	6a39      	ldr	r1, [r7, #32]
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	fa01 f303 	lsl.w	r3, r1, r3
 80011b2:	431a      	orrs	r2, r3
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f000 8096 	beq.w	80012f2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011c6:	4b59      	ldr	r3, [pc, #356]	; (800132c <HAL_GPIO_Init+0x298>)
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	4a58      	ldr	r2, [pc, #352]	; (800132c <HAL_GPIO_Init+0x298>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6193      	str	r3, [r2, #24]
 80011d2:	4b56      	ldr	r3, [pc, #344]	; (800132c <HAL_GPIO_Init+0x298>)
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011de:	4a54      	ldr	r2, [pc, #336]	; (8001330 <HAL_GPIO_Init+0x29c>)
 80011e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e2:	089b      	lsrs	r3, r3, #2
 80011e4:	3302      	adds	r3, #2
 80011e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ea:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ee:	f003 0303 	and.w	r3, r3, #3
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	220f      	movs	r2, #15
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43db      	mvns	r3, r3
 80011fc:	68fa      	ldr	r2, [r7, #12]
 80011fe:	4013      	ands	r3, r2
 8001200:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a4b      	ldr	r2, [pc, #300]	; (8001334 <HAL_GPIO_Init+0x2a0>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d013      	beq.n	8001232 <HAL_GPIO_Init+0x19e>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a4a      	ldr	r2, [pc, #296]	; (8001338 <HAL_GPIO_Init+0x2a4>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d00d      	beq.n	800122e <HAL_GPIO_Init+0x19a>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a49      	ldr	r2, [pc, #292]	; (800133c <HAL_GPIO_Init+0x2a8>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d007      	beq.n	800122a <HAL_GPIO_Init+0x196>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a48      	ldr	r2, [pc, #288]	; (8001340 <HAL_GPIO_Init+0x2ac>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d101      	bne.n	8001226 <HAL_GPIO_Init+0x192>
 8001222:	2303      	movs	r3, #3
 8001224:	e006      	b.n	8001234 <HAL_GPIO_Init+0x1a0>
 8001226:	2304      	movs	r3, #4
 8001228:	e004      	b.n	8001234 <HAL_GPIO_Init+0x1a0>
 800122a:	2302      	movs	r3, #2
 800122c:	e002      	b.n	8001234 <HAL_GPIO_Init+0x1a0>
 800122e:	2301      	movs	r3, #1
 8001230:	e000      	b.n	8001234 <HAL_GPIO_Init+0x1a0>
 8001232:	2300      	movs	r3, #0
 8001234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001236:	f002 0203 	and.w	r2, r2, #3
 800123a:	0092      	lsls	r2, r2, #2
 800123c:	4093      	lsls	r3, r2
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	4313      	orrs	r3, r2
 8001242:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001244:	493a      	ldr	r1, [pc, #232]	; (8001330 <HAL_GPIO_Init+0x29c>)
 8001246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001248:	089b      	lsrs	r3, r3, #2
 800124a:	3302      	adds	r3, #2
 800124c:	68fa      	ldr	r2, [r7, #12]
 800124e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d006      	beq.n	800126c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800125e:	4b39      	ldr	r3, [pc, #228]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4938      	ldr	r1, [pc, #224]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	4313      	orrs	r3, r2
 8001268:	600b      	str	r3, [r1, #0]
 800126a:	e006      	b.n	800127a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800126c:	4b35      	ldr	r3, [pc, #212]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	43db      	mvns	r3, r3
 8001274:	4933      	ldr	r1, [pc, #204]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 8001276:	4013      	ands	r3, r2
 8001278:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d006      	beq.n	8001294 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001286:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	492e      	ldr	r1, [pc, #184]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	604b      	str	r3, [r1, #4]
 8001292:	e006      	b.n	80012a2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001294:	4b2b      	ldr	r3, [pc, #172]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	43db      	mvns	r3, r3
 800129c:	4929      	ldr	r1, [pc, #164]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 800129e:	4013      	ands	r3, r2
 80012a0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d006      	beq.n	80012bc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012ae:	4b25      	ldr	r3, [pc, #148]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 80012b0:	689a      	ldr	r2, [r3, #8]
 80012b2:	4924      	ldr	r1, [pc, #144]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	608b      	str	r3, [r1, #8]
 80012ba:	e006      	b.n	80012ca <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 80012be:	689a      	ldr	r2, [r3, #8]
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	43db      	mvns	r3, r3
 80012c4:	491f      	ldr	r1, [pc, #124]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 80012c6:	4013      	ands	r3, r2
 80012c8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d006      	beq.n	80012e4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012d6:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 80012d8:	68da      	ldr	r2, [r3, #12]
 80012da:	491a      	ldr	r1, [pc, #104]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	4313      	orrs	r3, r2
 80012e0:	60cb      	str	r3, [r1, #12]
 80012e2:	e006      	b.n	80012f2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012e4:	4b17      	ldr	r3, [pc, #92]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 80012e6:	68da      	ldr	r2, [r3, #12]
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	4915      	ldr	r1, [pc, #84]	; (8001344 <HAL_GPIO_Init+0x2b0>)
 80012ee:	4013      	ands	r3, r2
 80012f0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80012f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f4:	3301      	adds	r3, #1
 80012f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001302:	2b00      	cmp	r3, #0
 8001304:	f47f aed0 	bne.w	80010a8 <HAL_GPIO_Init+0x14>
  }
}
 8001308:	bf00      	nop
 800130a:	372c      	adds	r7, #44	; 0x2c
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	10210000 	.word	0x10210000
 8001318:	10110000 	.word	0x10110000
 800131c:	10120000 	.word	0x10120000
 8001320:	10310000 	.word	0x10310000
 8001324:	10320000 	.word	0x10320000
 8001328:	10220000 	.word	0x10220000
 800132c:	40021000 	.word	0x40021000
 8001330:	40010000 	.word	0x40010000
 8001334:	40010800 	.word	0x40010800
 8001338:	40010c00 	.word	0x40010c00
 800133c:	40011000 	.word	0x40011000
 8001340:	40011400 	.word	0x40011400
 8001344:	40010400 	.word	0x40010400

08001348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	807b      	strh	r3, [r7, #2]
 8001354:	4613      	mov	r3, r2
 8001356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001358:	787b      	ldrb	r3, [r7, #1]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800135e:	887a      	ldrh	r2, [r7, #2]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001364:	e003      	b.n	800136e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001366:	887b      	ldrh	r3, [r7, #2]
 8001368:	041a      	lsls	r2, r3, #16
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	611a      	str	r2, [r3, #16]
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e10f      	b.n	80015aa <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	d106      	bne.n	80013a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff fc70 	bl	8000c84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2224      	movs	r2, #36	; 0x24
 80013a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f022 0201 	bic.w	r2, r2, #1
 80013ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80013bc:	f001 fc30 	bl	8002c20 <HAL_RCC_GetPCLK1Freq>
 80013c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	4a7b      	ldr	r2, [pc, #492]	; (80015b4 <HAL_I2C_Init+0x23c>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d807      	bhi.n	80013dc <HAL_I2C_Init+0x64>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	4a7a      	ldr	r2, [pc, #488]	; (80015b8 <HAL_I2C_Init+0x240>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	bf94      	ite	ls
 80013d4:	2301      	movls	r3, #1
 80013d6:	2300      	movhi	r3, #0
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	e006      	b.n	80013ea <HAL_I2C_Init+0x72>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	4a77      	ldr	r2, [pc, #476]	; (80015bc <HAL_I2C_Init+0x244>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	bf94      	ite	ls
 80013e4:	2301      	movls	r3, #1
 80013e6:	2300      	movhi	r3, #0
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e0db      	b.n	80015aa <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	4a72      	ldr	r2, [pc, #456]	; (80015c0 <HAL_I2C_Init+0x248>)
 80013f6:	fba2 2303 	umull	r2, r3, r2, r3
 80013fa:	0c9b      	lsrs	r3, r3, #18
 80013fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	68ba      	ldr	r2, [r7, #8]
 800140e:	430a      	orrs	r2, r1
 8001410:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a1b      	ldr	r3, [r3, #32]
 8001418:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	4a64      	ldr	r2, [pc, #400]	; (80015b4 <HAL_I2C_Init+0x23c>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d802      	bhi.n	800142c <HAL_I2C_Init+0xb4>
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	3301      	adds	r3, #1
 800142a:	e009      	b.n	8001440 <HAL_I2C_Init+0xc8>
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001432:	fb02 f303 	mul.w	r3, r2, r3
 8001436:	4a63      	ldr	r2, [pc, #396]	; (80015c4 <HAL_I2C_Init+0x24c>)
 8001438:	fba2 2303 	umull	r2, r3, r2, r3
 800143c:	099b      	lsrs	r3, r3, #6
 800143e:	3301      	adds	r3, #1
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	6812      	ldr	r2, [r2, #0]
 8001444:	430b      	orrs	r3, r1
 8001446:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001452:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	4956      	ldr	r1, [pc, #344]	; (80015b4 <HAL_I2C_Init+0x23c>)
 800145c:	428b      	cmp	r3, r1
 800145e:	d80d      	bhi.n	800147c <HAL_I2C_Init+0x104>
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	1e59      	subs	r1, r3, #1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	fbb1 f3f3 	udiv	r3, r1, r3
 800146e:	3301      	adds	r3, #1
 8001470:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001474:	2b04      	cmp	r3, #4
 8001476:	bf38      	it	cc
 8001478:	2304      	movcc	r3, #4
 800147a:	e04f      	b.n	800151c <HAL_I2C_Init+0x1a4>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d111      	bne.n	80014a8 <HAL_I2C_Init+0x130>
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	1e58      	subs	r0, r3, #1
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6859      	ldr	r1, [r3, #4]
 800148c:	460b      	mov	r3, r1
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	440b      	add	r3, r1
 8001492:	fbb0 f3f3 	udiv	r3, r0, r3
 8001496:	3301      	adds	r3, #1
 8001498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800149c:	2b00      	cmp	r3, #0
 800149e:	bf0c      	ite	eq
 80014a0:	2301      	moveq	r3, #1
 80014a2:	2300      	movne	r3, #0
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	e012      	b.n	80014ce <HAL_I2C_Init+0x156>
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	1e58      	subs	r0, r3, #1
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6859      	ldr	r1, [r3, #4]
 80014b0:	460b      	mov	r3, r1
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	440b      	add	r3, r1
 80014b6:	0099      	lsls	r1, r3, #2
 80014b8:	440b      	add	r3, r1
 80014ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80014be:	3301      	adds	r3, #1
 80014c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	bf0c      	ite	eq
 80014c8:	2301      	moveq	r3, #1
 80014ca:	2300      	movne	r3, #0
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <HAL_I2C_Init+0x15e>
 80014d2:	2301      	movs	r3, #1
 80014d4:	e022      	b.n	800151c <HAL_I2C_Init+0x1a4>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d10e      	bne.n	80014fc <HAL_I2C_Init+0x184>
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	1e58      	subs	r0, r3, #1
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6859      	ldr	r1, [r3, #4]
 80014e6:	460b      	mov	r3, r1
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	440b      	add	r3, r1
 80014ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80014f0:	3301      	adds	r3, #1
 80014f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014fa:	e00f      	b.n	800151c <HAL_I2C_Init+0x1a4>
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	1e58      	subs	r0, r3, #1
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6859      	ldr	r1, [r3, #4]
 8001504:	460b      	mov	r3, r1
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	440b      	add	r3, r1
 800150a:	0099      	lsls	r1, r3, #2
 800150c:	440b      	add	r3, r1
 800150e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001512:	3301      	adds	r3, #1
 8001514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001518:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800151c:	6879      	ldr	r1, [r7, #4]
 800151e:	6809      	ldr	r1, [r1, #0]
 8001520:	4313      	orrs	r3, r2
 8001522:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	69da      	ldr	r2, [r3, #28]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	431a      	orrs	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	430a      	orrs	r2, r1
 800153e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800154a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	6911      	ldr	r1, [r2, #16]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	68d2      	ldr	r2, [r2, #12]
 8001556:	4311      	orrs	r1, r2
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	6812      	ldr	r2, [r2, #0]
 800155c:	430b      	orrs	r3, r1
 800155e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	695a      	ldr	r2, [r3, #20]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	699b      	ldr	r3, [r3, #24]
 8001572:	431a      	orrs	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	430a      	orrs	r2, r1
 800157a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f042 0201 	orr.w	r2, r2, #1
 800158a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2220      	movs	r2, #32
 8001596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	000186a0 	.word	0x000186a0
 80015b8:	001e847f 	.word	0x001e847f
 80015bc:	003d08ff 	.word	0x003d08ff
 80015c0:	431bde83 	.word	0x431bde83
 80015c4:	10624dd3 	.word	0x10624dd3

080015c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	607a      	str	r2, [r7, #4]
 80015d2:	461a      	mov	r2, r3
 80015d4:	460b      	mov	r3, r1
 80015d6:	817b      	strh	r3, [r7, #10]
 80015d8:	4613      	mov	r3, r2
 80015da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80015dc:	f7ff fc6c 	bl	8000eb8 <HAL_GetTick>
 80015e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b20      	cmp	r3, #32
 80015ec:	f040 80e0 	bne.w	80017b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2319      	movs	r3, #25
 80015f6:	2201      	movs	r2, #1
 80015f8:	4970      	ldr	r1, [pc, #448]	; (80017bc <HAL_I2C_Master_Transmit+0x1f4>)
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f000 fd5e 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001606:	2302      	movs	r3, #2
 8001608:	e0d3      	b.n	80017b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001610:	2b01      	cmp	r3, #1
 8001612:	d101      	bne.n	8001618 <HAL_I2C_Master_Transmit+0x50>
 8001614:	2302      	movs	r3, #2
 8001616:	e0cc      	b.n	80017b2 <HAL_I2C_Master_Transmit+0x1ea>
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	2b01      	cmp	r3, #1
 800162c:	d007      	beq.n	800163e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f042 0201 	orr.w	r2, r2, #1
 800163c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800164c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2221      	movs	r2, #33	; 0x21
 8001652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2210      	movs	r2, #16
 800165a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2200      	movs	r2, #0
 8001662:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	893a      	ldrh	r2, [r7, #8]
 800166e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001674:	b29a      	uxth	r2, r3
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	4a50      	ldr	r2, [pc, #320]	; (80017c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800167e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001680:	8979      	ldrh	r1, [r7, #10]
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	6a3a      	ldr	r2, [r7, #32]
 8001686:	68f8      	ldr	r0, [r7, #12]
 8001688:	f000 fbec 	bl	8001e64 <I2C_MasterRequestWrite>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e08d      	b.n	80017b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001696:	2300      	movs	r3, #0
 8001698:	613b      	str	r3, [r7, #16]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	695b      	ldr	r3, [r3, #20]
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80016ac:	e066      	b.n	800177c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	6a39      	ldr	r1, [r7, #32]
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f000 fdd8 	bl	8002268 <I2C_WaitOnTXEFlagUntilTimeout>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00d      	beq.n	80016da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	2b04      	cmp	r3, #4
 80016c4:	d107      	bne.n	80016d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e06b      	b.n	80017b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016de:	781a      	ldrb	r2, [r3, #0]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ea:	1c5a      	adds	r2, r3, #1
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	3b01      	subs	r3, #1
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001702:	3b01      	subs	r3, #1
 8001704:	b29a      	uxth	r2, r3
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	695b      	ldr	r3, [r3, #20]
 8001710:	f003 0304 	and.w	r3, r3, #4
 8001714:	2b04      	cmp	r3, #4
 8001716:	d11b      	bne.n	8001750 <HAL_I2C_Master_Transmit+0x188>
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800171c:	2b00      	cmp	r3, #0
 800171e:	d017      	beq.n	8001750 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001724:	781a      	ldrb	r2, [r3, #0]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800173a:	b29b      	uxth	r3, r3
 800173c:	3b01      	subs	r3, #1
 800173e:	b29a      	uxth	r2, r3
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001748:	3b01      	subs	r3, #1
 800174a:	b29a      	uxth	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	6a39      	ldr	r1, [r7, #32]
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f000 fdc8 	bl	80022ea <I2C_WaitOnBTFFlagUntilTimeout>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d00d      	beq.n	800177c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001764:	2b04      	cmp	r3, #4
 8001766:	d107      	bne.n	8001778 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001776:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e01a      	b.n	80017b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001780:	2b00      	cmp	r3, #0
 8001782:	d194      	bne.n	80016ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2220      	movs	r2, #32
 8001798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80017ac:	2300      	movs	r3, #0
 80017ae:	e000      	b.n	80017b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80017b0:	2302      	movs	r3, #2
  }
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3718      	adds	r7, #24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	00100002 	.word	0x00100002
 80017c0:	ffff0000 	.word	0xffff0000

080017c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08c      	sub	sp, #48	; 0x30
 80017c8:	af02      	add	r7, sp, #8
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	607a      	str	r2, [r7, #4]
 80017ce:	461a      	mov	r2, r3
 80017d0:	460b      	mov	r3, r1
 80017d2:	817b      	strh	r3, [r7, #10]
 80017d4:	4613      	mov	r3, r2
 80017d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80017d8:	f7ff fb6e 	bl	8000eb8 <HAL_GetTick>
 80017dc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b20      	cmp	r3, #32
 80017e8:	f040 8213 	bne.w	8001c12 <HAL_I2C_Master_Receive+0x44e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80017ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	2319      	movs	r3, #25
 80017f2:	2201      	movs	r2, #1
 80017f4:	497e      	ldr	r1, [pc, #504]	; (80019f0 <HAL_I2C_Master_Receive+0x22c>)
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f000 fc60 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001802:	2302      	movs	r3, #2
 8001804:	e206      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800180c:	2b01      	cmp	r3, #1
 800180e:	d101      	bne.n	8001814 <HAL_I2C_Master_Receive+0x50>
 8001810:	2302      	movs	r3, #2
 8001812:	e1ff      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2201      	movs	r2, #1
 8001818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	2b01      	cmp	r3, #1
 8001828:	d007      	beq.n	800183a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f042 0201 	orr.w	r2, r2, #1
 8001838:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001848:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2222      	movs	r2, #34	; 0x22
 800184e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2210      	movs	r2, #16
 8001856:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2200      	movs	r2, #0
 800185e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	893a      	ldrh	r2, [r7, #8]
 800186a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001870:	b29a      	uxth	r2, r3
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	4a5e      	ldr	r2, [pc, #376]	; (80019f4 <HAL_I2C_Master_Receive+0x230>)
 800187a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800187c:	8979      	ldrh	r1, [r7, #10]
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	f000 fb64 	bl	8001f50 <I2C_MasterRequestRead>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e1c0      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
    }

    if (hi2c->XferSize == 0U)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001896:	2b00      	cmp	r3, #0
 8001898:	d113      	bne.n	80018c2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	695b      	ldr	r3, [r3, #20]
 80018a4:	623b      	str	r3, [r7, #32]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	623b      	str	r3, [r7, #32]
 80018ae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	e194      	b.n	8001bec <HAL_I2C_Master_Receive+0x428>
    }
    else if (hi2c->XferSize == 1U)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d11d      	bne.n	8001906 <HAL_I2C_Master_Receive+0x142>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018d8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018da:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018dc:	2300      	movs	r3, #0
 80018de:	61fb      	str	r3, [r7, #28]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	61fb      	str	r3, [r7, #28]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	61fb      	str	r3, [r7, #28]
 80018f0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001900:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001902:	b662      	cpsie	i
 8001904:	e172      	b.n	8001bec <HAL_I2C_Master_Receive+0x428>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800190a:	2b02      	cmp	r3, #2
 800190c:	d11d      	bne.n	800194a <HAL_I2C_Master_Receive+0x186>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800191c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800191e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001920:	2300      	movs	r3, #0
 8001922:	61bb      	str	r3, [r7, #24]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	695b      	ldr	r3, [r3, #20]
 800192a:	61bb      	str	r3, [r7, #24]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	61bb      	str	r3, [r7, #24]
 8001934:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001944:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001946:	b662      	cpsie	i
 8001948:	e150      	b.n	8001bec <HAL_I2C_Master_Receive+0x428>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001958:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001970:	e13c      	b.n	8001bec <HAL_I2C_Master_Receive+0x428>
    {
      if (hi2c->XferSize <= 3U)
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001976:	2b03      	cmp	r3, #3
 8001978:	f200 80f5 	bhi.w	8001b66 <HAL_I2C_Master_Receive+0x3a2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001980:	2b01      	cmp	r3, #1
 8001982:	d123      	bne.n	80019cc <HAL_I2C_Master_Receive+0x208>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001986:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f000 fcef 	bl	800236c <I2C_WaitOnRXNEFlagUntilTimeout>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <HAL_I2C_Master_Receive+0x1d4>
          {
            return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e13d      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	691a      	ldr	r2, [r3, #16]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019aa:	1c5a      	adds	r2, r3, #1
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019b4:	3b01      	subs	r3, #1
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	3b01      	subs	r3, #1
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80019ca:	e10f      	b.n	8001bec <HAL_I2C_Master_Receive+0x428>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d150      	bne.n	8001a76 <HAL_I2C_Master_Receive+0x2b2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80019d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019da:	2200      	movs	r2, #0
 80019dc:	4906      	ldr	r1, [pc, #24]	; (80019f8 <HAL_I2C_Master_Receive+0x234>)
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f000 fb6c 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d008      	beq.n	80019fc <HAL_I2C_Master_Receive+0x238>
          {
            return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e112      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
 80019ee:	bf00      	nop
 80019f0:	00100002 	.word	0x00100002
 80019f4:	ffff0000 	.word	0xffff0000
 80019f8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80019fc:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a0c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	691a      	ldr	r2, [r3, #16]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a20:	1c5a      	adds	r2, r3, #1
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001a40:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	691a      	ldr	r2, [r3, #16]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a54:	1c5a      	adds	r2, r3, #1
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001a74:	e0ba      	b.n	8001bec <HAL_I2C_Master_Receive+0x428>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	4967      	ldr	r1, [pc, #412]	; (8001c1c <HAL_I2C_Master_Receive+0x458>)
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f000 fb1b 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <HAL_I2C_Master_Receive+0x2cc>
          {
            return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e0c1      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a9e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	691a      	ldr	r2, [r3, #16]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aac:	b2d2      	uxtb	r2, r2
 8001aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab4:	1c5a      	adds	r2, r3, #1
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	3b01      	subs	r3, #1
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ada:	2200      	movs	r2, #0
 8001adc:	494f      	ldr	r1, [pc, #316]	; (8001c1c <HAL_I2C_Master_Receive+0x458>)
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f000 faec 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_I2C_Master_Receive+0x32a>
          {
            return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e092      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001afc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	691a      	ldr	r2, [r3, #16]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b08:	b2d2      	uxtb	r2, r2
 8001b0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b10:	1c5a      	adds	r2, r3, #1
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001b30:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	691a      	ldr	r2, [r3, #16]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	b2d2      	uxtb	r2, r2
 8001b3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001b64:	e042      	b.n	8001bec <HAL_I2C_Master_Receive+0x428>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f000 fbfe 	bl	800236c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_I2C_Master_Receive+0x3b6>
        {
          return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e04c      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	691a      	ldr	r2, [r3, #16]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b84:	b2d2      	uxtb	r2, r2
 8001b86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b96:	3b01      	subs	r3, #1
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	f003 0304 	and.w	r3, r3, #4
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	d118      	bne.n	8001bec <HAL_I2C_Master_Receive+0x428>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	691a      	ldr	r2, [r3, #16]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	3b01      	subs	r3, #1
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	f47f aebe 	bne.w	8001972 <HAL_I2C_Master_Receive+0x1ae>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2220      	movs	r2, #32
 8001bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	e000      	b.n	8001c14 <HAL_I2C_Master_Receive+0x450>
  }
  else
  {
    return HAL_BUSY;
 8001c12:	2302      	movs	r3, #2
  }
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3728      	adds	r7, #40	; 0x28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	00010004 	.word	0x00010004

08001c20 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	; 0x28
 8001c24:	af02      	add	r7, sp, #8
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	603b      	str	r3, [r7, #0]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001c30:	f7ff f942 	bl	8000eb8 <HAL_GetTick>
 8001c34:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8001c36:	2301      	movs	r3, #1
 8001c38:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b20      	cmp	r3, #32
 8001c44:	f040 8105 	bne.w	8001e52 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	2319      	movs	r3, #25
 8001c4e:	2201      	movs	r2, #1
 8001c50:	4982      	ldr	r1, [pc, #520]	; (8001e5c <HAL_I2C_IsDeviceReady+0x23c>)
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f000 fa32 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	e0f8      	b.n	8001e54 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d101      	bne.n	8001c70 <HAL_I2C_IsDeviceReady+0x50>
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	e0f1      	b.n	8001e54 <HAL_I2C_IsDeviceReady+0x234>
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d007      	beq.n	8001c96 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f042 0201 	orr.w	r2, r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ca4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2224      	movs	r2, #36	; 0x24
 8001caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4a6a      	ldr	r2, [pc, #424]	; (8001e60 <HAL_I2C_IsDeviceReady+0x240>)
 8001cb8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cc8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	f000 f9f0 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e0b6      	b.n	8001e54 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ce6:	897b      	ldrh	r3, [r7, #10]
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	461a      	mov	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001cf4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001cf6:	f7ff f8df 	bl	8000eb8 <HAL_GetTick>
 8001cfa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	bf0c      	ite	eq
 8001d0a:	2301      	moveq	r3, #1
 8001d0c:	2300      	movne	r3, #0
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	695b      	ldr	r3, [r3, #20]
 8001d18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d20:	bf0c      	ite	eq
 8001d22:	2301      	moveq	r3, #1
 8001d24:	2300      	movne	r3, #0
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001d2a:	e025      	b.n	8001d78 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d2c:	f7ff f8c4 	bl	8000eb8 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d302      	bcc.n	8001d42 <HAL_I2C_IsDeviceReady+0x122>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d103      	bne.n	8001d4a <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	22a0      	movs	r2, #160	; 0xa0
 8001d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	695b      	ldr	r3, [r3, #20]
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	bf0c      	ite	eq
 8001d58:	2301      	moveq	r3, #1
 8001d5a:	2300      	movne	r3, #0
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	695b      	ldr	r3, [r3, #20]
 8001d66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d6e:	bf0c      	ite	eq
 8001d70:	2301      	moveq	r3, #1
 8001d72:	2300      	movne	r3, #0
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	2ba0      	cmp	r3, #160	; 0xa0
 8001d82:	d005      	beq.n	8001d90 <HAL_I2C_IsDeviceReady+0x170>
 8001d84:	7dfb      	ldrb	r3, [r7, #23]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d102      	bne.n	8001d90 <HAL_I2C_IsDeviceReady+0x170>
 8001d8a:	7dbb      	ldrb	r3, [r7, #22]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0cd      	beq.n	8001d2c <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2220      	movs	r2, #32
 8001d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d129      	bne.n	8001dfa <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001db4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	695b      	ldr	r3, [r3, #20]
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	2319      	movs	r3, #25
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	4921      	ldr	r1, [pc, #132]	; (8001e5c <HAL_I2C_IsDeviceReady+0x23c>)
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f000 f970 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e036      	b.n	8001e54 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2220      	movs	r2, #32
 8001dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001df6:	2300      	movs	r3, #0
 8001df8:	e02c      	b.n	8001e54 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e08:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001e12:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	9300      	str	r3, [sp, #0]
 8001e18:	2319      	movs	r3, #25
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	490f      	ldr	r1, [pc, #60]	; (8001e5c <HAL_I2C_IsDeviceReady+0x23c>)
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	f000 f94c 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e012      	b.n	8001e54 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	3301      	adds	r3, #1
 8001e32:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	f4ff af3e 	bcc.w	8001cba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2220      	movs	r2, #32
 8001e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e000      	b.n	8001e54 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8001e52:	2302      	movs	r3, #2
  }
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3720      	adds	r7, #32
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	00100002 	.word	0x00100002
 8001e60:	ffff0000 	.word	0xffff0000

08001e64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af02      	add	r7, sp, #8
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	607a      	str	r2, [r7, #4]
 8001e6e:	603b      	str	r3, [r7, #0]
 8001e70:	460b      	mov	r3, r1
 8001e72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	2b08      	cmp	r3, #8
 8001e7e:	d006      	beq.n	8001e8e <I2C_MasterRequestWrite+0x2a>
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d003      	beq.n	8001e8e <I2C_MasterRequestWrite+0x2a>
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001e8c:	d108      	bne.n	8001ea0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	e00b      	b.n	8001eb8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea4:	2b12      	cmp	r3, #18
 8001ea6:	d107      	bne.n	8001eb8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001eb6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f000 f8f9 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e035      	b.n	8001f40 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001edc:	d108      	bne.n	8001ef0 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ede:	897b      	ldrh	r3, [r7, #10]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001eec:	611a      	str	r2, [r3, #16]
 8001eee:	e01b      	b.n	8001f28 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001ef0:	897b      	ldrh	r3, [r7, #10]
 8001ef2:	11db      	asrs	r3, r3, #7
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	f003 0306 	and.w	r3, r3, #6
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	f063 030f 	orn	r3, r3, #15
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	490e      	ldr	r1, [pc, #56]	; (8001f48 <I2C_MasterRequestWrite+0xe4>)
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f000 f92b 	bl	800216a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e010      	b.n	8001f40 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001f1e:	897b      	ldrh	r3, [r7, #10]
 8001f20:	b2da      	uxtb	r2, r3
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	4907      	ldr	r1, [pc, #28]	; (8001f4c <I2C_MasterRequestWrite+0xe8>)
 8001f2e:	68f8      	ldr	r0, [r7, #12]
 8001f30:	f000 f91b 	bl	800216a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	00010008 	.word	0x00010008
 8001f4c:	00010002 	.word	0x00010002

08001f50 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	607a      	str	r2, [r7, #4]
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f64:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001f74:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	d006      	beq.n	8001f8a <I2C_MasterRequestRead+0x3a>
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d003      	beq.n	8001f8a <I2C_MasterRequestRead+0x3a>
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001f88:	d108      	bne.n	8001f9c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	e00b      	b.n	8001fb4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa0:	2b11      	cmp	r3, #17
 8001fa2:	d107      	bne.n	8001fb4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fb2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f000 f87b 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e06d      	b.n	80020ac <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001fd8:	d108      	bne.n	8001fec <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001fda:	897b      	ldrh	r3, [r7, #10]
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	611a      	str	r2, [r3, #16]
 8001fea:	e053      	b.n	8002094 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001fec:	897b      	ldrh	r3, [r7, #10]
 8001fee:	11db      	asrs	r3, r3, #7
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	f003 0306 	and.w	r3, r3, #6
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	f063 030f 	orn	r3, r3, #15
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	492a      	ldr	r1, [pc, #168]	; (80020b4 <I2C_MasterRequestRead+0x164>)
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f000 f8ad 	bl	800216a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e048      	b.n	80020ac <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800201a:	897b      	ldrh	r3, [r7, #10]
 800201c:	b2da      	uxtb	r2, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	4923      	ldr	r1, [pc, #140]	; (80020b8 <I2C_MasterRequestRead+0x168>)
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f000 f89d 	bl	800216a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e038      	b.n	80020ac <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800203a:	2300      	movs	r3, #0
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	695b      	ldr	r3, [r3, #20]
 8002044:	613b      	str	r3, [r7, #16]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800205e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f000 f825 	bl	80020bc <I2C_WaitOnFlagUntilTimeout>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e017      	b.n	80020ac <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800207c:	897b      	ldrh	r3, [r7, #10]
 800207e:	11db      	asrs	r3, r3, #7
 8002080:	b2db      	uxtb	r3, r3
 8002082:	f003 0306 	and.w	r3, r3, #6
 8002086:	b2db      	uxtb	r3, r3
 8002088:	f063 030e 	orn	r3, r3, #14
 800208c:	b2da      	uxtb	r2, r3
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	4907      	ldr	r1, [pc, #28]	; (80020b8 <I2C_MasterRequestRead+0x168>)
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f000 f865 	bl	800216a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3718      	adds	r7, #24
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	00010008 	.word	0x00010008
 80020b8:	00010002 	.word	0x00010002

080020bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	603b      	str	r3, [r7, #0]
 80020c8:	4613      	mov	r3, r2
 80020ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020cc:	e025      	b.n	800211a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d4:	d021      	beq.n	800211a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020d6:	f7fe feef 	bl	8000eb8 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d302      	bcc.n	80020ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d116      	bne.n	800211a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2200      	movs	r2, #0
 80020f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2220      	movs	r2, #32
 80020f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	f043 0220 	orr.w	r2, r3, #32
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e023      	b.n	8002162 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	0c1b      	lsrs	r3, r3, #16
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b01      	cmp	r3, #1
 8002122:	d10d      	bne.n	8002140 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	43da      	mvns	r2, r3
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	4013      	ands	r3, r2
 8002130:	b29b      	uxth	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	bf0c      	ite	eq
 8002136:	2301      	moveq	r3, #1
 8002138:	2300      	movne	r3, #0
 800213a:	b2db      	uxtb	r3, r3
 800213c:	461a      	mov	r2, r3
 800213e:	e00c      	b.n	800215a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	43da      	mvns	r2, r3
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	4013      	ands	r3, r2
 800214c:	b29b      	uxth	r3, r3
 800214e:	2b00      	cmp	r3, #0
 8002150:	bf0c      	ite	eq
 8002152:	2301      	moveq	r3, #1
 8002154:	2300      	movne	r3, #0
 8002156:	b2db      	uxtb	r3, r3
 8002158:	461a      	mov	r2, r3
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	429a      	cmp	r2, r3
 800215e:	d0b6      	beq.n	80020ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b084      	sub	sp, #16
 800216e:	af00      	add	r7, sp, #0
 8002170:	60f8      	str	r0, [r7, #12]
 8002172:	60b9      	str	r1, [r7, #8]
 8002174:	607a      	str	r2, [r7, #4]
 8002176:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002178:	e051      	b.n	800221e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002184:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002188:	d123      	bne.n	80021d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002198:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80021a2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2200      	movs	r2, #0
 80021a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2220      	movs	r2, #32
 80021ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	f043 0204 	orr.w	r2, r3, #4
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2200      	movs	r2, #0
 80021ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e046      	b.n	8002260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d8:	d021      	beq.n	800221e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021da:	f7fe fe6d 	bl	8000eb8 <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d302      	bcc.n	80021f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d116      	bne.n	800221e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2220      	movs	r2, #32
 80021fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2200      	movs	r2, #0
 8002202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	f043 0220 	orr.w	r2, r3, #32
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e020      	b.n	8002260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	0c1b      	lsrs	r3, r3, #16
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b01      	cmp	r3, #1
 8002226:	d10c      	bne.n	8002242 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	43da      	mvns	r2, r3
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	4013      	ands	r3, r2
 8002234:	b29b      	uxth	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	bf14      	ite	ne
 800223a:	2301      	movne	r3, #1
 800223c:	2300      	moveq	r3, #0
 800223e:	b2db      	uxtb	r3, r3
 8002240:	e00b      	b.n	800225a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	43da      	mvns	r2, r3
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	4013      	ands	r3, r2
 800224e:	b29b      	uxth	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	bf14      	ite	ne
 8002254:	2301      	movne	r3, #1
 8002256:	2300      	moveq	r3, #0
 8002258:	b2db      	uxtb	r3, r3
 800225a:	2b00      	cmp	r3, #0
 800225c:	d18d      	bne.n	800217a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002274:	e02d      	b.n	80022d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f000 f8ce 	bl	8002418 <I2C_IsAcknowledgeFailed>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e02d      	b.n	80022e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800228c:	d021      	beq.n	80022d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800228e:	f7fe fe13 	bl	8000eb8 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	68ba      	ldr	r2, [r7, #8]
 800229a:	429a      	cmp	r2, r3
 800229c:	d302      	bcc.n	80022a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d116      	bne.n	80022d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2200      	movs	r2, #0
 80022a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2220      	movs	r2, #32
 80022ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022be:	f043 0220 	orr.w	r2, r3, #32
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e007      	b.n	80022e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022dc:	2b80      	cmp	r3, #128	; 0x80
 80022de:	d1ca      	bne.n	8002276 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b084      	sub	sp, #16
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80022f6:	e02d      	b.n	8002354 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80022f8:	68f8      	ldr	r0, [r7, #12]
 80022fa:	f000 f88d 	bl	8002418 <I2C_IsAcknowledgeFailed>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e02d      	b.n	8002364 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800230e:	d021      	beq.n	8002354 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002310:	f7fe fdd2 	bl	8000eb8 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	429a      	cmp	r2, r3
 800231e:	d302      	bcc.n	8002326 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d116      	bne.n	8002354 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2220      	movs	r2, #32
 8002330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002340:	f043 0220 	orr.w	r2, r3, #32
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e007      	b.n	8002364 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	f003 0304 	and.w	r3, r3, #4
 800235e:	2b04      	cmp	r3, #4
 8002360:	d1ca      	bne.n	80022f8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002378:	e042      	b.n	8002400 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	695b      	ldr	r3, [r3, #20]
 8002380:	f003 0310 	and.w	r3, r3, #16
 8002384:	2b10      	cmp	r3, #16
 8002386:	d119      	bne.n	80023bc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f06f 0210 	mvn.w	r2, #16
 8002390:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2200      	movs	r2, #0
 8002396:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2220      	movs	r2, #32
 800239c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e029      	b.n	8002410 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023bc:	f7fe fd7c 	bl	8000eb8 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	68ba      	ldr	r2, [r7, #8]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d302      	bcc.n	80023d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d116      	bne.n	8002400 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2220      	movs	r2, #32
 80023dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	f043 0220 	orr.w	r2, r3, #32
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e007      	b.n	8002410 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800240a:	2b40      	cmp	r3, #64	; 0x40
 800240c:	d1b5      	bne.n	800237a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800242a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800242e:	d11b      	bne.n	8002468 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002438:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2220      	movs	r2, #32
 8002444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002454:	f043 0204 	orr.w	r2, r3, #4
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e000      	b.n	800246a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e26c      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	f000 8087 	beq.w	80025a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002494:	4b92      	ldr	r3, [pc, #584]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 030c 	and.w	r3, r3, #12
 800249c:	2b04      	cmp	r3, #4
 800249e:	d00c      	beq.n	80024ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024a0:	4b8f      	ldr	r3, [pc, #572]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 030c 	and.w	r3, r3, #12
 80024a8:	2b08      	cmp	r3, #8
 80024aa:	d112      	bne.n	80024d2 <HAL_RCC_OscConfig+0x5e>
 80024ac:	4b8c      	ldr	r3, [pc, #560]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024b8:	d10b      	bne.n	80024d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ba:	4b89      	ldr	r3, [pc, #548]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d06c      	beq.n	80025a0 <HAL_RCC_OscConfig+0x12c>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d168      	bne.n	80025a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e246      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024da:	d106      	bne.n	80024ea <HAL_RCC_OscConfig+0x76>
 80024dc:	4b80      	ldr	r3, [pc, #512]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a7f      	ldr	r2, [pc, #508]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e6:	6013      	str	r3, [r2, #0]
 80024e8:	e02e      	b.n	8002548 <HAL_RCC_OscConfig+0xd4>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d10c      	bne.n	800250c <HAL_RCC_OscConfig+0x98>
 80024f2:	4b7b      	ldr	r3, [pc, #492]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a7a      	ldr	r2, [pc, #488]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80024f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	4b78      	ldr	r3, [pc, #480]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a77      	ldr	r2, [pc, #476]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002504:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	e01d      	b.n	8002548 <HAL_RCC_OscConfig+0xd4>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002514:	d10c      	bne.n	8002530 <HAL_RCC_OscConfig+0xbc>
 8002516:	4b72      	ldr	r3, [pc, #456]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a71      	ldr	r2, [pc, #452]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800251c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002520:	6013      	str	r3, [r2, #0]
 8002522:	4b6f      	ldr	r3, [pc, #444]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a6e      	ldr	r2, [pc, #440]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	e00b      	b.n	8002548 <HAL_RCC_OscConfig+0xd4>
 8002530:	4b6b      	ldr	r3, [pc, #428]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a6a      	ldr	r2, [pc, #424]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002536:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	4b68      	ldr	r3, [pc, #416]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a67      	ldr	r2, [pc, #412]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002546:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d013      	beq.n	8002578 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002550:	f7fe fcb2 	bl	8000eb8 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7fe fcae 	bl	8000eb8 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	; 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e1fa      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256a:	4b5d      	ldr	r3, [pc, #372]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0f0      	beq.n	8002558 <HAL_RCC_OscConfig+0xe4>
 8002576:	e014      	b.n	80025a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002578:	f7fe fc9e 	bl	8000eb8 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002580:	f7fe fc9a 	bl	8000eb8 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	; 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e1e6      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002592:	4b53      	ldr	r3, [pc, #332]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f0      	bne.n	8002580 <HAL_RCC_OscConfig+0x10c>
 800259e:	e000      	b.n	80025a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d063      	beq.n	8002676 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025ae:	4b4c      	ldr	r3, [pc, #304]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f003 030c 	and.w	r3, r3, #12
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00b      	beq.n	80025d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025ba:	4b49      	ldr	r3, [pc, #292]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 030c 	and.w	r3, r3, #12
 80025c2:	2b08      	cmp	r3, #8
 80025c4:	d11c      	bne.n	8002600 <HAL_RCC_OscConfig+0x18c>
 80025c6:	4b46      	ldr	r3, [pc, #280]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d116      	bne.n	8002600 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025d2:	4b43      	ldr	r3, [pc, #268]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d005      	beq.n	80025ea <HAL_RCC_OscConfig+0x176>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d001      	beq.n	80025ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e1ba      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ea:	4b3d      	ldr	r3, [pc, #244]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	4939      	ldr	r1, [pc, #228]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fe:	e03a      	b.n	8002676 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d020      	beq.n	800264a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002608:	4b36      	ldr	r3, [pc, #216]	; (80026e4 <HAL_RCC_OscConfig+0x270>)
 800260a:	2201      	movs	r2, #1
 800260c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260e:	f7fe fc53 	bl	8000eb8 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002616:	f7fe fc4f 	bl	8000eb8 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e19b      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002628:	4b2d      	ldr	r3, [pc, #180]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002634:	4b2a      	ldr	r3, [pc, #168]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4927      	ldr	r1, [pc, #156]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 8002644:	4313      	orrs	r3, r2
 8002646:	600b      	str	r3, [r1, #0]
 8002648:	e015      	b.n	8002676 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800264a:	4b26      	ldr	r3, [pc, #152]	; (80026e4 <HAL_RCC_OscConfig+0x270>)
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002650:	f7fe fc32 	bl	8000eb8 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002658:	f7fe fc2e 	bl	8000eb8 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e17a      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800266a:	4b1d      	ldr	r3, [pc, #116]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1f0      	bne.n	8002658 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d03a      	beq.n	80026f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d019      	beq.n	80026be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800268a:	4b17      	ldr	r3, [pc, #92]	; (80026e8 <HAL_RCC_OscConfig+0x274>)
 800268c:	2201      	movs	r2, #1
 800268e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002690:	f7fe fc12 	bl	8000eb8 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002698:	f7fe fc0e 	bl	8000eb8 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e15a      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026aa:	4b0d      	ldr	r3, [pc, #52]	; (80026e0 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f0      	beq.n	8002698 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026b6:	2001      	movs	r0, #1
 80026b8:	f000 fac6 	bl	8002c48 <RCC_Delay>
 80026bc:	e01c      	b.n	80026f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026be:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <HAL_RCC_OscConfig+0x274>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c4:	f7fe fbf8 	bl	8000eb8 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ca:	e00f      	b.n	80026ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026cc:	f7fe fbf4 	bl	8000eb8 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d908      	bls.n	80026ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e140      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000
 80026e4:	42420000 	.word	0x42420000
 80026e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ec:	4b9e      	ldr	r3, [pc, #632]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80026ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1e9      	bne.n	80026cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0304 	and.w	r3, r3, #4
 8002700:	2b00      	cmp	r3, #0
 8002702:	f000 80a6 	beq.w	8002852 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002706:	2300      	movs	r3, #0
 8002708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800270a:	4b97      	ldr	r3, [pc, #604]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10d      	bne.n	8002732 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002716:	4b94      	ldr	r3, [pc, #592]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	4a93      	ldr	r2, [pc, #588]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800271c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002720:	61d3      	str	r3, [r2, #28]
 8002722:	4b91      	ldr	r3, [pc, #580]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800272e:	2301      	movs	r3, #1
 8002730:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002732:	4b8e      	ldr	r3, [pc, #568]	; (800296c <HAL_RCC_OscConfig+0x4f8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800273a:	2b00      	cmp	r3, #0
 800273c:	d118      	bne.n	8002770 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800273e:	4b8b      	ldr	r3, [pc, #556]	; (800296c <HAL_RCC_OscConfig+0x4f8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a8a      	ldr	r2, [pc, #552]	; (800296c <HAL_RCC_OscConfig+0x4f8>)
 8002744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800274a:	f7fe fbb5 	bl	8000eb8 <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002752:	f7fe fbb1 	bl	8000eb8 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b64      	cmp	r3, #100	; 0x64
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e0fd      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002764:	4b81      	ldr	r3, [pc, #516]	; (800296c <HAL_RCC_OscConfig+0x4f8>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d106      	bne.n	8002786 <HAL_RCC_OscConfig+0x312>
 8002778:	4b7b      	ldr	r3, [pc, #492]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4a7a      	ldr	r2, [pc, #488]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	6213      	str	r3, [r2, #32]
 8002784:	e02d      	b.n	80027e2 <HAL_RCC_OscConfig+0x36e>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10c      	bne.n	80027a8 <HAL_RCC_OscConfig+0x334>
 800278e:	4b76      	ldr	r3, [pc, #472]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 8002790:	6a1b      	ldr	r3, [r3, #32]
 8002792:	4a75      	ldr	r2, [pc, #468]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 8002794:	f023 0301 	bic.w	r3, r3, #1
 8002798:	6213      	str	r3, [r2, #32]
 800279a:	4b73      	ldr	r3, [pc, #460]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	4a72      	ldr	r2, [pc, #456]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027a0:	f023 0304 	bic.w	r3, r3, #4
 80027a4:	6213      	str	r3, [r2, #32]
 80027a6:	e01c      	b.n	80027e2 <HAL_RCC_OscConfig+0x36e>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b05      	cmp	r3, #5
 80027ae:	d10c      	bne.n	80027ca <HAL_RCC_OscConfig+0x356>
 80027b0:	4b6d      	ldr	r3, [pc, #436]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	4a6c      	ldr	r2, [pc, #432]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027b6:	f043 0304 	orr.w	r3, r3, #4
 80027ba:	6213      	str	r3, [r2, #32]
 80027bc:	4b6a      	ldr	r3, [pc, #424]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	4a69      	ldr	r2, [pc, #420]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	6213      	str	r3, [r2, #32]
 80027c8:	e00b      	b.n	80027e2 <HAL_RCC_OscConfig+0x36e>
 80027ca:	4b67      	ldr	r3, [pc, #412]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027cc:	6a1b      	ldr	r3, [r3, #32]
 80027ce:	4a66      	ldr	r2, [pc, #408]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	6213      	str	r3, [r2, #32]
 80027d6:	4b64      	ldr	r3, [pc, #400]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	4a63      	ldr	r2, [pc, #396]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80027dc:	f023 0304 	bic.w	r3, r3, #4
 80027e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d015      	beq.n	8002816 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ea:	f7fe fb65 	bl	8000eb8 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f0:	e00a      	b.n	8002808 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f2:	f7fe fb61 	bl	8000eb8 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002800:	4293      	cmp	r3, r2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e0ab      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002808:	4b57      	ldr	r3, [pc, #348]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0ee      	beq.n	80027f2 <HAL_RCC_OscConfig+0x37e>
 8002814:	e014      	b.n	8002840 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002816:	f7fe fb4f 	bl	8000eb8 <HAL_GetTick>
 800281a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800281c:	e00a      	b.n	8002834 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281e:	f7fe fb4b 	bl	8000eb8 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f241 3288 	movw	r2, #5000	; 0x1388
 800282c:	4293      	cmp	r3, r2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e095      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002834:	4b4c      	ldr	r3, [pc, #304]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1ee      	bne.n	800281e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002840:	7dfb      	ldrb	r3, [r7, #23]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d105      	bne.n	8002852 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002846:	4b48      	ldr	r3, [pc, #288]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	4a47      	ldr	r2, [pc, #284]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800284c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002850:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 8081 	beq.w	800295e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800285c:	4b42      	ldr	r3, [pc, #264]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 030c 	and.w	r3, r3, #12
 8002864:	2b08      	cmp	r3, #8
 8002866:	d061      	beq.n	800292c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	2b02      	cmp	r3, #2
 800286e:	d146      	bne.n	80028fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002870:	4b3f      	ldr	r3, [pc, #252]	; (8002970 <HAL_RCC_OscConfig+0x4fc>)
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002876:	f7fe fb1f 	bl	8000eb8 <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800287e:	f7fe fb1b 	bl	8000eb8 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e067      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002890:	4b35      	ldr	r3, [pc, #212]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1f0      	bne.n	800287e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028a4:	d108      	bne.n	80028b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028a6:	4b30      	ldr	r3, [pc, #192]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	492d      	ldr	r1, [pc, #180]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028b8:	4b2b      	ldr	r3, [pc, #172]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a19      	ldr	r1, [r3, #32]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c8:	430b      	orrs	r3, r1
 80028ca:	4927      	ldr	r1, [pc, #156]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028d0:	4b27      	ldr	r3, [pc, #156]	; (8002970 <HAL_RCC_OscConfig+0x4fc>)
 80028d2:	2201      	movs	r2, #1
 80028d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d6:	f7fe faef 	bl	8000eb8 <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028dc:	e008      	b.n	80028f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028de:	f7fe faeb 	bl	8000eb8 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e037      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028f0:	4b1d      	ldr	r3, [pc, #116]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d0f0      	beq.n	80028de <HAL_RCC_OscConfig+0x46a>
 80028fc:	e02f      	b.n	800295e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fe:	4b1c      	ldr	r3, [pc, #112]	; (8002970 <HAL_RCC_OscConfig+0x4fc>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002904:	f7fe fad8 	bl	8000eb8 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800290c:	f7fe fad4 	bl	8000eb8 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e020      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291e:	4b12      	ldr	r3, [pc, #72]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x498>
 800292a:	e018      	b.n	800295e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	69db      	ldr	r3, [r3, #28]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e013      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002938:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <HAL_RCC_OscConfig+0x4f4>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	429a      	cmp	r2, r3
 800294a:	d106      	bne.n	800295a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002956:	429a      	cmp	r2, r3
 8002958:	d001      	beq.n	800295e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	3718      	adds	r7, #24
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40021000 	.word	0x40021000
 800296c:	40007000 	.word	0x40007000
 8002970:	42420060 	.word	0x42420060

08002974 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e0d0      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002988:	4b6a      	ldr	r3, [pc, #424]	; (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0307 	and.w	r3, r3, #7
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	429a      	cmp	r2, r3
 8002994:	d910      	bls.n	80029b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002996:	4b67      	ldr	r3, [pc, #412]	; (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f023 0207 	bic.w	r2, r3, #7
 800299e:	4965      	ldr	r1, [pc, #404]	; (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a6:	4b63      	ldr	r3, [pc, #396]	; (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d001      	beq.n	80029b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e0b8      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d020      	beq.n	8002a06 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029d0:	4b59      	ldr	r3, [pc, #356]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	4a58      	ldr	r2, [pc, #352]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 80029d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0308 	and.w	r3, r3, #8
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029e8:	4b53      	ldr	r3, [pc, #332]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	4a52      	ldr	r2, [pc, #328]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 80029ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029f4:	4b50      	ldr	r3, [pc, #320]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	494d      	ldr	r1, [pc, #308]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d040      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d107      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a1a:	4b47      	ldr	r3, [pc, #284]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d115      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e07f      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d107      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a32:	4b41      	ldr	r3, [pc, #260]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d109      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e073      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a42:	4b3d      	ldr	r3, [pc, #244]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e06b      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a52:	4b39      	ldr	r3, [pc, #228]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f023 0203 	bic.w	r2, r3, #3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4936      	ldr	r1, [pc, #216]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a64:	f7fe fa28 	bl	8000eb8 <HAL_GetTick>
 8002a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a6a:	e00a      	b.n	8002a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a6c:	f7fe fa24 	bl	8000eb8 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e053      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a82:	4b2d      	ldr	r3, [pc, #180]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f003 020c 	and.w	r2, r3, #12
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d1eb      	bne.n	8002a6c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a94:	4b27      	ldr	r3, [pc, #156]	; (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d210      	bcs.n	8002ac4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa2:	4b24      	ldr	r3, [pc, #144]	; (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 0207 	bic.w	r2, r3, #7
 8002aaa:	4922      	ldr	r1, [pc, #136]	; (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab2:	4b20      	ldr	r3, [pc, #128]	; (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0307 	and.w	r3, r3, #7
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d001      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e032      	b.n	8002b2a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0304 	and.w	r3, r3, #4
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d008      	beq.n	8002ae2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ad0:	4b19      	ldr	r3, [pc, #100]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	4916      	ldr	r1, [pc, #88]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d009      	beq.n	8002b02 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aee:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	00db      	lsls	r3, r3, #3
 8002afc:	490e      	ldr	r1, [pc, #56]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b02:	f000 f821 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8002b06:	4601      	mov	r1, r0
 8002b08:	4b0b      	ldr	r3, [pc, #44]	; (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	091b      	lsrs	r3, r3, #4
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	4a0a      	ldr	r2, [pc, #40]	; (8002b3c <HAL_RCC_ClockConfig+0x1c8>)
 8002b14:	5cd3      	ldrb	r3, [r2, r3]
 8002b16:	fa21 f303 	lsr.w	r3, r1, r3
 8002b1a:	4a09      	ldr	r2, [pc, #36]	; (8002b40 <HAL_RCC_ClockConfig+0x1cc>)
 8002b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b1e:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <HAL_RCC_ClockConfig+0x1d0>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fe f986 	bl	8000e34 <HAL_InitTick>

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40022000 	.word	0x40022000
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	08003620 	.word	0x08003620
 8002b40:	20000000 	.word	0x20000000
 8002b44:	20000004 	.word	0x20000004

08002b48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b48:	b490      	push	{r4, r7}
 8002b4a:	b08a      	sub	sp, #40	; 0x28
 8002b4c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b4e:	4b2a      	ldr	r3, [pc, #168]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002b50:	1d3c      	adds	r4, r7, #4
 8002b52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002b58:	4b28      	ldr	r3, [pc, #160]	; (8002bfc <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b5a:	881b      	ldrh	r3, [r3, #0]
 8002b5c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
 8002b62:	2300      	movs	r3, #0
 8002b64:	61bb      	str	r3, [r7, #24]
 8002b66:	2300      	movs	r3, #0
 8002b68:	627b      	str	r3, [r7, #36]	; 0x24
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b72:	4b23      	ldr	r3, [pc, #140]	; (8002c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	f003 030c 	and.w	r3, r3, #12
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	d002      	beq.n	8002b88 <HAL_RCC_GetSysClockFreq+0x40>
 8002b82:	2b08      	cmp	r3, #8
 8002b84:	d003      	beq.n	8002b8e <HAL_RCC_GetSysClockFreq+0x46>
 8002b86:	e02d      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b88:	4b1e      	ldr	r3, [pc, #120]	; (8002c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b8a:	623b      	str	r3, [r7, #32]
      break;
 8002b8c:	e02d      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	0c9b      	lsrs	r3, r3, #18
 8002b92:	f003 030f 	and.w	r3, r3, #15
 8002b96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b9a:	4413      	add	r3, r2
 8002b9c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002ba0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d013      	beq.n	8002bd4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bac:	4b14      	ldr	r3, [pc, #80]	; (8002c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	0c5b      	lsrs	r3, r3, #17
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002bba:	4413      	add	r3, r2
 8002bbc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002bc0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	4a0f      	ldr	r2, [pc, #60]	; (8002c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002bc6:	fb02 f203 	mul.w	r2, r2, r3
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8002bd2:	e004      	b.n	8002bde <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	4a0c      	ldr	r2, [pc, #48]	; (8002c08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bd8:	fb02 f303 	mul.w	r3, r2, r3
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be0:	623b      	str	r3, [r7, #32]
      break;
 8002be2:	e002      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002be4:	4b07      	ldr	r3, [pc, #28]	; (8002c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002be6:	623b      	str	r3, [r7, #32]
      break;
 8002be8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bea:	6a3b      	ldr	r3, [r7, #32]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3728      	adds	r7, #40	; 0x28
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bc90      	pop	{r4, r7}
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	08003550 	.word	0x08003550
 8002bfc:	08003560 	.word	0x08003560
 8002c00:	40021000 	.word	0x40021000
 8002c04:	007a1200 	.word	0x007a1200
 8002c08:	003d0900 	.word	0x003d0900

08002c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c10:	4b02      	ldr	r3, [pc, #8]	; (8002c1c <HAL_RCC_GetHCLKFreq+0x10>)
 8002c12:	681b      	ldr	r3, [r3, #0]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	20000000 	.word	0x20000000

08002c20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c24:	f7ff fff2 	bl	8002c0c <HAL_RCC_GetHCLKFreq>
 8002c28:	4601      	mov	r1, r0
 8002c2a:	4b05      	ldr	r3, [pc, #20]	; (8002c40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	0a1b      	lsrs	r3, r3, #8
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	4a03      	ldr	r2, [pc, #12]	; (8002c44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c36:	5cd3      	ldrb	r3, [r2, r3]
 8002c38:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40021000 	.word	0x40021000
 8002c44:	08003630 	.word	0x08003630

08002c48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c50:	4b0a      	ldr	r3, [pc, #40]	; (8002c7c <RCC_Delay+0x34>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a0a      	ldr	r2, [pc, #40]	; (8002c80 <RCC_Delay+0x38>)
 8002c56:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5a:	0a5b      	lsrs	r3, r3, #9
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c64:	bf00      	nop
  }
  while (Delay --);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	1e5a      	subs	r2, r3, #1
 8002c6a:	60fa      	str	r2, [r7, #12]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1f9      	bne.n	8002c64 <RCC_Delay+0x1c>
}
 8002c70:	bf00      	nop
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	20000000 	.word	0x20000000
 8002c80:	10624dd3 	.word	0x10624dd3

08002c84 <MPU6050WakeUpSensor>:

#include "mpu6050.h"

//**************** MPU6050 CODES ****************//

bool MPU6050WakeUpSensor(I2C_HandleTypeDef *I2Cx) {
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b088      	sub	sp, #32
 8002c88:	af02      	add	r7, sp, #8
 8002c8a:	6078      	str	r0, [r7, #4]
	if (MPU6050CheckProperties() == false)
 8002c8c:	f000 fb2e 	bl	80032ec <MPU6050CheckProperties>
 8002c90:	4603      	mov	r3, r0
 8002c92:	f083 0301 	eor.w	r3, r3, #1
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <MPU6050WakeUpSensor+0x1c>
		return false;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e02a      	b.n	8002cf6 <MPU6050WakeUpSensor+0x72>

	HAL_StatusTypeDef halI2CResult;
	uint8_t i2c_buffer[8];
	i2c_buffer[0] = MPU6050_REGISTER_ADDR_POWER_MANAGEMENT_2;
 8002ca0:	236c      	movs	r3, #108	; 0x6c
 8002ca2:	733b      	strb	r3, [r7, #12]
	i2c_buffer[1] = 0x00;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	737b      	strb	r3, [r7, #13]

	halI2CResult = HAL_I2C_Master_Transmit(I2Cx, MPU6050Properties.I2CAddress,
 8002ca8:	4b15      	ldr	r3, [pc, #84]	; (8002d00 <MPU6050WakeUpSensor+0x7c>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	b299      	uxth	r1, r3
 8002cae:	f107 020c 	add.w	r2, r7, #12
 8002cb2:	f241 3388 	movw	r3, #5000	; 0x1388
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	2302      	movs	r3, #2
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f7fe fc84 	bl	80015c8 <HAL_I2C_Master_Transmit>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	75fb      	strb	r3, [r7, #23]
			i2c_buffer, 2, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 8002cc4:	7dfb      	ldrb	r3, [r7, #23]
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	d104      	bne.n	8002cd4 <MPU6050WakeUpSensor+0x50>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 8002cca:	2004      	movs	r0, #4
 8002ccc:	f000 fbf0 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	e010      	b.n	8002cf6 <MPU6050WakeUpSensor+0x72>
	} else if (halI2CResult == HAL_ERROR) {
 8002cd4:	7dfb      	ldrb	r3, [r7, #23]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d104      	bne.n	8002ce4 <MPU6050WakeUpSensor+0x60>
		MPU6050ErrorOccured(ErrorI2CInterface);
 8002cda:	2005      	movs	r0, #5
 8002cdc:	f000 fbe8 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e008      	b.n	8002cf6 <MPU6050WakeUpSensor+0x72>
	} else if (halI2CResult == HAL_BUSY) {
 8002ce4:	7dfb      	ldrb	r3, [r7, #23]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d104      	bne.n	8002cf4 <MPU6050WakeUpSensor+0x70>
		MPU6050ErrorOccured(BusyI2CInterface);
 8002cea:	2003      	movs	r0, #3
 8002cec:	f000 fbe0 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	e000      	b.n	8002cf6 <MPU6050WakeUpSensor+0x72>
	}

	return true;
 8002cf4:	2301      	movs	r3, #1
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3718      	adds	r7, #24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000094 	.word	0x20000094

08002d04 <MPU6050SetAccelerometerRange>:

bool MPU6050SetAccelerometerRange(I2C_HandleTypeDef *I2Cx, MPU6050_AccRange accRange) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b088      	sub	sp, #32
 8002d08:	af02      	add	r7, sp, #8
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	70fb      	strb	r3, [r7, #3]
	if (MPU6050CheckProperties() == false)
 8002d10:	f000 faec 	bl	80032ec <MPU6050CheckProperties>
 8002d14:	4603      	mov	r3, r0
 8002d16:	f083 0301 	eor.w	r3, r3, #1
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <MPU6050SetAccelerometerRange+0x20>
		return false;
 8002d20:	2300      	movs	r3, #0
 8002d22:	e02f      	b.n	8002d84 <MPU6050SetAccelerometerRange+0x80>

	HAL_StatusTypeDef halI2CResult;
	uint8_t i2c_buffer[8];

	// Set Accelerometer Range
	i2c_buffer[0] = MPU6050_REGISTER_ADDR_ACCEL_RANGE_CONFIG;
 8002d24:	231c      	movs	r3, #28
 8002d26:	733b      	strb	r3, [r7, #12]
	i2c_buffer[1] = accRange << 2;
 8002d28:	78fb      	ldrb	r3, [r7, #3]
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	737b      	strb	r3, [r7, #13]
	halI2CResult = HAL_I2C_Master_Transmit(I2Cx, MPU6050Properties.I2CAddress,
 8002d30:	4b16      	ldr	r3, [pc, #88]	; (8002d8c <MPU6050SetAccelerometerRange+0x88>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	b299      	uxth	r1, r3
 8002d36:	f107 020c 	add.w	r2, r7, #12
 8002d3a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002d3e:	9300      	str	r3, [sp, #0]
 8002d40:	2302      	movs	r3, #2
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f7fe fc40 	bl	80015c8 <HAL_I2C_Master_Transmit>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	75fb      	strb	r3, [r7, #23]
			i2c_buffer, 2, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 8002d4c:	7dfb      	ldrb	r3, [r7, #23]
 8002d4e:	2b03      	cmp	r3, #3
 8002d50:	d104      	bne.n	8002d5c <MPU6050SetAccelerometerRange+0x58>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 8002d52:	2004      	movs	r0, #4
 8002d54:	f000 fbac 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	e013      	b.n	8002d84 <MPU6050SetAccelerometerRange+0x80>
	} else if (halI2CResult == HAL_ERROR) {
 8002d5c:	7dfb      	ldrb	r3, [r7, #23]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d104      	bne.n	8002d6c <MPU6050SetAccelerometerRange+0x68>
		MPU6050ErrorOccured(ErrorI2CInterface);
 8002d62:	2005      	movs	r0, #5
 8002d64:	f000 fba4 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e00b      	b.n	8002d84 <MPU6050SetAccelerometerRange+0x80>
	} else if (halI2CResult == HAL_BUSY) {
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d104      	bne.n	8002d7c <MPU6050SetAccelerometerRange+0x78>
		MPU6050ErrorOccured(BusyI2CInterface);
 8002d72:	2003      	movs	r0, #3
 8002d74:	f000 fb9c 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	e003      	b.n	8002d84 <MPU6050SetAccelerometerRange+0x80>
	}

	// Assign Variables
	MPU6050Properties.accRange = accRange;
 8002d7c:	4a03      	ldr	r2, [pc, #12]	; (8002d8c <MPU6050SetAccelerometerRange+0x88>)
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	7053      	strb	r3, [r2, #1]

	return true;
 8002d82:	2301      	movs	r3, #1
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000094 	.word	0x20000094

08002d90 <MPU6050SetGyroRange>:

bool MPU6050SetGyroRange(I2C_HandleTypeDef *I2Cx, MPU6050_GyroRange gyRange) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b088      	sub	sp, #32
 8002d94:	af02      	add	r7, sp, #8
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	70fb      	strb	r3, [r7, #3]
	if (MPU6050CheckProperties() == false)
 8002d9c:	f000 faa6 	bl	80032ec <MPU6050CheckProperties>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f083 0301 	eor.w	r3, r3, #1
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <MPU6050SetGyroRange+0x20>
		return false;
 8002dac:	2300      	movs	r3, #0
 8002dae:	e02f      	b.n	8002e10 <MPU6050SetGyroRange+0x80>

	HAL_StatusTypeDef halI2CResult;
	uint8_t i2c_buffer[8];

	// Set Gyroscope Range
	i2c_buffer[0] = MPU6050_REGISTER_ADDR_GYRO_RANGE_CONFIG;
 8002db0:	231b      	movs	r3, #27
 8002db2:	733b      	strb	r3, [r7, #12]
	i2c_buffer[1] = gyRange << 2;
 8002db4:	78fb      	ldrb	r3, [r7, #3]
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	737b      	strb	r3, [r7, #13]
	halI2CResult = HAL_I2C_Master_Transmit(I2Cx, MPU6050Properties.I2CAddress,
 8002dbc:	4b16      	ldr	r3, [pc, #88]	; (8002e18 <MPU6050SetGyroRange+0x88>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	b299      	uxth	r1, r3
 8002dc2:	f107 020c 	add.w	r2, r7, #12
 8002dc6:	f241 3388 	movw	r3, #5000	; 0x1388
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	2302      	movs	r3, #2
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7fe fbfa 	bl	80015c8 <HAL_I2C_Master_Transmit>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	75fb      	strb	r3, [r7, #23]
			i2c_buffer, 2, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 8002dd8:	7dfb      	ldrb	r3, [r7, #23]
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d104      	bne.n	8002de8 <MPU6050SetGyroRange+0x58>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 8002dde:	2004      	movs	r0, #4
 8002de0:	f000 fb66 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002de4:	2300      	movs	r3, #0
 8002de6:	e013      	b.n	8002e10 <MPU6050SetGyroRange+0x80>
	} else if (halI2CResult == HAL_ERROR) {
 8002de8:	7dfb      	ldrb	r3, [r7, #23]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d104      	bne.n	8002df8 <MPU6050SetGyroRange+0x68>
		MPU6050ErrorOccured(ErrorI2CInterface);
 8002dee:	2005      	movs	r0, #5
 8002df0:	f000 fb5e 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002df4:	2300      	movs	r3, #0
 8002df6:	e00b      	b.n	8002e10 <MPU6050SetGyroRange+0x80>
	} else if (halI2CResult == HAL_BUSY) {
 8002df8:	7dfb      	ldrb	r3, [r7, #23]
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d104      	bne.n	8002e08 <MPU6050SetGyroRange+0x78>
		MPU6050ErrorOccured(BusyI2CInterface);
 8002dfe:	2003      	movs	r0, #3
 8002e00:	f000 fb56 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002e04:	2300      	movs	r3, #0
 8002e06:	e003      	b.n	8002e10 <MPU6050SetGyroRange+0x80>
	}

	// Assign Variables
	MPU6050Properties.gyroRange = gyRange;
 8002e08:	4a03      	ldr	r2, [pc, #12]	; (8002e18 <MPU6050SetGyroRange+0x88>)
 8002e0a:	78fb      	ldrb	r3, [r7, #3]
 8002e0c:	7093      	strb	r3, [r2, #2]

	return true;
 8002e0e:	2301      	movs	r3, #1
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3718      	adds	r7, #24
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	20000094 	.word	0x20000094

08002e1c <MPU6050SetSamplingRate>:

bool MPU6050SetSamplingRate(I2C_HandleTypeDef *I2Cx, MPU6050_SamplingRate sr) {
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	460b      	mov	r3, r1
 8002e26:	70fb      	strb	r3, [r7, #3]
	if (MPU6050CheckProperties() == false)
 8002e28:	f000 fa60 	bl	80032ec <MPU6050CheckProperties>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	f083 0301 	eor.w	r3, r3, #1
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <MPU6050SetSamplingRate+0x20>
		return false;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	e02d      	b.n	8002e98 <MPU6050SetSamplingRate+0x7c>

	uint8_t i2c_buffer[8];
	i2c_buffer[0] = MPU6050_REGISTER_ADDR_SAMPLING_RATE;
 8002e3c:	2319      	movs	r3, #25
 8002e3e:	733b      	strb	r3, [r7, #12]
	i2c_buffer[1] = sr;
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	737b      	strb	r3, [r7, #13]

	HAL_StatusTypeDef halI2CResult = HAL_I2C_Master_Transmit(I2Cx,
			MPU6050Properties.I2CAddress, i2c_buffer, 2,
 8002e44:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <MPU6050SetSamplingRate+0x84>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
	HAL_StatusTypeDef halI2CResult = HAL_I2C_Master_Transmit(I2Cx,
 8002e48:	b299      	uxth	r1, r3
 8002e4a:	f107 020c 	add.w	r2, r7, #12
 8002e4e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	2302      	movs	r3, #2
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7fe fbb6 	bl	80015c8 <HAL_I2C_Master_Transmit>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	75fb      	strb	r3, [r7, #23]
			MPU6050_DEFAULT_TIMEOUT_VALUE);

	if (halI2CResult == HAL_TIMEOUT) {
 8002e60:	7dfb      	ldrb	r3, [r7, #23]
 8002e62:	2b03      	cmp	r3, #3
 8002e64:	d104      	bne.n	8002e70 <MPU6050SetSamplingRate+0x54>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 8002e66:	2004      	movs	r0, #4
 8002e68:	f000 fb22 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	e013      	b.n	8002e98 <MPU6050SetSamplingRate+0x7c>
	} else if (halI2CResult == HAL_ERROR) {
 8002e70:	7dfb      	ldrb	r3, [r7, #23]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d104      	bne.n	8002e80 <MPU6050SetSamplingRate+0x64>
		MPU6050ErrorOccured(ErrorI2CInterface);
 8002e76:	2005      	movs	r0, #5
 8002e78:	f000 fb1a 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e00b      	b.n	8002e98 <MPU6050SetSamplingRate+0x7c>
	} else if (halI2CResult == HAL_BUSY) {
 8002e80:	7dfb      	ldrb	r3, [r7, #23]
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d104      	bne.n	8002e90 <MPU6050SetSamplingRate+0x74>
		MPU6050ErrorOccured(BusyI2CInterface);
 8002e86:	2003      	movs	r0, #3
 8002e88:	f000 fb12 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	e003      	b.n	8002e98 <MPU6050SetSamplingRate+0x7c>
	}

	// Assign Variables
	MPU6050Properties.srRate = sr;
 8002e90:	4a03      	ldr	r2, [pc, #12]	; (8002ea0 <MPU6050SetSamplingRate+0x84>)
 8002e92:	78fb      	ldrb	r3, [r7, #3]
 8002e94:	70d3      	strb	r3, [r2, #3]

	return true;
 8002e96:	2301      	movs	r3, #1
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3718      	adds	r7, #24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20000094 	.word	0x20000094

08002ea4 <MPU6050EnableInterrupts>:

bool MPU6050EnableInterrupts(I2C_HandleTypeDef *I2Cx) {
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b088      	sub	sp, #32
 8002ea8:	af02      	add	r7, sp, #8
 8002eaa:	6078      	str	r0, [r7, #4]
	if (MPU6050CheckProperties() == false)
 8002eac:	f000 fa1e 	bl	80032ec <MPU6050CheckProperties>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	f083 0301 	eor.w	r3, r3, #1
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <MPU6050EnableInterrupts+0x1c>
		return false;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	e0a9      	b.n	8003014 <MPU6050EnableInterrupts+0x170>

	uint8_t i2c_buffer[8];
	uint8_t temp;
	i2c_buffer[0] = MPU6050_REGISTER_ADDR_INTERRUPT_ENABLE;
 8002ec0:	2338      	movs	r3, #56	; 0x38
 8002ec2:	733b      	strb	r3, [r7, #12]
	i2c_buffer[1] = 0x01;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	737b      	strb	r3, [r7, #13]

	HAL_StatusTypeDef halI2CResult;

	// Enable Interrupt
	halI2CResult = HAL_I2C_Master_Transmit(I2Cx, MPU6050Properties.I2CAddress,
 8002ec8:	4b54      	ldr	r3, [pc, #336]	; (800301c <MPU6050EnableInterrupts+0x178>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	b299      	uxth	r1, r3
 8002ece:	f107 020c 	add.w	r2, r7, #12
 8002ed2:	f241 3388 	movw	r3, #5000	; 0x1388
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	2302      	movs	r3, #2
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7fe fb74 	bl	80015c8 <HAL_I2C_Master_Transmit>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	75fb      	strb	r3, [r7, #23]
			i2c_buffer, 2, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 8002ee4:	7dfb      	ldrb	r3, [r7, #23]
 8002ee6:	2b03      	cmp	r3, #3
 8002ee8:	d104      	bne.n	8002ef4 <MPU6050EnableInterrupts+0x50>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 8002eea:	2004      	movs	r0, #4
 8002eec:	f000 fae0 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	e08f      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	} else if (halI2CResult == HAL_ERROR) {
 8002ef4:	7dfb      	ldrb	r3, [r7, #23]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d104      	bne.n	8002f04 <MPU6050EnableInterrupts+0x60>
		MPU6050ErrorOccured(ErrorI2CInterface);
 8002efa:	2005      	movs	r0, #5
 8002efc:	f000 fad8 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002f00:	2300      	movs	r3, #0
 8002f02:	e087      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	} else if (halI2CResult == HAL_BUSY) {
 8002f04:	7dfb      	ldrb	r3, [r7, #23]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d104      	bne.n	8002f14 <MPU6050EnableInterrupts+0x70>
		MPU6050ErrorOccured(BusyI2CInterface);
 8002f0a:	2003      	movs	r0, #3
 8002f0c:	f000 fad0 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e07f      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	}

	// Interrupt Configuration
	i2c_buffer[0] = MPU6050_REGISTER_ADDR_INTERRUPT_CONFIG;
 8002f14:	2337      	movs	r3, #55	; 0x37
 8002f16:	733b      	strb	r3, [r7, #12]
	i2c_buffer[1] = 0;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	737b      	strb	r3, [r7, #13]

	halI2CResult = HAL_I2C_Master_Transmit(I2Cx, MPU6050Properties.I2CAddress,
 8002f1c:	4b3f      	ldr	r3, [pc, #252]	; (800301c <MPU6050EnableInterrupts+0x178>)
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	b299      	uxth	r1, r3
 8002f22:	f107 020c 	add.w	r2, r7, #12
 8002f26:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7fe fb4a 	bl	80015c8 <HAL_I2C_Master_Transmit>
 8002f34:	4603      	mov	r3, r0
 8002f36:	75fb      	strb	r3, [r7, #23]
			i2c_buffer, 1, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 8002f38:	7dfb      	ldrb	r3, [r7, #23]
 8002f3a:	2b03      	cmp	r3, #3
 8002f3c:	d104      	bne.n	8002f48 <MPU6050EnableInterrupts+0xa4>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 8002f3e:	2004      	movs	r0, #4
 8002f40:	f000 fab6 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002f44:	2300      	movs	r3, #0
 8002f46:	e065      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	} else if (halI2CResult == HAL_ERROR) {
 8002f48:	7dfb      	ldrb	r3, [r7, #23]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d104      	bne.n	8002f58 <MPU6050EnableInterrupts+0xb4>
		MPU6050ErrorOccured(ErrorI2CInterface);
 8002f4e:	2005      	movs	r0, #5
 8002f50:	f000 faae 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002f54:	2300      	movs	r3, #0
 8002f56:	e05d      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	} else if (halI2CResult == HAL_BUSY) {
 8002f58:	7dfb      	ldrb	r3, [r7, #23]
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d104      	bne.n	8002f68 <MPU6050EnableInterrupts+0xc4>
		MPU6050ErrorOccured(BusyI2CInterface);
 8002f5e:	2003      	movs	r0, #3
 8002f60:	f000 faa6 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002f64:	2300      	movs	r3, #0
 8002f66:	e055      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	}

	halI2CResult = HAL_I2C_Master_Receive(I2Cx, MPU6050Properties.I2CAddress,
 8002f68:	4b2c      	ldr	r3, [pc, #176]	; (800301c <MPU6050EnableInterrupts+0x178>)
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	b299      	uxth	r1, r3
 8002f6e:	f107 020b 	add.w	r2, r7, #11
 8002f72:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	2301      	movs	r3, #1
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7fe fc22 	bl	80017c4 <HAL_I2C_Master_Receive>
 8002f80:	4603      	mov	r3, r0
 8002f82:	75fb      	strb	r3, [r7, #23]
			&temp, 1, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 8002f84:	7dfb      	ldrb	r3, [r7, #23]
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d104      	bne.n	8002f94 <MPU6050EnableInterrupts+0xf0>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 8002f8a:	2004      	movs	r0, #4
 8002f8c:	f000 fa90 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002f90:	2300      	movs	r3, #0
 8002f92:	e03f      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	} else if (halI2CResult == HAL_ERROR) {
 8002f94:	7dfb      	ldrb	r3, [r7, #23]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d104      	bne.n	8002fa4 <MPU6050EnableInterrupts+0x100>
		MPU6050ErrorOccured(ErrorI2CInterface);
 8002f9a:	2005      	movs	r0, #5
 8002f9c:	f000 fa88 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	e037      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	} else if (halI2CResult == HAL_BUSY) {
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d104      	bne.n	8002fb4 <MPU6050EnableInterrupts+0x110>
		MPU6050ErrorOccured(BusyI2CInterface);
 8002faa:	2003      	movs	r0, #3
 8002fac:	f000 fa80 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	e02f      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	}

	temp |= 0x10;
 8002fb4:	7afb      	ldrb	r3, [r7, #11]
 8002fb6:	f043 0310 	orr.w	r3, r3, #16
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	72fb      	strb	r3, [r7, #11]
	i2c_buffer[0] = MPU6050_REGISTER_ADDR_INTERRUPT_CONFIG;
 8002fbe:	2337      	movs	r3, #55	; 0x37
 8002fc0:	733b      	strb	r3, [r7, #12]
	i2c_buffer[1] = temp;
 8002fc2:	7afb      	ldrb	r3, [r7, #11]
 8002fc4:	737b      	strb	r3, [r7, #13]
	halI2CResult = HAL_I2C_Master_Receive(I2Cx, MPU6050Properties.I2CAddress,
 8002fc6:	4b15      	ldr	r3, [pc, #84]	; (800301c <MPU6050EnableInterrupts+0x178>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	b299      	uxth	r1, r3
 8002fcc:	f107 020c 	add.w	r2, r7, #12
 8002fd0:	f241 3388 	movw	r3, #5000	; 0x1388
 8002fd4:	9300      	str	r3, [sp, #0]
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f7fe fbf3 	bl	80017c4 <HAL_I2C_Master_Receive>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	75fb      	strb	r3, [r7, #23]
			i2c_buffer, 2, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 8002fe2:	7dfb      	ldrb	r3, [r7, #23]
 8002fe4:	2b03      	cmp	r3, #3
 8002fe6:	d104      	bne.n	8002ff2 <MPU6050EnableInterrupts+0x14e>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 8002fe8:	2004      	movs	r0, #4
 8002fea:	f000 fa61 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	e010      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	} else if (halI2CResult == HAL_ERROR) {
 8002ff2:	7dfb      	ldrb	r3, [r7, #23]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d104      	bne.n	8003002 <MPU6050EnableInterrupts+0x15e>
		MPU6050ErrorOccured(ErrorI2CInterface);
 8002ff8:	2005      	movs	r0, #5
 8002ffa:	f000 fa59 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8002ffe:	2300      	movs	r3, #0
 8003000:	e008      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	} else if (halI2CResult == HAL_BUSY) {
 8003002:	7dfb      	ldrb	r3, [r7, #23]
 8003004:	2b02      	cmp	r3, #2
 8003006:	d104      	bne.n	8003012 <MPU6050EnableInterrupts+0x16e>
		MPU6050ErrorOccured(BusyI2CInterface);
 8003008:	2003      	movs	r0, #3
 800300a:	f000 fa51 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 800300e:	2300      	movs	r3, #0
 8003010:	e000      	b.n	8003014 <MPU6050EnableInterrupts+0x170>
	}

	return true;
 8003012:	2301      	movs	r3, #1
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000094 	.word	0x20000094

08003020 <MPU6050Init>:

bool MPU6050Init(I2C_HandleTypeDef *I2Cx, MPU6050_AccRange accRange,
		MPU6050_GyroRange gyroRange, MPU6050_SamplingRate sr) {
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	4608      	mov	r0, r1
 800302a:	4611      	mov	r1, r2
 800302c:	461a      	mov	r2, r3
 800302e:	4603      	mov	r3, r0
 8003030:	70fb      	strb	r3, [r7, #3]
 8003032:	460b      	mov	r3, r1
 8003034:	70bb      	strb	r3, [r7, #2]
 8003036:	4613      	mov	r3, r2
 8003038:	707b      	strb	r3, [r7, #1]

	// Reset All Variables
	MPU6050Properties.I2CAddress = 0xD0;
 800303a:	4b41      	ldr	r3, [pc, #260]	; (8003140 <MPU6050Init+0x120>)
 800303c:	22d0      	movs	r2, #208	; 0xd0
 800303e:	701a      	strb	r2, [r3, #0]

	MPU6050ErrorProperties.errorCode = NoError;
 8003040:	4b40      	ldr	r3, [pc, #256]	; (8003144 <MPU6050Init+0x124>)
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
	MPU6050ErrorProperties.errorString = MPU6050_ERROR_STRING[NoError];
 8003046:	4b40      	ldr	r3, [pc, #256]	; (8003148 <MPU6050Init+0x128>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a3e      	ldr	r2, [pc, #248]	; (8003144 <MPU6050Init+0x124>)
 800304c:	6053      	str	r3, [r2, #4]

	MPU6050Properties.xRawAccValue = 0;
 800304e:	4b3c      	ldr	r3, [pc, #240]	; (8003140 <MPU6050Init+0x120>)
 8003050:	2200      	movs	r2, #0
 8003052:	809a      	strh	r2, [r3, #4]
	MPU6050Properties.yRawAccValue = 0;
 8003054:	4b3a      	ldr	r3, [pc, #232]	; (8003140 <MPU6050Init+0x120>)
 8003056:	2200      	movs	r2, #0
 8003058:	80da      	strh	r2, [r3, #6]
	MPU6050Properties.zRawAccValue = 0;
 800305a:	4b39      	ldr	r3, [pc, #228]	; (8003140 <MPU6050Init+0x120>)
 800305c:	2200      	movs	r2, #0
 800305e:	811a      	strh	r2, [r3, #8]

	MPU6050Properties.xRawGyroValue = 0;
 8003060:	4b37      	ldr	r3, [pc, #220]	; (8003140 <MPU6050Init+0x120>)
 8003062:	2200      	movs	r2, #0
 8003064:	815a      	strh	r2, [r3, #10]
	MPU6050Properties.yRawGyroValue = 0;
 8003066:	4b36      	ldr	r3, [pc, #216]	; (8003140 <MPU6050Init+0x120>)
 8003068:	2200      	movs	r2, #0
 800306a:	819a      	strh	r2, [r3, #12]
	MPU6050Properties.zRawGyroValue = 0;
 800306c:	4b34      	ldr	r3, [pc, #208]	; (8003140 <MPU6050Init+0x120>)
 800306e:	2200      	movs	r2, #0
 8003070:	81da      	strh	r2, [r3, #14]

	MPU6050Properties.xAccValue = 0.0;
 8003072:	4b33      	ldr	r3, [pc, #204]	; (8003140 <MPU6050Init+0x120>)
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	615a      	str	r2, [r3, #20]
	MPU6050Properties.yAccValue = 0.0;
 800307a:	4b31      	ldr	r3, [pc, #196]	; (8003140 <MPU6050Init+0x120>)
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	619a      	str	r2, [r3, #24]
	MPU6050Properties.zAccValue = 0.0;
 8003082:	4b2f      	ldr	r3, [pc, #188]	; (8003140 <MPU6050Init+0x120>)
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	61da      	str	r2, [r3, #28]

	MPU6050Properties.xGyroValue = 0.0;
 800308a:	4b2d      	ldr	r3, [pc, #180]	; (8003140 <MPU6050Init+0x120>)
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	621a      	str	r2, [r3, #32]
	MPU6050Properties.yGyroValue = 0.0;
 8003092:	4b2b      	ldr	r3, [pc, #172]	; (8003140 <MPU6050Init+0x120>)
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	625a      	str	r2, [r3, #36]	; 0x24
	MPU6050Properties.zGyroValue = 0.0;
 800309a:	4b29      	ldr	r3, [pc, #164]	; (8003140 <MPU6050Init+0x120>)
 800309c:	f04f 0200 	mov.w	r2, #0
 80030a0:	629a      	str	r2, [r3, #40]	; 0x28

	if (MPU6050FindDevice(I2Cx, 0, 255) == false)
 80030a2:	22ff      	movs	r2, #255	; 0xff
 80030a4:	2100      	movs	r1, #0
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 f8f8 	bl	800329c <MPU6050FindDevice>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f083 0301 	eor.w	r3, r3, #1
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <MPU6050Init+0x9c>
		return false;
 80030b8:	2300      	movs	r3, #0
 80030ba:	e03d      	b.n	8003138 <MPU6050Init+0x118>

	if (MPU6050WakeUpSensor(I2Cx) == false)
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff fde1 	bl	8002c84 <MPU6050WakeUpSensor>
 80030c2:	4603      	mov	r3, r0
 80030c4:	f083 0301 	eor.w	r3, r3, #1
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <MPU6050Init+0xb2>
		return false;
 80030ce:	2300      	movs	r3, #0
 80030d0:	e032      	b.n	8003138 <MPU6050Init+0x118>

	if (MPU6050SetAccelerometerRange(I2Cx, accRange) == false)
 80030d2:	78fb      	ldrb	r3, [r7, #3]
 80030d4:	4619      	mov	r1, r3
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7ff fe14 	bl	8002d04 <MPU6050SetAccelerometerRange>
 80030dc:	4603      	mov	r3, r0
 80030de:	f083 0301 	eor.w	r3, r3, #1
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <MPU6050Init+0xcc>
		return false;
 80030e8:	2300      	movs	r3, #0
 80030ea:	e025      	b.n	8003138 <MPU6050Init+0x118>

	if (MPU6050SetGyroRange(I2Cx, gyroRange) == false)
 80030ec:	78bb      	ldrb	r3, [r7, #2]
 80030ee:	4619      	mov	r1, r3
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff fe4d 	bl	8002d90 <MPU6050SetGyroRange>
 80030f6:	4603      	mov	r3, r0
 80030f8:	f083 0301 	eor.w	r3, r3, #1
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <MPU6050Init+0xe6>
		return false;
 8003102:	2300      	movs	r3, #0
 8003104:	e018      	b.n	8003138 <MPU6050Init+0x118>

	if (MPU6050SetSamplingRate(I2Cx, sr) == false)
 8003106:	787b      	ldrb	r3, [r7, #1]
 8003108:	4619      	mov	r1, r3
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f7ff fe86 	bl	8002e1c <MPU6050SetSamplingRate>
 8003110:	4603      	mov	r3, r0
 8003112:	f083 0301 	eor.w	r3, r3, #1
 8003116:	b2db      	uxtb	r3, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <MPU6050Init+0x100>
		return false;
 800311c:	2300      	movs	r3, #0
 800311e:	e00b      	b.n	8003138 <MPU6050Init+0x118>

	if (MPU6050EnableInterrupts(I2Cx) == false)
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f7ff febf 	bl	8002ea4 <MPU6050EnableInterrupts>
 8003126:	4603      	mov	r3, r0
 8003128:	f083 0301 	eor.w	r3, r3, #1
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <MPU6050Init+0x116>
		return false;
 8003132:	2300      	movs	r3, #0
 8003134:	e000      	b.n	8003138 <MPU6050Init+0x118>

	return true;
 8003136:	2301      	movs	r3, #1
}
 8003138:	4618      	mov	r0, r3
 800313a:	3708      	adds	r7, #8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	20000094 	.word	0x20000094
 8003144:	200000c0 	.word	0x200000c0
 8003148:	2000000c 	.word	0x2000000c

0800314c <MPU6050ReadAccelValues>:

bool MPU6050ReadAccelValues(I2C_HandleTypeDef *I2Cx) {
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af02      	add	r7, sp, #8
 8003152:	6078      	str	r0, [r7, #4]
	if (MPU6050CheckProperties() == false)
 8003154:	f000 f8ca 	bl	80032ec <MPU6050CheckProperties>
 8003158:	4603      	mov	r3, r0
 800315a:	f083 0301 	eor.w	r3, r3, #1
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <MPU6050ReadAccelValues+0x1c>
		return false;
 8003164:	2300      	movs	r3, #0
 8003166:	e092      	b.n	800328e <MPU6050ReadAccelValues+0x142>
	HAL_StatusTypeDef halI2CResult;
	uint8_t i2c_buffer[15];

	// Read Accelerometer Data
	// Request to read
	i2c_buffer[0] = MPU6050_REGISTER_ADDR_ACCEL_XOUT_H;
 8003168:	233b      	movs	r3, #59	; 0x3b
 800316a:	723b      	strb	r3, [r7, #8]
	halI2CResult = HAL_I2C_Master_Transmit(I2Cx, MPU6050Properties.I2CAddress,
 800316c:	4b4a      	ldr	r3, [pc, #296]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	b299      	uxth	r1, r3
 8003172:	f107 0208 	add.w	r2, r7, #8
 8003176:	f241 3388 	movw	r3, #5000	; 0x1388
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	2301      	movs	r3, #1
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe fa22 	bl	80015c8 <HAL_I2C_Master_Transmit>
 8003184:	4603      	mov	r3, r0
 8003186:	75fb      	strb	r3, [r7, #23]
			i2c_buffer, 1, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 8003188:	7dfb      	ldrb	r3, [r7, #23]
 800318a:	2b03      	cmp	r3, #3
 800318c:	d104      	bne.n	8003198 <MPU6050ReadAccelValues+0x4c>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 800318e:	2004      	movs	r0, #4
 8003190:	f000 f98e 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8003194:	2300      	movs	r3, #0
 8003196:	e07a      	b.n	800328e <MPU6050ReadAccelValues+0x142>
	} else if (halI2CResult == HAL_ERROR) {
 8003198:	7dfb      	ldrb	r3, [r7, #23]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d104      	bne.n	80031a8 <MPU6050ReadAccelValues+0x5c>
		MPU6050ErrorOccured(ErrorI2CInterface);
 800319e:	2005      	movs	r0, #5
 80031a0:	f000 f986 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 80031a4:	2300      	movs	r3, #0
 80031a6:	e072      	b.n	800328e <MPU6050ReadAccelValues+0x142>
	} else if (halI2CResult == HAL_BUSY) {
 80031a8:	7dfb      	ldrb	r3, [r7, #23]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d104      	bne.n	80031b8 <MPU6050ReadAccelValues+0x6c>
		MPU6050ErrorOccured(BusyI2CInterface);
 80031ae:	2003      	movs	r0, #3
 80031b0:	f000 f97e 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e06a      	b.n	800328e <MPU6050ReadAccelValues+0x142>
	}

	// Read Data
	i2c_buffer[1] = 0x00;
 80031b8:	2300      	movs	r3, #0
 80031ba:	727b      	strb	r3, [r7, #9]
	halI2CResult = HAL_I2C_Master_Receive(I2Cx, MPU6050Properties.I2CAddress,
 80031bc:	4b36      	ldr	r3, [pc, #216]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	b299      	uxth	r1, r3
 80031c2:	f107 0308 	add.w	r3, r7, #8
 80031c6:	1c5a      	adds	r2, r3, #1
 80031c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	230e      	movs	r3, #14
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7fe faf7 	bl	80017c4 <HAL_I2C_Master_Receive>
 80031d6:	4603      	mov	r3, r0
 80031d8:	75fb      	strb	r3, [r7, #23]
			&i2c_buffer[1], 14, MPU6050_DEFAULT_TIMEOUT_VALUE);
	if (halI2CResult == HAL_TIMEOUT) {
 80031da:	7dfb      	ldrb	r3, [r7, #23]
 80031dc:	2b03      	cmp	r3, #3
 80031de:	d104      	bne.n	80031ea <MPU6050ReadAccelValues+0x9e>
		MPU6050ErrorOccured(TimeoutI2CInterface);
 80031e0:	2004      	movs	r0, #4
 80031e2:	f000 f965 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 80031e6:	2300      	movs	r3, #0
 80031e8:	e051      	b.n	800328e <MPU6050ReadAccelValues+0x142>
	} else if (halI2CResult == HAL_ERROR) {
 80031ea:	7dfb      	ldrb	r3, [r7, #23]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d104      	bne.n	80031fa <MPU6050ReadAccelValues+0xae>
		MPU6050ErrorOccured(ErrorI2CInterface);
 80031f0:	2005      	movs	r0, #5
 80031f2:	f000 f95d 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 80031f6:	2300      	movs	r3, #0
 80031f8:	e049      	b.n	800328e <MPU6050ReadAccelValues+0x142>
	} else if (halI2CResult == HAL_BUSY) {
 80031fa:	7dfb      	ldrb	r3, [r7, #23]
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d104      	bne.n	800320a <MPU6050ReadAccelValues+0xbe>
		MPU6050ErrorOccured(BusyI2CInterface);
 8003200:	2003      	movs	r0, #3
 8003202:	f000 f955 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 8003206:	2300      	movs	r3, #0
 8003208:	e041      	b.n	800328e <MPU6050ReadAccelValues+0x142>
	}

	MPU6050Properties.xRawAccValue = (i2c_buffer[1] << 8 | i2c_buffer[2]);
 800320a:	7a7b      	ldrb	r3, [r7, #9]
 800320c:	021b      	lsls	r3, r3, #8
 800320e:	b21a      	sxth	r2, r3
 8003210:	7abb      	ldrb	r3, [r7, #10]
 8003212:	b21b      	sxth	r3, r3
 8003214:	4313      	orrs	r3, r2
 8003216:	b21a      	sxth	r2, r3
 8003218:	4b1f      	ldr	r3, [pc, #124]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 800321a:	809a      	strh	r2, [r3, #4]
	MPU6050Properties.yRawAccValue = (i2c_buffer[3] << 8 | i2c_buffer[4]);
 800321c:	7afb      	ldrb	r3, [r7, #11]
 800321e:	021b      	lsls	r3, r3, #8
 8003220:	b21a      	sxth	r2, r3
 8003222:	7b3b      	ldrb	r3, [r7, #12]
 8003224:	b21b      	sxth	r3, r3
 8003226:	4313      	orrs	r3, r2
 8003228:	b21a      	sxth	r2, r3
 800322a:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 800322c:	80da      	strh	r2, [r3, #6]
	MPU6050Properties.zRawAccValue = (i2c_buffer[5] << 8 | i2c_buffer[6]);
 800322e:	7b7b      	ldrb	r3, [r7, #13]
 8003230:	021b      	lsls	r3, r3, #8
 8003232:	b21a      	sxth	r2, r3
 8003234:	7bbb      	ldrb	r3, [r7, #14]
 8003236:	b21b      	sxth	r3, r3
 8003238:	4313      	orrs	r3, r2
 800323a:	b21a      	sxth	r2, r3
 800323c:	4b16      	ldr	r3, [pc, #88]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 800323e:	811a      	strh	r2, [r3, #8]

	MPU6050Properties.xRawGyroValue = (i2c_buffer[9] << 8 | i2c_buffer[10]);
 8003240:	7c7b      	ldrb	r3, [r7, #17]
 8003242:	021b      	lsls	r3, r3, #8
 8003244:	b21a      	sxth	r2, r3
 8003246:	7cbb      	ldrb	r3, [r7, #18]
 8003248:	b21b      	sxth	r3, r3
 800324a:	4313      	orrs	r3, r2
 800324c:	b21a      	sxth	r2, r3
 800324e:	4b12      	ldr	r3, [pc, #72]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 8003250:	815a      	strh	r2, [r3, #10]
	MPU6050Properties.yRawGyroValue = (i2c_buffer[11] << 8 | i2c_buffer[12]);
 8003252:	7cfb      	ldrb	r3, [r7, #19]
 8003254:	021b      	lsls	r3, r3, #8
 8003256:	b21a      	sxth	r2, r3
 8003258:	7d3b      	ldrb	r3, [r7, #20]
 800325a:	b21b      	sxth	r3, r3
 800325c:	4313      	orrs	r3, r2
 800325e:	b21a      	sxth	r2, r3
 8003260:	4b0d      	ldr	r3, [pc, #52]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 8003262:	819a      	strh	r2, [r3, #12]
	MPU6050Properties.zRawGyroValue = (i2c_buffer[13] << 8 | i2c_buffer[14]);
 8003264:	7d7b      	ldrb	r3, [r7, #21]
 8003266:	021b      	lsls	r3, r3, #8
 8003268:	b21a      	sxth	r2, r3
 800326a:	7dbb      	ldrb	r3, [r7, #22]
 800326c:	b21b      	sxth	r3, r3
 800326e:	4313      	orrs	r3, r2
 8003270:	b21a      	sxth	r2, r3
 8003272:	4b09      	ldr	r3, [pc, #36]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 8003274:	81da      	strh	r2, [r3, #14]

	MPU6050Properties.rawTempValue = (i2c_buffer[7] << 8 | i2c_buffer[8]);
 8003276:	7bfb      	ldrb	r3, [r7, #15]
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	b21a      	sxth	r2, r3
 800327c:	7c3b      	ldrb	r3, [r7, #16]
 800327e:	b21b      	sxth	r3, r3
 8003280:	4313      	orrs	r3, r2
 8003282:	b21a      	sxth	r2, r3
 8003284:	4b04      	ldr	r3, [pc, #16]	; (8003298 <MPU6050ReadAccelValues+0x14c>)
 8003286:	821a      	strh	r2, [r3, #16]

	MPU6050CalibrateData();
 8003288:	f000 f842 	bl	8003310 <MPU6050CalibrateData>

	return true;
 800328c:	2301      	movs	r3, #1
}
 800328e:	4618      	mov	r0, r3
 8003290:	3718      	adds	r7, #24
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20000094 	.word	0x20000094

0800329c <MPU6050FindDevice>:
//**************** MPU6050 CODES ****************//

//**************** UTILS CODES ****************//

bool MPU6050FindDevice(I2C_HandleTypeDef *I2Cx, uint8_t startAddr,
		uint8_t endAddr) {
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	70fb      	strb	r3, [r7, #3]
 80032a8:	4613      	mov	r3, r2
 80032aa:	70bb      	strb	r3, [r7, #2]
	// Detect Address MPU6050
	for (uint8_t i = 0; i < 255; ++i) {
 80032ac:	2300      	movs	r3, #0
 80032ae:	73fb      	strb	r3, [r7, #15]
 80032b0:	e012      	b.n	80032d8 <MPU6050FindDevice+0x3c>
		if (HAL_I2C_IsDeviceReady(I2Cx, i, 1, MPU6050_DEFAULT_TIMEOUT_VALUE)
 80032b2:	7bfb      	ldrb	r3, [r7, #15]
 80032b4:	b299      	uxth	r1, r3
 80032b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80032ba:	2201      	movs	r2, #1
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f7fe fcaf 	bl	8001c20 <HAL_I2C_IsDeviceReady>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d104      	bne.n	80032d2 <MPU6050FindDevice+0x36>
				== HAL_OK) {
			MPU6050Properties.I2CAddress = i;
 80032c8:	4a07      	ldr	r2, [pc, #28]	; (80032e8 <MPU6050FindDevice+0x4c>)
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
 80032cc:	7013      	strb	r3, [r2, #0]
			return true;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e006      	b.n	80032e0 <MPU6050FindDevice+0x44>
	for (uint8_t i = 0; i < 255; ++i) {
 80032d2:	7bfb      	ldrb	r3, [r7, #15]
 80032d4:	3301      	adds	r3, #1
 80032d6:	73fb      	strb	r3, [r7, #15]
 80032d8:	7bfb      	ldrb	r3, [r7, #15]
 80032da:	2bff      	cmp	r3, #255	; 0xff
 80032dc:	d1e9      	bne.n	80032b2 <MPU6050FindDevice+0x16>
		}
	}

	return false;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	20000094 	.word	0x20000094

080032ec <MPU6050CheckProperties>:

bool MPU6050CheckProperties() {
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
	if (MPU6050Properties.I2CAddress == 0) {
 80032f0:	4b05      	ldr	r3, [pc, #20]	; (8003308 <MPU6050CheckProperties+0x1c>)
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d104      	bne.n	8003302 <MPU6050CheckProperties+0x16>
		MPU6050ErrorOccured(UninitAddr);
 80032f8:	2001      	movs	r0, #1
 80032fa:	f000 f8d9 	bl	80034b0 <MPU6050ErrorOccured>
		return false;
 80032fe:	2300      	movs	r3, #0
 8003300:	e000      	b.n	8003304 <MPU6050CheckProperties+0x18>
	}

	return true;
 8003302:	2301      	movs	r3, #1
}
 8003304:	4618      	mov	r0, r3
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20000094 	.word	0x20000094
 800330c:	00000000 	.word	0x00000000

08003310 <MPU6050CalibrateData>:

void MPU6050CalibrateData() {
 8003310:	b590      	push	{r4, r7, lr}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
	float accCalibValue = 0.0f, gyroCalibValue = 0.0f;
 8003316:	f04f 0300 	mov.w	r3, #0
 800331a:	607b      	str	r3, [r7, #4]
 800331c:	f04f 0300 	mov.w	r3, #0
 8003320:	603b      	str	r3, [r7, #0]

	switch (MPU6050Properties.accRange) {
 8003322:	4b5d      	ldr	r3, [pc, #372]	; (8003498 <MPU6050CalibrateData+0x188>)
 8003324:	785b      	ldrb	r3, [r3, #1]
 8003326:	2b03      	cmp	r3, #3
 8003328:	d81a      	bhi.n	8003360 <MPU6050CalibrateData+0x50>
 800332a:	a201      	add	r2, pc, #4	; (adr r2, 8003330 <MPU6050CalibrateData+0x20>)
 800332c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003330:	08003341 	.word	0x08003341
 8003334:	08003349 	.word	0x08003349
 8003338:	08003351 	.word	0x08003351
 800333c:	08003359 	.word	0x08003359
	case AR2:
		accCalibValue = 16384.0f;
 8003340:	f04f 438d 	mov.w	r3, #1182793728	; 0x46800000
 8003344:	607b      	str	r3, [r7, #4]
		break;
 8003346:	e00b      	b.n	8003360 <MPU6050CalibrateData+0x50>
	case AR4:
		accCalibValue = 8192.0f;
 8003348:	f04f 438c 	mov.w	r3, #1174405120	; 0x46000000
 800334c:	607b      	str	r3, [r7, #4]
		break;
 800334e:	e007      	b.n	8003360 <MPU6050CalibrateData+0x50>
	case AR8:
		accCalibValue = 4096.0f;
 8003350:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8003354:	607b      	str	r3, [r7, #4]
		break;
 8003356:	e003      	b.n	8003360 <MPU6050CalibrateData+0x50>
	case AR16:
		accCalibValue = 2048.0f;
 8003358:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
 800335c:	607b      	str	r3, [r7, #4]
		break;
 800335e:	bf00      	nop
	}

	switch (MPU6050Properties.gyroRange) {
 8003360:	4b4d      	ldr	r3, [pc, #308]	; (8003498 <MPU6050CalibrateData+0x188>)
 8003362:	789b      	ldrb	r3, [r3, #2]
 8003364:	2b03      	cmp	r3, #3
 8003366:	d817      	bhi.n	8003398 <MPU6050CalibrateData+0x88>
 8003368:	a201      	add	r2, pc, #4	; (adr r2, 8003370 <MPU6050CalibrateData+0x60>)
 800336a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800336e:	bf00      	nop
 8003370:	08003381 	.word	0x08003381
 8003374:	08003387 	.word	0x08003387
 8003378:	0800338d 	.word	0x0800338d
 800337c:	08003393 	.word	0x08003393
	case GR250:
		gyroCalibValue = 131.0f;
 8003380:	4b46      	ldr	r3, [pc, #280]	; (800349c <MPU6050CalibrateData+0x18c>)
 8003382:	603b      	str	r3, [r7, #0]
		break;
 8003384:	e008      	b.n	8003398 <MPU6050CalibrateData+0x88>
	case GR500:
		gyroCalibValue = 65.5f;
 8003386:	4b46      	ldr	r3, [pc, #280]	; (80034a0 <MPU6050CalibrateData+0x190>)
 8003388:	603b      	str	r3, [r7, #0]
		break;
 800338a:	e005      	b.n	8003398 <MPU6050CalibrateData+0x88>
	case GR1000:
		gyroCalibValue = 32.8f;
 800338c:	4b45      	ldr	r3, [pc, #276]	; (80034a4 <MPU6050CalibrateData+0x194>)
 800338e:	603b      	str	r3, [r7, #0]
		break;
 8003390:	e002      	b.n	8003398 <MPU6050CalibrateData+0x88>
	case GR2000:
		gyroCalibValue = 16.4f;
 8003392:	4b45      	ldr	r3, [pc, #276]	; (80034a8 <MPU6050CalibrateData+0x198>)
 8003394:	603b      	str	r3, [r7, #0]
		break;
 8003396:	bf00      	nop
	}

	MPU6050Properties.xAccValue = MPU6050Properties.xRawAccValue
 8003398:	4b3f      	ldr	r3, [pc, #252]	; (8003498 <MPU6050CalibrateData+0x188>)
 800339a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
			/ accCalibValue;
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fd f974 	bl	800068c <__aeabi_i2f>
 80033a4:	4603      	mov	r3, r0
 80033a6:	6879      	ldr	r1, [r7, #4]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fd fa77 	bl	800089c <__aeabi_fdiv>
 80033ae:	4603      	mov	r3, r0
 80033b0:	461a      	mov	r2, r3
	MPU6050Properties.xAccValue = MPU6050Properties.xRawAccValue
 80033b2:	4b39      	ldr	r3, [pc, #228]	; (8003498 <MPU6050CalibrateData+0x188>)
 80033b4:	615a      	str	r2, [r3, #20]
	MPU6050Properties.yAccValue = MPU6050Properties.yRawAccValue
 80033b6:	4b38      	ldr	r3, [pc, #224]	; (8003498 <MPU6050CalibrateData+0x188>)
 80033b8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
			/ accCalibValue;
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fd f965 	bl	800068c <__aeabi_i2f>
 80033c2:	4603      	mov	r3, r0
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fd fa68 	bl	800089c <__aeabi_fdiv>
 80033cc:	4603      	mov	r3, r0
 80033ce:	461a      	mov	r2, r3
	MPU6050Properties.yAccValue = MPU6050Properties.yRawAccValue
 80033d0:	4b31      	ldr	r3, [pc, #196]	; (8003498 <MPU6050CalibrateData+0x188>)
 80033d2:	619a      	str	r2, [r3, #24]
	MPU6050Properties.zAccValue = MPU6050Properties.zRawAccValue
 80033d4:	4b30      	ldr	r3, [pc, #192]	; (8003498 <MPU6050CalibrateData+0x188>)
 80033d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
			/ accCalibValue;
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fd f956 	bl	800068c <__aeabi_i2f>
 80033e0:	4603      	mov	r3, r0
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7fd fa59 	bl	800089c <__aeabi_fdiv>
 80033ea:	4603      	mov	r3, r0
 80033ec:	461a      	mov	r2, r3
	MPU6050Properties.zAccValue = MPU6050Properties.zRawAccValue
 80033ee:	4b2a      	ldr	r3, [pc, #168]	; (8003498 <MPU6050CalibrateData+0x188>)
 80033f0:	61da      	str	r2, [r3, #28]

	MPU6050Properties.xGyroValue = MPU6050Properties.xRawGyroValue
 80033f2:	4b29      	ldr	r3, [pc, #164]	; (8003498 <MPU6050CalibrateData+0x188>)
 80033f4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
			/ gyroCalibValue;
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fd f947 	bl	800068c <__aeabi_i2f>
 80033fe:	4603      	mov	r3, r0
 8003400:	6839      	ldr	r1, [r7, #0]
 8003402:	4618      	mov	r0, r3
 8003404:	f7fd fa4a 	bl	800089c <__aeabi_fdiv>
 8003408:	4603      	mov	r3, r0
 800340a:	461a      	mov	r2, r3
	MPU6050Properties.xGyroValue = MPU6050Properties.xRawGyroValue
 800340c:	4b22      	ldr	r3, [pc, #136]	; (8003498 <MPU6050CalibrateData+0x188>)
 800340e:	621a      	str	r2, [r3, #32]
	MPU6050Properties.yGyroValue = MPU6050Properties.yRawGyroValue
 8003410:	4b21      	ldr	r3, [pc, #132]	; (8003498 <MPU6050CalibrateData+0x188>)
 8003412:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
			/ gyroCalibValue;
 8003416:	4618      	mov	r0, r3
 8003418:	f7fd f938 	bl	800068c <__aeabi_i2f>
 800341c:	4603      	mov	r3, r0
 800341e:	6839      	ldr	r1, [r7, #0]
 8003420:	4618      	mov	r0, r3
 8003422:	f7fd fa3b 	bl	800089c <__aeabi_fdiv>
 8003426:	4603      	mov	r3, r0
 8003428:	461a      	mov	r2, r3
	MPU6050Properties.yGyroValue = MPU6050Properties.yRawGyroValue
 800342a:	4b1b      	ldr	r3, [pc, #108]	; (8003498 <MPU6050CalibrateData+0x188>)
 800342c:	625a      	str	r2, [r3, #36]	; 0x24
	MPU6050Properties.zGyroValue = MPU6050Properties.zRawGyroValue
 800342e:	4b1a      	ldr	r3, [pc, #104]	; (8003498 <MPU6050CalibrateData+0x188>)
 8003430:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
			/ gyroCalibValue;
 8003434:	4618      	mov	r0, r3
 8003436:	f7fd f929 	bl	800068c <__aeabi_i2f>
 800343a:	4603      	mov	r3, r0
 800343c:	6839      	ldr	r1, [r7, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f7fd fa2c 	bl	800089c <__aeabi_fdiv>
 8003444:	4603      	mov	r3, r0
 8003446:	461a      	mov	r2, r3
	MPU6050Properties.zGyroValue = MPU6050Properties.zRawGyroValue
 8003448:	4b13      	ldr	r3, [pc, #76]	; (8003498 <MPU6050CalibrateData+0x188>)
 800344a:	629a      	str	r2, [r3, #40]	; 0x28

	MPU6050Properties.tempValue = -(MPU6050Properties.rawTempValue / 340)
 800344c:	4b12      	ldr	r3, [pc, #72]	; (8003498 <MPU6050CalibrateData+0x188>)
 800344e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003452:	4a16      	ldr	r2, [pc, #88]	; (80034ac <MPU6050CalibrateData+0x19c>)
 8003454:	fb82 1203 	smull	r1, r2, r2, r3
 8003458:	11d2      	asrs	r2, r2, #7
 800345a:	17db      	asrs	r3, r3, #31
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	b21b      	sxth	r3, r3
 8003460:	425b      	negs	r3, r3
			+ 36.53;
 8003462:	4618      	mov	r0, r3
 8003464:	f7fc ffc6 	bl	80003f4 <__aeabi_i2d>
 8003468:	a309      	add	r3, pc, #36	; (adr r3, 8003490 <MPU6050CalibrateData+0x180>)
 800346a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346e:	f7fc fe75 	bl	800015c <__adddf3>
 8003472:	4603      	mov	r3, r0
 8003474:	460c      	mov	r4, r1
	MPU6050Properties.tempValue = -(MPU6050Properties.rawTempValue / 340)
 8003476:	4618      	mov	r0, r3
 8003478:	4621      	mov	r1, r4
 800347a:	f7fd f825 	bl	80004c8 <__aeabi_d2iz>
 800347e:	4603      	mov	r3, r0
 8003480:	b21a      	sxth	r2, r3
 8003482:	4b05      	ldr	r3, [pc, #20]	; (8003498 <MPU6050CalibrateData+0x188>)
 8003484:	825a      	strh	r2, [r3, #18]
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	bd90      	pop	{r4, r7, pc}
 800348e:	bf00      	nop
 8003490:	0a3d70a4 	.word	0x0a3d70a4
 8003494:	404243d7 	.word	0x404243d7
 8003498:	20000094 	.word	0x20000094
 800349c:	43030000 	.word	0x43030000
 80034a0:	42830000 	.word	0x42830000
 80034a4:	42033333 	.word	0x42033333
 80034a8:	41833333 	.word	0x41833333
 80034ac:	60606061 	.word	0x60606061

080034b0 <MPU6050ErrorOccured>:

//**************** UTILS CODES ****************//

//**************** ERROR CODES ****************//

void MPU6050ErrorOccured(MPU6050_ErrorCode errorCode) {
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	4603      	mov	r3, r0
 80034b8:	71fb      	strb	r3, [r7, #7]
	MPU6050ErrorProperties.errorCode = errorCode;
 80034ba:	79fb      	ldrb	r3, [r7, #7]
 80034bc:	4a06      	ldr	r2, [pc, #24]	; (80034d8 <MPU6050ErrorOccured+0x28>)
 80034be:	6013      	str	r3, [r2, #0]
	MPU6050ErrorProperties.errorString = MPU6050_ERROR_STRING[errorCode];
 80034c0:	79fb      	ldrb	r3, [r7, #7]
 80034c2:	4a06      	ldr	r2, [pc, #24]	; (80034dc <MPU6050ErrorOccured+0x2c>)
 80034c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034c8:	4a03      	ldr	r2, [pc, #12]	; (80034d8 <MPU6050ErrorOccured+0x28>)
 80034ca:	6053      	str	r3, [r2, #4]
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bc80      	pop	{r7}
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	200000c0 	.word	0x200000c0
 80034dc:	2000000c 	.word	0x2000000c

080034e0 <__libc_init_array>:
 80034e0:	b570      	push	{r4, r5, r6, lr}
 80034e2:	2500      	movs	r5, #0
 80034e4:	4e0c      	ldr	r6, [pc, #48]	; (8003518 <__libc_init_array+0x38>)
 80034e6:	4c0d      	ldr	r4, [pc, #52]	; (800351c <__libc_init_array+0x3c>)
 80034e8:	1ba4      	subs	r4, r4, r6
 80034ea:	10a4      	asrs	r4, r4, #2
 80034ec:	42a5      	cmp	r5, r4
 80034ee:	d109      	bne.n	8003504 <__libc_init_array+0x24>
 80034f0:	f000 f822 	bl	8003538 <_init>
 80034f4:	2500      	movs	r5, #0
 80034f6:	4e0a      	ldr	r6, [pc, #40]	; (8003520 <__libc_init_array+0x40>)
 80034f8:	4c0a      	ldr	r4, [pc, #40]	; (8003524 <__libc_init_array+0x44>)
 80034fa:	1ba4      	subs	r4, r4, r6
 80034fc:	10a4      	asrs	r4, r4, #2
 80034fe:	42a5      	cmp	r5, r4
 8003500:	d105      	bne.n	800350e <__libc_init_array+0x2e>
 8003502:	bd70      	pop	{r4, r5, r6, pc}
 8003504:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003508:	4798      	blx	r3
 800350a:	3501      	adds	r5, #1
 800350c:	e7ee      	b.n	80034ec <__libc_init_array+0xc>
 800350e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003512:	4798      	blx	r3
 8003514:	3501      	adds	r5, #1
 8003516:	e7f2      	b.n	80034fe <__libc_init_array+0x1e>
 8003518:	08003638 	.word	0x08003638
 800351c:	08003638 	.word	0x08003638
 8003520:	08003638 	.word	0x08003638
 8003524:	0800363c 	.word	0x0800363c

08003528 <memset>:
 8003528:	4603      	mov	r3, r0
 800352a:	4402      	add	r2, r0
 800352c:	4293      	cmp	r3, r2
 800352e:	d100      	bne.n	8003532 <memset+0xa>
 8003530:	4770      	bx	lr
 8003532:	f803 1b01 	strb.w	r1, [r3], #1
 8003536:	e7f9      	b.n	800352c <memset+0x4>

08003538 <_init>:
 8003538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800353a:	bf00      	nop
 800353c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800353e:	bc08      	pop	{r3}
 8003540:	469e      	mov	lr, r3
 8003542:	4770      	bx	lr

08003544 <_fini>:
 8003544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003546:	bf00      	nop
 8003548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800354a:	bc08      	pop	{r3}
 800354c:	469e      	mov	lr, r3
 800354e:	4770      	bx	lr
