# Reading pref.tcl
ls
# 05-22-2025-notes.txt
# ControlUnit
# DATA_FROM_CHAT.odt
# Datapath
# enum_crash_course.odt
# garbage
# Launch_ModelSim.bat
# Processor2025_Datapath.pdf
# Project_template.docx
# Project_timeline.pdf
# ProjectAssignment_SimpleProcessor.pdf
# README.md
# testProcessor.sv
# transcript
cd Datapath
# reading modelsim.ini
do runrtl.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:49:52 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 08:49:52 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:49:52 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 08:49:52 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:49:52 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# ** Error: ./DMemReg.sv(129): (vlog-2730) Undefined variable: 'RF_Ra_Addr'.
# End time: 08:49:52 on May 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runrtl.do line 18
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./DMemReg.sv""
do runrtl.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:22 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 08:50:22 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:22 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 08:50:22 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:22 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 08:50:22 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 08:50:23 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3043) Unresolved reference to 'unit_DM'.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 136
# ** Error: (vsim-3043) Unresolved reference to 'unit_RF'.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtl.do PAUSED at line 24
cd Datapath
# couldn't change working directory to "Datapath": no such file or directory
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:56 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 08:50:56 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:56 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 08:50:56 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:56 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 08:50:56 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 08:50:23 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3008) [CNNODP] - Component name (R_data) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 136
# ** Error: (vsim-3043) Unresolved reference to 'R_data' in DUT.unit_DM.R_data.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 136
# ** Warning: (vsim-3008) [CNNODP] - Component name (Ra_data) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# ** Error: (vsim-3043) Unresolved reference to 'Ra_data' in DUT.unit_RF.Ra_data.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtl.do PAUSED at line 24
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:18 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 08:51:18 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:18 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 08:51:19 on May 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:19 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 08:51:19 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 08:50:23 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3008) [CNNODP] - Component name (Ra_data) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 136
# ** Error: (vsim-3043) Unresolved reference to 'Ra_data' in DUT.unit_DM.Ra_data.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 136
# ** Warning: (vsim-3008) [CNNODP] - Component name (Ra_data) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# ** Error: (vsim-3043) Unresolved reference to 'Ra_data' in DUT.unit_RF.Ra_data.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtl.do PAUSED at line 24
cd Datapath
# couldn't change working directory to "Datapath": no such file or directory
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:24 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 08:51:24 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:24 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 08:51:24 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:24 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 08:51:24 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 08:50:23 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3008) [CNNODP] - Component name (Ra_data) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 136
# ** Error: (vsim-3043) Unresolved reference to 'Ra_data' in DUT.unit_DM.Ra_data.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 136
# ** Warning: (vsim-3008) [CNNODP] - Component name (Ra_data) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# ** Error: (vsim-3043) Unresolved reference to 'Ra_data' in DUT.unit_RF.Ra_data.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtl.do PAUSED at line 24
cd Datapath
# couldn't change working directory to "Datapath": no such file or directory
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:42 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 08:51:42 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:43 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 08:51:43 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:43 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 08:51:43 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 08:50:23 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3008) [CNNODP] - Component name (Ra_data) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# ** Error: (vsim-3043) Unresolved reference to 'Ra_data' in DUT.unit_RF.Ra_data.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 132
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtl.do PAUSED at line 24
cd Datapath
# couldn't change working directory to "Datapath": no such file or directory
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:56 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 08:51:56 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:56 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 08:51:56 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:57 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 08:51:57 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 08:50:23 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /DMemReg/D_Addr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/D_Addr'.
# Executing ONERROR command at macro ./wave.do line 3
# add wave -noupdate /DMemReg/D_wr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/D_wr'.
# Executing ONERROR command at macro ./wave.do line 4
# add wave -noupdate /DMemReg/RF_W_en
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/RF_W_en'.
# Executing ONERROR command at macro ./wave.do line 5
# add wave -noupdate /DMemReg/Clk
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/Clk'.
# Executing ONERROR command at macro ./wave.do line 6
# add wave -noupdate /DMemReg/RF_W_addr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/RF_W_addr'.
# Executing ONERROR command at macro ./wave.do line 7
# add wave -noupdate /DMemReg/RF_Ra_addr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/RF_Ra_addr'.
# Executing ONERROR command at macro ./wave.do line 8
# add wave -noupdate /DMemReg/RF_Rb_addr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/RF_Rb_addr'.
# Executing ONERROR command at macro ./wave.do line 9
# add wave -noupdate /DMemReg/A
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/A'.
# Executing ONERROR command at macro ./wave.do line 10
# add wave -noupdate /DMemReg/B
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/B'.
# Executing ONERROR command at macro ./wave.do line 11
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Register B (should be 123):   123
# ** Note: $stop    : ./DMemReg.sv(139)
#    Time: 71 ps  Iteration: 0  Instance: /DMemReg_tb
# Break in Module DMemReg_tb at ./DMemReg.sv line 139
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 75 ps
# 
# End
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:13 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 08:59:13 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:13 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 08:59:13 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:13 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# ** Error: ./DMemReg.sv(131): (vlog-2730) Undefined variable: 'W_data'.
# End time: 08:59:13 on May 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runrtl.do line 18
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./DMemReg.sv""
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:01:23 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 09:01:23 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:01:23 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 09:01:23 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:01:23 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 09:01:23 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# End time: 09:01:25 on May 30,2025, Elapsed time: 0:11:02
# Errors: 10, Warnings: 7
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 09:01:26 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3008) [CNNODP] - Component name (W_data) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 131
# ** Error: (vsim-3043) Unresolved reference to 'W_data' in DUT.unit_RF.W_data.
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 131
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtl.do PAUSED at line 24
cd Datapath
# couldn't change working directory to "Datapath": no such file or directory
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:08:58 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 09:08:58 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:08:58 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 09:08:59 on May 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:08:59 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# ** Error: ./DMemReg.sv(131): (vlog-2730) Undefined variable: 'R_data'.
# End time: 09:08:59 on May 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runrtl.do line 18
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./DMemReg.sv""
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:09:47 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 09:09:47 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:09:47 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 09:09:47 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:09:48 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 09:09:48 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 09:01:26 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3839) Variable '/DMemReg_tb/DUT/R_data', driven via a port connection, is multiply driven. See ./DMemReg.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /DMemReg_tb File: ./DMemReg.sv Line: 131
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtl.do PAUSED at line 24
cd Datapath
# couldn't change working directory to "Datapath": no such file or directory
do runrtl.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:14:44 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 09:14:44 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:14:44 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 09:14:44 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DMemReg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:14:44 on May 30,2025
# vlog -reportprogress 300 -work work "+acc" ./DMemReg.sv 
# -- Compiling module DMemReg
# -- Compiling module DMemReg_tb
# 
# Top level modules:
# 	DMemReg_tb
# End time: 09:14:45 on May 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  DMemReg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug DMemReg_tb 
# Start time: 09:01:26 on May 30,2025
# Loading sv_std.std
# Loading work.DMemReg_tb
# Loading work.DMemReg
# Loading work.DataMemory
# Loading altera_mf_ver.altsyncram
# Loading work.RegisterFile
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /DMemReg/D_Addr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/D_Addr'.
# Executing ONERROR command at macro ./wave.do line 3
# add wave -noupdate /DMemReg/D_wr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/D_wr'.
# Executing ONERROR command at macro ./wave.do line 4
# add wave -noupdate /DMemReg/RF_W_en
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/RF_W_en'.
# Executing ONERROR command at macro ./wave.do line 5
# add wave -noupdate /DMemReg/Clk
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/Clk'.
# Executing ONERROR command at macro ./wave.do line 6
# add wave -noupdate /DMemReg/RF_W_addr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/RF_W_addr'.
# Executing ONERROR command at macro ./wave.do line 7
# add wave -noupdate /DMemReg/RF_Ra_addr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/RF_Ra_addr'.
# Executing ONERROR command at macro ./wave.do line 8
# add wave -noupdate /DMemReg/RF_Rb_addr
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/RF_Rb_addr'.
# Executing ONERROR command at macro ./wave.do line 9
# add wave -noupdate /DMemReg/A
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/A'.
# Executing ONERROR command at macro ./wave.do line 10
# add wave -noupdate /DMemReg/B
# ** UI-Msg: (vish-4014) No objects found matching '/DMemReg/B'.
# Executing ONERROR command at macro ./wave.do line 11
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Register B (should be 123):   123
# Data stored at address   9 (should be 222):   222
# ** Note: $stop    : ./DMemReg.sv(155)
#    Time: 91 ps  Iteration: 0  Instance: /DMemReg_tb
# Break in Module DMemReg_tb at ./DMemReg.sv line 155
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 96 ps
# 
# End
