Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 24 07:22:19 2019
| Host         : DESKTOP-M866AGS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/Instr_if_id/out_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/seq_unit/count_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.364     -219.464                     81                 1396        0.154        0.000                      0                 1396        3.750        0.000                       0                   473  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.364     -219.464                     81                 1396        0.154        0.000                      0                 1396        3.750        0.000                       0                   473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           81  Failing Endpoints,  Worst Slack       -4.364ns,  Total Violation     -219.464ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.364ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Instr_if_id/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.789ns  (logic 2.316ns (16.796%)  route 11.473ns (83.204%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.960    19.103    U1/Instr_if_id/SR[0]
    SLICE_X11Y63         FDRE                                         r  U1/Instr_if_id/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.522    14.945    U1/Instr_if_id/clk_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  U1/Instr_if_id/out_reg[0]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X11Y63         FDRE (Setup_fdre_C_R)       -0.429    14.739    U1/Instr_if_id/out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -19.103    
  -------------------------------------------------------------------
                         slack                                 -4.364    

Slack (VIOLATED) :        -4.364ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Instr_if_id/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.789ns  (logic 2.316ns (16.796%)  route 11.473ns (83.204%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.960    19.103    U1/Instr_if_id/SR[0]
    SLICE_X11Y63         FDRE                                         r  U1/Instr_if_id/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.522    14.945    U1/Instr_if_id/clk_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  U1/Instr_if_id/out_reg[1]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X11Y63         FDRE (Setup_fdre_C_R)       -0.429    14.739    U1/Instr_if_id/out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -19.103    
  -------------------------------------------------------------------
                         slack                                 -4.364    

Slack (VIOLATED) :        -4.350ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/PC_if_id/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.668ns  (logic 2.316ns (16.945%)  route 11.352ns (83.055%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.838    18.982    U1/PC_if_id/SR[0]
    SLICE_X8Y72          FDRE                                         r  U1/PC_if_id/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.510    14.933    U1/PC_if_id/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  U1/PC_if_id/out_reg[1]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.524    14.632    U1/PC_if_id/out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                 -4.350    

Slack (VIOLATED) :        -4.350ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/PC_if_id/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.668ns  (logic 2.316ns (16.945%)  route 11.352ns (83.055%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.838    18.982    U1/PC_if_id/SR[0]
    SLICE_X8Y72          FDRE                                         r  U1/PC_if_id/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.510    14.933    U1/PC_if_id/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  U1/PC_if_id/out_reg[2]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.524    14.632    U1/PC_if_id/out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                 -4.350    

Slack (VIOLATED) :        -4.350ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/PC_if_id/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.668ns  (logic 2.316ns (16.945%)  route 11.352ns (83.055%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.838    18.982    U1/PC_if_id/SR[0]
    SLICE_X8Y72          FDRE                                         r  U1/PC_if_id/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.510    14.933    U1/PC_if_id/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  U1/PC_if_id/out_reg[3]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.524    14.632    U1/PC_if_id/out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                 -4.350    

Slack (VIOLATED) :        -4.350ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/PC_if_id/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.668ns  (logic 2.316ns (16.945%)  route 11.352ns (83.055%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.838    18.982    U1/PC_if_id/SR[0]
    SLICE_X8Y72          FDRE                                         r  U1/PC_if_id/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.510    14.933    U1/PC_if_id/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  U1/PC_if_id/out_reg[4]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.524    14.632    U1/PC_if_id/out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -18.982    
  -------------------------------------------------------------------
                         slack                                 -4.350    

Slack (VIOLATED) :        -4.282ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Instr_if_id/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 2.316ns (16.915%)  route 11.376ns (83.085%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.863    19.006    U1/Instr_if_id/SR[0]
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.507    14.930    U1/Instr_if_id/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[27]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.724    U1/Instr_if_id/out_reg[27]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                 -4.282    

Slack (VIOLATED) :        -4.282ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Instr_if_id/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 2.316ns (16.915%)  route 11.376ns (83.085%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.863    19.006    U1/Instr_if_id/SR[0]
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.507    14.930    U1/Instr_if_id/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[28]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.724    U1/Instr_if_id/out_reg[28]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                 -4.282    

Slack (VIOLATED) :        -4.282ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Instr_if_id/out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 2.316ns (16.915%)  route 11.376ns (83.085%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.863    19.006    U1/Instr_if_id/SR[0]
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.507    14.930    U1/Instr_if_id/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[31]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.724    U1/Instr_if_id/out_reg[31]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                 -4.282    

Slack (VIOLATED) :        -4.282ns  (required time - arrival time)
  Source:                 U1/RegWriteAddr_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Instr_if_id/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 2.316ns (16.915%)  route 11.376ns (83.085%))
  Logic Levels:           15  (LUT3=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.712     5.315    U1/RegWriteAddr_ex_mem/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  U1/RegWriteAddr_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U1/RegWriteAddr_ex_mem/out_reg[0]/Q
                         net (fo=5, routed)           0.833     6.604    U1/RsAddr_id_ex/RegWriteAddr_mem[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  U1/RsAddr_id_ex/out[31]_i_17__0/O
                         net (fo=32, routed)          0.381     7.108    U1/RsAddr_id_ex/out[31]_i_17__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.232 r  U1/RsAddr_id_ex/out[31]_i_10__0/O
                         net (fo=28, routed)          1.381     8.613    U1/RsAddr_id_ex/out_reg[31]_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.737 f  U1/RsAddr_id_ex/out[22]_i_5/O
                         net (fo=10, routed)          0.796     9.533    U1/RsAddr_id_ex/out_reg[22]_1
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     9.657 r  U1/RsAddr_id_ex/out[13]_i_17/O
                         net (fo=14, routed)          0.847    10.503    U1/RsAddr_id_ex/out[13]_i_17_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.627 f  U1/RsAddr_id_ex/out[27]_i_19/O
                         net (fo=9, routed)           0.873    11.501    U1/RsAddr_id_ex/out[27]_i_19_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  U1/RsAddr_id_ex/out[19]_i_16/O
                         net (fo=4, routed)           0.823    12.448    U1/RsAddr_id_ex/out[19]_i_16_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.124    12.572 r  U1/RsAddr_id_ex/out[19]_i_13/O
                         net (fo=4, routed)           1.034    13.606    U1/RsAddr_id_ex/out[19]_i_13_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.730 r  U1/RsAddr_id_ex/out[17]_i_8/O
                         net (fo=2, routed)           1.004    14.734    U1/Imm_id_ex/out_reg[1]_11
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  U1/Imm_id_ex/out[17]_i_3/O
                         net (fo=1, routed)           0.303    15.161    U1/ALUCode_id_ex/out_reg[2]_rep_11
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  U1/ALUCode_id_ex/out[17]_i_1/O
                         net (fo=2, routed)           0.558    15.843    U1/RamOut_mem_wb/ALUResult_ex[15]
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  U1/RamOut_mem_wb/out[31]_i_35/O
                         net (fo=2, routed)           0.648    16.615    U1/ALUCode_id_ex/out_reg[16]_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124    16.739 r  U1/ALUCode_id_ex/out[31]_i_20/O
                         net (fo=1, routed)           0.404    17.143    U1/RamOut_mem_wb/out_reg[3]_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.267 f  U1/RamOut_mem_wb/out[31]_i_10/O
                         net (fo=1, routed)           0.151    17.419    U1/decoder/out_reg[27]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    17.543 r  U1/decoder/out[31]_i_4/O
                         net (fo=7, routed)           0.477    18.020    U1/Instr_if_id/out_reg[27]_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124    18.144 r  U1/Instr_if_id/out[31]_i_1__1/O
                         net (fo=43, routed)          0.863    19.006    U1/Instr_if_id/SR[0]
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.507    14.930    U1/Instr_if_id/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[4]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.724    U1/Instr_if_id/out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                 -4.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U1/Instr_if_id/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/EX_id_ex/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.562     1.481    U1/Instr_if_id/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  U1/Instr_if_id/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.622 f  U1/Instr_if_id/out_reg[28]/Q
                         net (fo=14, routed)          0.101     1.724    U1/Instr_if_id/Instruction_id[28]
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.045     1.769 r  U1/Instr_if_id/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.769    U1/EX_id_ex/D[0]
    SLICE_X8Y74          FDRE                                         r  U1/EX_id_ex/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.830     1.995    U1/EX_id_ex/clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  U1/EX_id_ex/out_reg[0]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120     1.614    U1/EX_id_ex/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U1/Instr_if_id/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Imm_id_ex/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.565     1.484    U1/Instr_if_id/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  U1/Instr_if_id/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U1/Instr_if_id/out_reg[6]/Q
                         net (fo=2, routed)           0.122     1.748    U1/Imm_id_ex/Q[6]
    SLICE_X8Y71          FDRE                                         r  U1/Imm_id_ex/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.834     1.999    U1/Imm_id_ex/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  U1/Imm_id_ex/out_reg[6]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.063     1.560    U1/Imm_id_ex/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U1/MemWriteData_ex_mem/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.564%)  route 0.215ns (60.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.591     1.510    U1/MemWriteData_ex_mem/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U1/MemWriteData_ex_mem/out_reg[15]/Q
                         net (fo=1, routed)           0.215     1.867    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_15_15/D
    SLICE_X2Y68          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.868     2.033    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_15_15/WCLK
    SLICE_X2Y68          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_15_15/SP/CLK
                         clock pessimism             -0.479     1.553    
    SLICE_X2Y68          RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.677    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U1/RtData_id_ex/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/MemWriteData_ex_mem/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.591     1.510    U1/RtData_id_ex/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U1/RtData_id_ex/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U1/RtData_id_ex/out_reg[15]/Q
                         net (fo=2, routed)           0.110     1.761    U1/RamOut_mem_wb/out[15]
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.045     1.806 r  U1/RamOut_mem_wb/out[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    U1/MemWriteData_ex_mem/MemWriteData_ex[15]
    SLICE_X0Y75          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.861     2.026    U1/MemWriteData_ex_mem/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[15]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.092     1.615    U1/MemWriteData_ex_mem/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U1/RtData_id_ex/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/MemWriteData_ex_mem/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.594     1.513    U1/RtData_id_ex/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U1/RtData_id_ex/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U1/RtData_id_ex/out_reg[19]/Q
                         net (fo=2, routed)           0.109     1.763    U1/RamOut_mem_wb/out[19]
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.045     1.808 r  U1/RamOut_mem_wb/out[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    U1/MemWriteData_ex_mem/MemWriteData_ex[19]
    SLICE_X4Y79          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.863     2.028    U1/MemWriteData_ex_mem/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[19]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091     1.617    U1/MemWriteData_ex_mem/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U1/MemWriteData_ex_mem/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.697%)  route 0.214ns (60.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.599     1.518    U1/MemWriteData_ex_mem/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U1/MemWriteData_ex_mem/out_reg[1]/Q
                         net (fo=1, routed)           0.214     1.874    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_1_1/D
    SLICE_X2Y65          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.871     2.036    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_1_1/WCLK
    SLICE_X2Y65          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y65          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.670    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U1/MemWriteData_ex_mem/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.125%)  route 0.235ns (58.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.486    U1/MemWriteData_ex_mem/clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  U1/MemWriteData_ex_mem/out_reg[0]/Q
                         net (fo=1, routed)           0.235     1.885    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/D
    SLICE_X6Y68          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.865     2.030    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/WCLK
    SLICE_X6Y68          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X6Y68          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.671    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U1/MemWriteData_ex_mem/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.049%)  route 0.236ns (58.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.486    U1/MemWriteData_ex_mem/clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  U1/MemWriteData_ex_mem/out_reg[10]/Q
                         net (fo=1, routed)           0.236     1.886    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/D
    SLICE_X6Y68          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.865     2.030    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/WCLK
    SLICE_X6Y68          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X6Y68          RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.670    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U1/MemWriteData_ex_mem/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.944%)  route 0.241ns (63.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.591     1.510    U1/MemWriteData_ex_mem/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U1/MemWriteData_ex_mem/out_reg[28]/Q
                         net (fo=1, routed)           0.241     1.892    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/D
    SLICE_X2Y67          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.869     2.034    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/WCLK
    SLICE_X2Y67          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/SP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.675    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U1/MemWriteData_ex_mem/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.946%)  route 0.237ns (59.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.567     1.486    U1/MemWriteData_ex_mem/clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  U1/MemWriteData_ex_mem/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  U1/MemWriteData_ex_mem/out_reg[12]/Q
                         net (fo=1, routed)           0.237     1.887    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_12_12/D
    SLICE_X6Y68          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.865     2.030    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_12_12/WCLK
    SLICE_X6Y68          RAMS32                                       r  U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_12_12/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X6Y68          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.664    U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y73     Regs_reg_r1_0_31_0_5_i_10/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y73     Regs_reg_r1_0_31_0_5_i_11/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y71     Regs_reg_r1_0_31_0_5_i_8/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y73     Regs_reg_r1_0_31_0_5_i_9/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y73     Regs_reg_r2_0_31_0_5_i_2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y72     Regs_reg_r2_0_31_0_5_i_3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y72    Regs_reg_r2_0_31_0_5_i_4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y72     Regs_reg_r2_0_31_0_5_i_5/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y66     U1/ALUResult_ex_mem/out_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U1/register_unit/Regs_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U1/register_unit/Regs_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U1/register_unit/Regs_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U1/register_unit/Regs_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U1/register_unit/Regs_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U1/register_unit/Regs_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U1/register_unit/Regs_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U1/register_unit/Regs_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_25_25/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     U1/data_unit/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_26_26/SP/CLK



