[01/10 16:27:07      0s] 
[01/10 16:27:07      0s] Cadence Innovus(TM) Implementation System.
[01/10 16:27:07      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/10 16:27:07      0s] 
[01/10 16:27:07      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[01/10 16:27:07      0s] Options:	
[01/10 16:27:07      0s] Date:		Fri Jan 10 16:27:07 2025
[01/10 16:27:07      0s] Host:		ece.nitdgp.ac.in (x86_64 w/Linux 4.18.0-425.19.2.el8_7.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
[01/10 16:27:07      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[01/10 16:27:07      0s] 
[01/10 16:27:07      0s] License:
[01/10 16:27:07      0s] 		[16:27:07.275897] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[01/10 16:27:10      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/10 16:27:10      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/10 16:27:17      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[01/10 16:27:18      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[01/10 16:27:18      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[01/10 16:27:18      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/10 16:27:18      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/10 16:27:18      8s] @(#)CDS: CPE v21.15-s076
[01/10 16:27:18      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/10 16:27:18      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/10 16:27:18      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/10 16:27:18      8s] @(#)CDS: RCDB 11.15.0
[01/10 16:27:18      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/10 16:27:18      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/10 16:27:18      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK.

[01/10 16:27:18      8s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[01/10 16:27:19      9s] 
[01/10 16:27:19      9s] **INFO:  MMMC transition support version v31-84 
[01/10 16:27:19      9s] 
[01/10 16:27:19      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/10 16:27:19      9s] <CMD> suppressMessage ENCEXT-2799
[01/10 16:27:19      9s] <CMD> getVersion
[01/10 16:27:19      9s] [INFO] Loading PVS 22.20 fill procedures
[01/10 16:27:20      9s] <CMD> win
[01/10 16:28:53     20s] <CMD> save_global Default.globals
[01/10 16:28:54     20s] <CMD> set init_gnd_net {VSS VSSO}
[01/10 16:28:54     20s] <CMD> set init_lef_file {../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/lef/scl18fs120_tech.lef ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/lef/scl18fs120_std.lef ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/lef/tsl18cio250_4lm.lef}
[01/10 16:28:54     20s] <CMD> set init_verilog ../Synthesis/luhn_netlist.v
[01/10 16:28:54     20s] <CMD> set init_mmmc_file viewdefination.tcl
[01/10 16:28:54     20s] <CMD> set init_io_file padframe.io
[01/10 16:28:54     20s] <CMD> set init_pwr_net {VDD VDDO}
[01/10 16:28:54     20s] <CMD> init_design
[01/10 16:28:54     20s] #% Begin Load MMMC data ... (date=01/10 16:28:54, mem=1017.0M)
[01/10 16:28:54     20s] #% End Load MMMC data ... (date=01/10 16:28:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.9M, current mem=1017.9M)
[01/10 16:28:54     20s] 
[01/10 16:28:54     20s] Loading LEF file ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/lef/scl18fs120_tech.lef ...
[01/10 16:28:54     20s] 
[01/10 16:28:54     20s] Loading LEF file ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/lef/scl18fs120_std.lef ...
[01/10 16:28:54     20s] Set DBUPerIGU to M2 pitch 560.
[01/10 16:28:55     20s] 
[01/10 16:28:55     20s] Loading LEF file ../../../../../sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/lef/tsl18cio250_4lm.lef ...
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/10 16:28:55     20s] Type 'man IMPLF-200' for more detail.
[01/10 16:28:55     20s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[01/10 16:28:55     20s] To increase the message display limit, refer to the product command reference manual.
[01/10 16:28:55     20s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/10 16:28:55     20s] Loading view definition file from viewdefination.tcl
[01/10 16:28:55     20s] Reading my_max_library_set timing library '/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[01/10 16:28:55     20s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
[01/10 16:28:55     20s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
[01/10 16:28:55     20s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
[01/10 16:28:55     20s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[01/10 16:28:55     20s] Reading my_max_library_set timing library '/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_max.lib' ...
[01/10 16:28:55     20s] Read 93 cells in library 'tsl18cio250_max' 
[01/10 16:28:55     20s] Reading my_min_library_set timing library '/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[01/10 16:28:55     20s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
[01/10 16:28:55     20s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
[01/10 16:28:55     20s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
[01/10 16:28:55     21s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[01/10 16:28:55     21s] Reading my_min_library_set timing library '/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.lib' ...
[01/10 16:28:55     21s] Read 93 cells in library 'tsl18cio250_min' 
[01/10 16:28:55     21s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:00.0, peak res=1128.0M, current mem=1042.4M)
[01/10 16:28:55     21s] *** End library_loading (cpu=0.01min, real=0.00min, mem=39.4M, fe_cpu=0.35min, fe_real=1.80min, fe_mem=1122.8M) ***
[01/10 16:28:55     21s] #% Begin Load netlist data ... (date=01/10 16:28:55, mem=1042.4M)
[01/10 16:28:55     21s] *** Begin netlist parsing (mem=1122.8M) ***
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[01/10 16:28:55     21s] Type 'man IMPVL-159' for more detail.
[01/10 16:28:55     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/10 16:28:55     21s] To increase the message display limit, refer to the product command reference manual.
[01/10 16:28:55     21s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[01/10 16:28:55     21s] Created 627 new cells from 4 timing libraries.
[01/10 16:28:55     21s] Reading netlist ...
[01/10 16:28:55     21s] Backslashed names will retain backslash and a trailing blank character.
[01/10 16:28:55     21s] Reading verilog netlist '../Synthesis/luhn_netlist.v'
[01/10 16:28:55     21s] 
[01/10 16:28:55     21s] *** Memory Usage v#1 (Current mem = 1122.805M, initial mem = 483.879M) ***
[01/10 16:28:55     21s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1122.8M) ***
[01/10 16:28:55     21s] #% End Load netlist data ... (date=01/10 16:28:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.8M, current mem=1061.8M)
[01/10 16:28:55     21s] Top level cell is luhn_top_module.
[01/10 16:28:55     21s] Hooked 1254 DB cells to tlib cells.
[01/10 16:28:55     21s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.8M, current mem=1071.8M)
[01/10 16:28:55     21s] Starting recursive module instantiation check.
[01/10 16:28:55     21s] No recursion found.
[01/10 16:28:55     21s] Building hierarchical netlist for Cell luhn_top_module ...
[01/10 16:28:55     21s] *** Netlist is unique.
[01/10 16:28:55     21s] Setting Std. cell height to 5600 DBU (smallest netlist inst).
[01/10 16:28:55     21s] ** info: there are 1288 modules.
[01/10 16:28:55     21s] ** info: there are 423 stdCell insts.
[01/10 16:28:55     21s] ** info: there are 7 Pad insts.
[01/10 16:28:55     21s] 
[01/10 16:28:55     21s] *** Memory Usage v#1 (Current mem = 1173.219M, initial mem = 483.879M) ***
[01/10 16:28:55     21s] Reading IO assignment file "padframe.io" ...
[01/10 16:28:55     21s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[01/10 16:28:55     21s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 16:28:55     21s] Type 'man IMPFP-3961' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 16:28:55     21s] Type 'man IMPFP-3961' for more detail.
[01/10 16:28:55     21s] Horizontal Layer M1 offset = 0 (derived)
[01/10 16:28:55     21s] Vertical Layer M2 offset = 280 (derived)
[01/10 16:28:55     21s] Start create_tracks
[01/10 16:28:55     21s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[01/10 16:28:55     21s] Extraction setup Started 
[01/10 16:28:55     21s] 
[01/10 16:28:55     21s] Trim Metal Layers:
[01/10 16:28:55     21s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/10 16:28:55     21s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[01/10 16:28:55     21s] Type 'man IMPEXT-2773' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/10 16:28:55     21s] Type 'man IMPEXT-2776' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/10 16:28:55     21s] Type 'man IMPEXT-2776' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/10 16:28:55     21s] Type 'man IMPEXT-2776' for more detail.
[01/10 16:28:55     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/10 16:28:55     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/10 16:28:55     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/10 16:28:55     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/10 16:28:55     21s] Summary of Active RC-Corners : 
[01/10 16:28:55     21s]  
[01/10 16:28:55     21s]  Analysis View: my_analysis_view_setup
[01/10 16:28:55     21s]     RC-Corner Name        : my_rc_corner_worst
[01/10 16:28:55     21s]     RC-Corner Index       : 0
[01/10 16:28:55     21s]     RC-Corner Temperature : 25 Celsius
[01/10 16:28:55     21s]     RC-Corner Cap Table   : ''
[01/10 16:28:55     21s]     RC-Corner PreRoute Res Factor         : 1
[01/10 16:28:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[01/10 16:28:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/10 16:28:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/10 16:28:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/10 16:28:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/10 16:28:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/10 16:28:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/10 16:28:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/10 16:28:55     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/10 16:28:55     21s]  
[01/10 16:28:55     21s]  Analysis View: my_analysis_view_hold
[01/10 16:28:55     21s]     RC-Corner Name        : my_rc_corner_worst
[01/10 16:28:55     21s]     RC-Corner Index       : 0
[01/10 16:28:55     21s]     RC-Corner Temperature : 25 Celsius
[01/10 16:28:55     21s]     RC-Corner Cap Table   : ''
[01/10 16:28:55     21s]     RC-Corner PreRoute Res Factor         : 1
[01/10 16:28:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[01/10 16:28:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/10 16:28:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/10 16:28:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/10 16:28:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/10 16:28:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/10 16:28:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/10 16:28:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/10 16:28:55     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/10 16:28:55     21s] 
[01/10 16:28:55     21s] Trim Metal Layers:
[01/10 16:28:55     21s] LayerId::1 widthSet size::1
[01/10 16:28:55     21s] LayerId::2 widthSet size::1
[01/10 16:28:55     21s] LayerId::3 widthSet size::1
[01/10 16:28:55     21s] LayerId::4 widthSet size::1
[01/10 16:28:55     21s] Updating RC grid for preRoute extraction ...
[01/10 16:28:55     21s] eee: pegSigSF::1.070000
[01/10 16:28:55     21s] Initializing multi-corner resistance tables ...
[01/10 16:28:55     21s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:28:55     21s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:28:55     21s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:28:55     21s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/10 16:28:55     21s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.600000 newSi=0.000000 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:28:55     21s] *Info: initialize multi-corner CTS.
[01/10 16:28:55     21s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1338.6M, current mem=1092.9M)
[01/10 16:28:56     21s] Reading timing constraints file '/home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/Synthesis/luhn_sdc_generated.sdc' ...
[01/10 16:28:56     21s] Current (total cpu=0:00:21.4, real=0:01:49, peak res=1353.7M, current mem=1353.7M)
[01/10 16:28:56     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/Synthesis/luhn_sdc_generated.sdc, Line 9).
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/Synthesis/luhn_sdc_generated.sdc, Line 10).
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] INFO (CTE): Reading of timing constraints file /home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/Synthesis/luhn_sdc_generated.sdc completed, with 2 WARNING
[01/10 16:28:56     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1372.4M, current mem=1372.4M)
[01/10 16:28:56     21s] Current (total cpu=0:00:21.4, real=0:01:49, peak res=1372.4M, current mem=1372.4M)
[01/10 16:28:56     21s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/10 16:28:56     21s] Summary for sequential cells identification: 
[01/10 16:28:56     21s]   Identified SBFF number: 114
[01/10 16:28:56     21s]   Identified MBFF number: 0
[01/10 16:28:56     21s]   Identified SB Latch number: 0
[01/10 16:28:56     21s]   Identified MB Latch number: 0
[01/10 16:28:56     21s]   Not identified SBFF number: 6
[01/10 16:28:56     21s]   Not identified MBFF number: 0
[01/10 16:28:56     21s]   Not identified SB Latch number: 0
[01/10 16:28:56     21s]   Not identified MB Latch number: 0
[01/10 16:28:56     21s]   Number of sequential cells which are not FFs: 83
[01/10 16:28:56     21s] Total number of combinational cells: 321
[01/10 16:28:56     21s] Total number of sequential cells: 203
[01/10 16:28:56     21s] Total number of tristate cells: 10
[01/10 16:28:56     21s] Total number of level shifter cells: 0
[01/10 16:28:56     21s] Total number of power gating cells: 0
[01/10 16:28:56     21s] Total number of isolation cells: 0
[01/10 16:28:56     21s] Total number of power switch cells: 0
[01/10 16:28:56     21s] Total number of pulse generator cells: 0
[01/10 16:28:56     21s] Total number of always on buffers: 0
[01/10 16:28:56     21s] Total number of retention cells: 0
[01/10 16:28:56     21s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[01/10 16:28:56     21s] Total number of usable buffers: 13
[01/10 16:28:56     21s] List of unusable buffers:
[01/10 16:28:56     21s] Total number of unusable buffers: 0
[01/10 16:28:56     21s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[01/10 16:28:56     21s] Total number of usable inverters: 12
[01/10 16:28:56     21s] List of unusable inverters:
[01/10 16:28:56     21s] Total number of unusable inverters: 0
[01/10 16:28:56     21s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[01/10 16:28:56     21s] Total number of identified usable delay cells: 13
[01/10 16:28:56     21s] List of identified unusable delay cells:
[01/10 16:28:56     21s] Total number of identified unusable delay cells: 0
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] TimeStamp Deleting Cell Server End ...
[01/10 16:28:56     21s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.0M, current mem=1394.9M)
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:28:56     21s] Summary for sequential cells identification: 
[01/10 16:28:56     21s]   Identified SBFF number: 114
[01/10 16:28:56     21s]   Identified MBFF number: 0
[01/10 16:28:56     21s]   Identified SB Latch number: 0
[01/10 16:28:56     21s]   Identified MB Latch number: 0
[01/10 16:28:56     21s]   Not identified SBFF number: 6
[01/10 16:28:56     21s]   Not identified MBFF number: 0
[01/10 16:28:56     21s]   Not identified SB Latch number: 0
[01/10 16:28:56     21s]   Not identified MB Latch number: 0
[01/10 16:28:56     21s]   Number of sequential cells which are not FFs: 83
[01/10 16:28:56     21s]  Visiting view : my_analysis_view_setup
[01/10 16:28:56     21s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:28:56     21s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:28:56     21s]  Visiting view : my_analysis_view_hold
[01/10 16:28:56     21s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:28:56     21s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:28:56     21s] TLC MultiMap info (StdDelay):
[01/10 16:28:56     21s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:28:56     21s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:28:56     21s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:28:56     21s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:28:56     21s]  Setting StdDelay to: 50.6ps
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] TimeStamp Deleting Cell Server End ...
[01/10 16:28:56     21s] 
[01/10 16:28:56     21s] *** Summary of all messages that are not suppressed in this session:
[01/10 16:28:56     21s] Severity  ID               Count  Summary                                  
[01/10 16:28:56     21s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/10 16:28:56     21s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/10 16:28:56     21s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[01/10 16:28:56     21s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[01/10 16:28:56     21s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[01/10 16:28:56     21s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[01/10 16:28:56     21s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/10 16:28:56     21s] *** Message Summary: 1496 warning(s), 0 error(s)
[01/10 16:28:56     21s] 
[01/10 16:29:03     22s] <CMD> fit
[01/10 16:31:44     31s] <CMD> uiSetTool ruler
[01/10 16:31:52     32s] <CMD> fit
[01/10 16:32:02     33s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 775 775 20 20 20 20
[01/10 16:32:02     33s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 16:32:02     33s] Type 'man IMPFP-3961' for more detail.
[01/10 16:32:02     33s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/10 16:32:02     33s] Type 'man IMPFP-3961' for more detail.
[01/10 16:32:02     33s] Horizontal Layer M1 offset = 0 (derived)
[01/10 16:32:02     33s] Vertical Layer M2 offset = 280 (derived)
[01/10 16:32:02     33s] Start create_tracks
[01/10 16:32:02     33s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[01/10 16:32:02     33s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/10 16:32:36     35s] <CMD> saveDesign top_floorplan
[01/10 16:32:36     35s] #% Begin save design ... (date=01/10 16:32:36, mem=1494.4M)
[01/10 16:32:36     35s] % Begin Save ccopt configuration ... (date=01/10 16:32:36, mem=1494.4M)
[01/10 16:32:36     35s] % End Save ccopt configuration ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1495.6M, current mem=1495.6M)
[01/10 16:32:36     35s] % Begin Save netlist data ... (date=01/10 16:32:36, mem=1495.6M)
[01/10 16:32:36     35s] Writing Binary DB to top_floorplan.dat/luhn_top_module.v.bin in single-threaded mode...
[01/10 16:32:36     35s] % End Save netlist data ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.3M, current mem=1496.3M)
[01/10 16:32:36     35s] Saving symbol-table file ...
[01/10 16:32:36     35s] Saving congestion map file top_floorplan.dat/luhn_top_module.route.congmap.gz ...
[01/10 16:32:36     35s] % Begin Save AAE data ... (date=01/10 16:32:36, mem=1496.8M)
[01/10 16:32:36     35s] Saving AAE Data ...
[01/10 16:32:36     35s] % End Save AAE data ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.8M, current mem=1496.8M)
[01/10 16:32:36     35s] Saving preference file top_floorplan.dat/gui.pref.tcl ...
[01/10 16:32:36     35s] Saving mode setting ...
[01/10 16:32:36     35s] Saving global file ...
[01/10 16:32:36     35s] % Begin Save floorplan data ... (date=01/10 16:32:36, mem=1501.1M)
[01/10 16:32:36     35s] Saving floorplan file ...
[01/10 16:32:36     35s] % End Save floorplan data ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1501.2M, current mem=1501.2M)
[01/10 16:32:36     35s] Saving Drc markers ...
[01/10 16:32:36     35s] ... No Drc file written since there is no markers found.
[01/10 16:32:36     35s] % Begin Save placement data ... (date=01/10 16:32:36, mem=1501.2M)
[01/10 16:32:36     35s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/10 16:32:36     35s] Save Adaptive View Pruning View Names to Binary file
[01/10 16:32:36     35s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1635.0M) ***
[01/10 16:32:36     35s] % End Save placement data ... (date=01/10 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1501.9M, current mem=1501.9M)
[01/10 16:32:36     35s] % Begin Save routing data ... (date=01/10 16:32:36, mem=1501.9M)
[01/10 16:32:36     35s] Saving route file ...
[01/10 16:32:37     35s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1632.0M) ***
[01/10 16:32:37     35s] % End Save routing data ... (date=01/10 16:32:37, total cpu=0:00:00.0, real=0:00:01.0, peak res=1502.3M, current mem=1502.3M)
[01/10 16:32:37     35s] Saving property file top_floorplan.dat/luhn_top_module.prop
[01/10 16:32:37     35s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1635.0M) ***
[01/10 16:32:37     35s] % Begin Save power constraints data ... (date=01/10 16:32:37, mem=1503.8M)
[01/10 16:32:37     35s] % End Save power constraints data ... (date=01/10 16:32:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1503.8M, current mem=1503.8M)
[01/10 16:32:37     35s] Generated self-contained design top_floorplan.dat
[01/10 16:32:37     35s] #% End save design ... (date=01/10 16:32:37, total cpu=0:00:00.2, real=0:00:01.0, peak res=1531.8M, current mem=1505.7M)
[01/10 16:32:37     35s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 16:32:37     35s] 
[01/10 16:35:06     44s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[01/10 16:35:06     44s] Added 8 of filler cell 'pfeed10000' on top side.
[01/10 16:35:14     45s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[01/10 16:35:14     45s] Added 8 of filler cell 'pfeed10000' on right side.
[01/10 16:35:22     45s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[01/10 16:35:22     45s] Added 8 of filler cell 'pfeed10000' on left side.
[01/10 16:35:31     46s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[01/10 16:35:31     46s] Added 8 of filler cell 'pfeed10000' on bottom side.
[01/10 16:35:40     46s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side n
[01/10 16:35:40     46s] Added 0 of filler cell 'pfeed01000' on top side.
[01/10 16:35:48     46s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side e
[01/10 16:35:48     46s] Added 0 of filler cell 'pfeed01000' on right side.
[01/10 16:36:02     47s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side w
[01/10 16:36:02     47s] Added 0 of filler cell 'pfeed01000' on left side.
[01/10 16:36:11     48s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side s
[01/10 16:36:11     48s] Added 0 of filler cell 'pfeed01000' on bottom side.
[01/10 16:36:20     48s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side n
[01/10 16:36:20     48s] Added 0 of filler cell 'pfeed00010' on top side.
[01/10 16:36:24     49s] <CMD> fit
[01/10 16:36:37     49s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side e
[01/10 16:36:37     49s] Added 0 of filler cell 'pfeed00010' on right side.
[01/10 16:36:40     49s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side w
[01/10 16:36:40     49s] Added 0 of filler cell 'pfeed00010' on left side.
[01/10 16:36:44     50s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side s
[01/10 16:36:44     50s] Added 0 of filler cell 'pfeed00010' on bottom side.
[01/10 16:36:57     51s] <CMD> saveDesign top_pad_filler
[01/10 16:36:57     51s] #% Begin save design ... (date=01/10 16:36:57, mem=1506.3M)
[01/10 16:36:57     51s] % Begin Save ccopt configuration ... (date=01/10 16:36:57, mem=1506.3M)
[01/10 16:36:57     51s] % End Save ccopt configuration ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.3M, current mem=1506.3M)
[01/10 16:36:57     51s] % Begin Save netlist data ... (date=01/10 16:36:57, mem=1506.3M)
[01/10 16:36:57     51s] Writing Binary DB to top_pad_filler.dat/luhn_top_module.v.bin in single-threaded mode...
[01/10 16:36:57     51s] % End Save netlist data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
[01/10 16:36:57     51s] Saving symbol-table file ...
[01/10 16:36:57     51s] Saving congestion map file top_pad_filler.dat/luhn_top_module.route.congmap.gz ...
[01/10 16:36:57     51s] % Begin Save AAE data ... (date=01/10 16:36:57, mem=1506.4M)
[01/10 16:36:57     51s] Saving AAE Data ...
[01/10 16:36:57     51s] % End Save AAE data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
[01/10 16:36:57     51s] Saving preference file top_pad_filler.dat/gui.pref.tcl ...
[01/10 16:36:57     51s] Saving mode setting ...
[01/10 16:36:57     51s] Saving global file ...
[01/10 16:36:57     51s] % Begin Save floorplan data ... (date=01/10 16:36:57, mem=1506.4M)
[01/10 16:36:57     51s] Saving floorplan file ...
[01/10 16:36:57     51s] % End Save floorplan data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
[01/10 16:36:57     51s] Saving Drc markers ...
[01/10 16:36:57     51s] ... No Drc file written since there is no markers found.
[01/10 16:36:57     51s] % Begin Save placement data ... (date=01/10 16:36:57, mem=1506.4M)
[01/10 16:36:57     51s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/10 16:36:57     51s] Save Adaptive View Pruning View Names to Binary file
[01/10 16:36:57     51s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1656.0M) ***
[01/10 16:36:57     51s] % End Save placement data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
[01/10 16:36:57     51s] % Begin Save routing data ... (date=01/10 16:36:57, mem=1506.4M)
[01/10 16:36:57     51s] Saving route file ...
[01/10 16:36:57     51s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1653.0M) ***
[01/10 16:36:57     51s] % End Save routing data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
[01/10 16:36:57     51s] Saving property file top_pad_filler.dat/luhn_top_module.prop
[01/10 16:36:57     51s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1656.0M) ***
[01/10 16:36:57     51s] % Begin Save power constraints data ... (date=01/10 16:36:57, mem=1506.4M)
[01/10 16:36:57     51s] % End Save power constraints data ... (date=01/10 16:36:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
[01/10 16:36:57     51s] Generated self-contained design top_pad_filler.dat
[01/10 16:36:57     51s] #% End save design ... (date=01/10 16:36:57, total cpu=0:00:00.2, real=0:00:00.0, peak res=1537.1M, current mem=1506.4M)
[01/10 16:36:57     51s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 16:36:57     51s] 
[01/10 16:37:03     51s] <CMD> fit
[01/10 16:37:03     51s] <CMD> fit
[01/10 16:37:04     51s] <CMD> zoomBox 153.49700 86.88700 935.89300 465.14700
[01/10 16:37:05     51s] <CMD> zoomBox 400.41800 137.86500 808.83300 335.31900
[01/10 16:37:07     51s] <CMD> fit
[01/10 16:37:51     54s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[01/10 16:37:51     54s] 435 new pwr-pin connections were made to global net 'VDD'.
[01/10 16:37:58     55s] <CMD> fit
[01/10 16:38:00     55s] <CMD> fit
[01/10 16:38:05     55s] <CMD> uiSetTool select
[01/10 16:38:08     55s] <CMD> fit
[01/10 16:38:23     56s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[01/10 16:38:23     56s] 435 new gnd-pin connections were made to global net 'VSS'.
[01/10 16:38:38     57s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[01/10 16:38:38     57s] 12 new pwr-pin connections were made to global net 'VDDO'.
[01/10 16:38:49     58s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[01/10 16:38:49     58s] 12 new gnd-pin connections were made to global net 'VSSO'.
[01/10 16:40:52     65s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1
[01/10 16:40:52     65s] #% Begin addRing (date=01/10 16:40:52, mem=1506.4M)
[01/10 16:40:52     65s] **ERROR: (IMPTCM-46):	Argument "{-layer }" is required for command "addRing", either this option is not specified or an option prior to it is not specified correctly.
#% End addRing (date=01/10 16:40:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
[01/10 16:40:52     65s]   
[01/10 16:40:52     65s] invalid command name "-stacked_via_top_layer"
[01/10 16:40:56     65s] invalid command name "core"
[01/10 16:41:43     68s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -followcore -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[01/10 16:41:43     68s] #% Begin addRing (date=01/10 16:41:43, mem=1506.4M)
[01/10 16:41:43     68s] 
[01/10 16:41:43     68s] Usage: addRing [-help]
[01/10 16:41:43     68s]                [-around {each_block each_reef power_domain default_power_domain selected cluster shared_cluster user_defined}]
[01/10 16:41:43     68s]                [-center <0|1>] [-exclude_selected <0|1>]
[01/10 16:41:43     68s]                [-extend_corner {tl tr bl br lt lb rt rb}] [-follow {core io}]
[01/10 16:41:43     68s]                [-jog_distance <real_value>] -nets <name-or-value>
[01/10 16:41:43     68s]                [-offset_adjustment {automatic fixed}] [-rectangle <0|1>]
[01/10 16:41:43     68s]                [-skip_side {top bottom left right}]
[01/10 16:41:43     68s]                [-snap_wire_center_to_grid {None Grid Half_Grid Either}]
[01/10 16:41:43     68s]                [-threshold {value|auto}] [-type {core_rings block_rings}]
[01/10 16:41:43     68s]                [-uda <subclass_string>] [-use_interleaving_wire_group <0|1>]
[01/10 16:41:43     68s]                [-use_wire_group <0|1>] [-use_wire_group_bits <value>]
[01/10 16:41:43     68s]                [-use_wire_group_reinforcement <0|1>]
[01/10 16:41:43     68s]                [-use_wire_group_reinforcement_group_via <0|1>]
[01/10 16:41:43     68s]                [-use_wire_group_reinforcement_spacing_width {spacing width}]
[01/10 16:41:43     68s]                [-user_defined_region <x1 y1 x2 y2 ...>] {-layer {layer | {top top_layer bottom bottom_layer left left_layer right right_layer}} } {-width {value | {top top_width bottom bottom_width left left_width right right_width}} } {-spacing {value | {top top_spacing bottom bottom_spacing left left_spacing right right_spacing}} } [-offset {value | {top top_offset bottom bottom_offset left left_offset right right_offset}} ]
[01/10 16:41:43     68s] 
[01/10 16:41:43     68s] **ERROR: (IMPTCM-48):	"-followcore" is not a legal option for command "addRing". Either the current option or an option prior to it is not specified correctly.
#% End addRing (date=01/10 16:41:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.4M, current mem=1506.4M)
[01/10 16:41:43     68s] 
[01/10 16:41:54     69s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[01/10 16:41:54     69s] #% Begin addRing (date=01/10 16:41:54, mem=1506.4M)
[01/10 16:41:54     69s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[01/10 16:41:54     69s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[01/10 16:41:54     69s] 
[01/10 16:41:54     69s] 
[01/10 16:41:54     69s] viaInitial starts at Fri Jan 10 16:41:54 2025
viaInitial ends at Fri Jan 10 16:41:54 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1653.3M)
[01/10 16:41:54     69s] Ring generation is complete.
[01/10 16:41:54     69s] vias are now being generated.
[01/10 16:41:54     69s] addRing created 8 wires.
[01/10 16:41:54     69s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/10 16:41:54     69s] +--------+----------------+----------------+
[01/10 16:41:54     69s] |  Layer |     Created    |     Deleted    |
[01/10 16:41:54     69s] +--------+----------------+----------------+
[01/10 16:41:54     69s] |   M3   |        4       |       NA       |
[01/10 16:41:54     69s] |  TOP_V |        8       |        0       |
[01/10 16:41:54     69s] |  TOP_M |        4       |       NA       |
[01/10 16:41:54     69s] +--------+----------------+----------------+
[01/10 16:41:54     69s] #% End addRing (date=01/10 16:41:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1509.8M, current mem=1509.8M)
[01/10 16:41:59     69s] <CMD> fit
[01/10 16:41:59     69s] <CMD> fit
[01/10 16:42:00     69s] <CMD> fit
[01/10 16:46:21     85s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring padring ring stripe ringpin blockpin followpin} -allowJogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[01/10 16:46:21     85s] #% Begin sroute (date=01/10 16:46:21, mem=1509.9M)
[01/10 16:46:21     85s] *** Begin SPECIAL ROUTE on Fri Jan 10 16:46:21 2025 ***
[01/10 16:46:21     85s] SPECIAL ROUTE ran on directory: /home/vlsi18/Desktop/24EC4205/project1/project1/luhn_corrected/pd
[01/10 16:46:21     85s] SPECIAL ROUTE ran on machine: ece.nitdgp.ac.in (Linux 4.18.0-425.19.2.el8_7.x86_64 x86_64 3.00Ghz)
[01/10 16:46:21     85s] 
[01/10 16:46:21     85s] Begin option processing ...
[01/10 16:46:21     85s] srouteConnectPowerBump set to false
[01/10 16:46:21     85s] routeSelectNet set to "VDD VSS"
[01/10 16:46:21     85s] routeSpecial set to true
[01/10 16:46:21     85s] srouteBlockPin set to "useLef"
[01/10 16:46:21     85s] srouteBottomLayerLimit set to 1
[01/10 16:46:21     85s] srouteBottomTargetLayerLimit set to 1
[01/10 16:46:21     85s] srouteConnectConverterPin set to false
[01/10 16:46:21     85s] srouteCrossoverViaBottomLayer set to 1
[01/10 16:46:21     85s] srouteCrossoverViaTopLayer set to 4
[01/10 16:46:21     85s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/10 16:46:21     85s] srouteFollowCorePinEnd set to 3
[01/10 16:46:21     85s] srouteJogControl set to "preferWithChanges differentLayer"
[01/10 16:46:21     85s] sroutePadPinAllPorts set to true
[01/10 16:46:21     85s] sroutePreserveExistingRoutes set to true
[01/10 16:46:21     85s] srouteRoutePowerBarPortOnBothDir set to true
[01/10 16:46:21     85s] srouteStopBlockPin set to "nearestTarget"
[01/10 16:46:21     85s] srouteTopLayerLimit set to 4
[01/10 16:46:21     85s] srouteTopTargetLayerLimit set to 4
[01/10 16:46:21     85s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3183.00 megs.
[01/10 16:46:21     85s] 
[01/10 16:46:21     85s] Reading DB technology information...
[01/10 16:46:21     85s] Finished reading DB technology information.
[01/10 16:46:21     85s] Reading floorplan and netlist information...
[01/10 16:46:21     85s] Finished reading floorplan and netlist information.
[01/10 16:46:21     85s] Read in 8 layers, 4 routing layers, 1 overlap layer
[01/10 16:46:21     85s] Read in 549 macros, 40 used
[01/10 16:46:21     85s] Read in 80 components
[01/10 16:46:21     85s]   32 core components: 32 unplaced, 0 placed, 0 fixed
[01/10 16:46:21     85s]   44 pad components: 0 unplaced, 32 placed, 12 fixed
[01/10 16:46:21     85s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[01/10 16:46:21     85s] Read in 7 logical pins
[01/10 16:46:21     85s] Read in 7 nets
[01/10 16:46:21     85s] Read in 4 special nets, 2 routed
[01/10 16:46:21     85s] Read in 112 terminals
[01/10 16:46:21     85s] 2 nets selected.
[01/10 16:46:21     85s] 
[01/10 16:46:21     85s] Begin power routing ...
[01/10 16:46:21     85s] #create default rule from bind_ndr_rule rule=0x7fee7a124320 0x7fee76460018
[01/10 16:46:21     85s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/10 16:46:21     85s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/10 16:46:21     85s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/10 16:46:21     85s] CPU time for VDD FollowPin 0 seconds
[01/10 16:46:21     85s] CPU time for VSS FollowPin 0 seconds
[01/10 16:46:21     85s]   Number of IO ports routed: 3
[01/10 16:46:21     85s]   Number of Block ports routed: 0
[01/10 16:46:21     85s]   Number of Stripe ports routed: 0
[01/10 16:46:21     85s]   Number of Core ports routed: 84
[01/10 16:46:21     85s]   Number of Pad ports routed: 0
[01/10 16:46:21     85s]   Number of Power Bump ports routed: 0
[01/10 16:46:21     85s]   Number of Pad Ring connections: 95
[01/10 16:46:21     85s]   Number of Followpin connections: 42
[01/10 16:46:21     85s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3222.00 megs.
[01/10 16:46:21     85s] 
[01/10 16:46:21     85s] 
[01/10 16:46:21     85s] 
[01/10 16:46:21     85s]  Begin updating DB with routing results ...
[01/10 16:46:21     85s]  Updating DB with 5 via definition ...Extracting standard cell pins and blockage ...... 
[01/10 16:46:21     85s] Pin and blockage extraction finished
[01/10 16:46:21     85s] 
[01/10 16:46:21     85s] 
sroute post-processing starts at Fri Jan 10 16:46:21 2025
The viaGen is rebuilding shadow vias for net VSS.
[01/10 16:46:21     85s] sroute post-processing ends at Fri Jan 10 16:46:21 2025
sroute created 230 wires.
[01/10 16:46:21     85s] ViaGen created 250 vias, deleted 0 via to avoid violation.
[01/10 16:46:21     85s] +--------+----------------+----------------+
[01/10 16:46:21     85s] |  Layer |     Created    |     Deleted    |
[01/10 16:46:21     85s] +--------+----------------+----------------+
[01/10 16:46:21     85s] |   M1   |       128      |       NA       |
[01/10 16:46:21     85s] |   V2   |       84       |        0       |
[01/10 16:46:21     85s] |   M2   |       23       |       NA       |
[01/10 16:46:21     85s] |   V3   |       83       |        0       |
[01/10 16:46:21     85s] |   M3   |       55       |       NA       |
[01/10 16:46:21     85s] |  TOP_V |       83       |        0       |
[01/10 16:46:21     85s] |  TOP_M |       24       |       NA       |
[01/10 16:46:21     85s] +--------+----------------+----------------+
[01/10 16:46:21     85s] #% End sroute (date=01/10 16:46:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1546.8M, current mem=1526.9M)
[01/10 16:46:26     86s] <CMD> zoomBox -130.97700 191.56200 789.48700 636.57300
[01/10 16:46:26     86s] <CMD> zoomBox 54.48400 325.43300 534.97300 557.73200
[01/10 16:46:27     86s] <CMD> zoomBox 151.29600 396.14300 402.11500 517.40500
[01/10 16:46:28     86s] <CMD> zoomBox 18.74100 299.32600 584.02400 572.62000
[01/10 16:46:28     86s] <CMD> zoomBox -280.00900 81.12400 994.00400 697.06300
[01/10 16:46:31     86s] <CMD> fit
[01/10 16:46:34     86s] <CMD> zoomBox 18.42200 253.81500 800.81700 632.07500
[01/10 16:46:35     86s] <CMD> zoomBox 147.44900 350.65100 494.60300 518.48700
[01/10 16:46:36     86s] <CMD> zoomBox 204.69800 393.61600 358.73400 468.08700
[01/10 16:46:36     86s] <CMD> zoomBox 246.69100 413.09200 315.03900 446.13600
[01/10 16:46:38     87s] <CMD> zoomBox 157.36300 371.61000 408.20500 492.88300
[01/10 16:46:38     87s] <CMD> zoomBox -102.85900 250.76800 679.61500 629.06600
[01/10 16:46:39     87s] <CMD> fit
[01/10 16:49:09     96s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_distance 40 -skip_via_on_pin StandardCell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing -nets {VDD VSS} -stacked_via_bottom_layer M1
[01/10 16:49:09     96s] #% Begin addStripe (date=01/10 16:49:09, mem=1527.1M)
[01/10 16:49:09     96s] 
[01/10 16:49:09     96s] Usage: addStripe [-help] [-all_blocks <0|1>] [-area <x1 y1 x2 y2 ...>]
[01/10 16:49:09     96s]                  [-area_blockage < {x1 y1 x2 y2}... {x1 y1 x2 y2 x3 y3 x4 y4 ...} ...>]
[01/10 16:49:09     96s]                  [-between_bumps <0|1>] [-block_ring_bottom_layer_limit <layer>]
[01/10 16:49:09     96s]                  [-block_ring_top_layer_limit <layer>] [-create_pins <0|1>]
[01/10 16:49:09     96s]                  [-direction {horizontal vertical}]
[01/10 16:49:09     96s]                  [-extend_to {design_boundary first_padring last_padring all_domains}]
[01/10 16:49:09     96s]                  [-insts <instance_name>] -layer <layer> [-master <master_cell>]
[01/10 16:49:09     96s]                  [-max_same_layer_jog_length <real_value>]
[01/10 16:49:09     96s]                  [-merge_stripes_value <auto|value>] [-narrow_channel <0|1>]
[01/10 16:49:09     96s]                  -nets <list_of_nets> [-number_of_sets <integer_value>]
[01/10 16:49:09     96s]                  [-over_bumps <0|1>] [-over_physical_pins <0|1>]
[01/10 16:49:09     96s]                  [-over_pins <0|1>] [-over_power_domain <0|1>]
[01/10 16:49:09     96s]                  [-padcore_ring_bottom_layer_limit <layer>]
[01/10 16:49:09     96s]                  [-padcore_ring_top_layer_limit <layer>] [-pin_layer <layer>]
[01/10 16:49:09     96s]                  [-pin_offset <real_value>] [-pin_width <min_value max_value>]
[01/10 16:49:09     96s]                  [-power_domains <domain_name>] [-report_cut_stripe <log name>]
[01/10 16:49:09     96s]                  [-same_layer_target_only <0|1>]
[01/10 16:49:09     96s]                  [-set_to_set_distance <real_value>] [-spacing <name_or_value>]
[01/10 16:49:09     96s]                  [-stapling <stripe_length>|auto {<ref_offeset ref_pitch:pitch_num> | <ref_layer1>} [ref_layer2]>]
[01/10 16:49:09     96s]                  [-start <real_value>] [-start_from {left right bottom top}]
[01/10 16:49:09     96s]                  [-start_offset <real_value>] [-stop <real_value>]
[01/10 16:49:09     96s]                  [-stop_offset <real_value>] [-switch_layer_over_obs <0|1>]
[01/10 16:49:09     96s]                  [-uda <subclass_string>] [-use_interleaving_wire_group <0|1>]
[01/10 16:49:09     96s]                  [-use_wire_group {-1 0 1}]
[01/10 16:49:09     96s]                  [-use_wire_group_bits <integer_value>] [-via_columns <integer>]
[01/10 16:49:09     96s]                  [-via_rows <integer>] -width <name_or_value> [-snap_wire_center_to_grid {None Grid Mask1_Grid Mask2_Grid Half_Grid Either} [-allow_snapping_override_custom_spacing <0|1>]]
[01/10 16:49:09     96s] 
[01/10 16:49:09     96s] **ERROR: (IMPTCM-48):	"-set_to_distance" is not a legal option for command "addStripe". Either the current option or an option prior to it is not specified correctly.
#% End addStripe (date=01/10 16:49:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.1M, current mem=1527.1M)
[01/10 16:49:09     96s] 
[01/10 16:49:14     96s] <CMD> fit
[01/10 16:49:14     96s] <CMD> zoomBox 86.42800 91.36000 1169.32500 614.90100
[01/10 16:49:15     96s] <CMD> zoomBox 167.35300 191.58300 732.63300 464.87500
[01/10 16:49:16     96s] <CMD> zoomBox 201.45600 233.81700 548.60900 401.65300
[01/10 16:49:16     96s] <CMD> zoomBox 209.59700 243.90000 504.67700 386.56000
[01/10 16:49:17     96s] <CMD> zoomBox 231.64800 271.21000 385.68200 345.68000
[01/10 16:49:18     96s] <CMD> zoomBox 243.15700 285.46500 323.56700 324.34000
[01/10 16:49:18     96s] <CMD> fit
[01/10 16:49:26     97s] <CMD> zoomBox -398.25300 33.93500 1100.56800 758.56000
[01/10 16:49:26     97s] <CMD> zoomBox -93.41900 265.57000 571.61800 587.09100
[01/10 16:49:26     97s] <CMD> zoomBox -56.94800 293.28300 508.33300 566.57600
[01/10 16:49:27     97s] <CMD> zoomBox 54.80700 384.42700 305.62500 505.68800
[01/10 16:49:29     97s] <CMD> zoomBox 104.39200 424.86600 215.68300 478.67100
[01/10 16:49:29     97s] <CMD> fit
[01/10 16:49:55     99s] <CMD> saveDesign top_power_rings
[01/10 16:49:55     99s] #% Begin save design ... (date=01/10 16:49:55, mem=1527.3M)
[01/10 16:49:55     99s] % Begin Save ccopt configuration ... (date=01/10 16:49:55, mem=1527.3M)
[01/10 16:49:55     99s] % End Save ccopt configuration ... (date=01/10 16:49:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.3M, current mem=1525.3M)
[01/10 16:49:55     99s] % Begin Save netlist data ... (date=01/10 16:49:55, mem=1525.3M)
[01/10 16:49:55     99s] Writing Binary DB to top_power_rings.dat/luhn_top_module.v.bin in single-threaded mode...
[01/10 16:49:55     99s] % End Save netlist data ... (date=01/10 16:49:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1525.3M, current mem=1525.3M)
[01/10 16:49:55     99s] Saving symbol-table file ...
[01/10 16:49:55     99s] Saving congestion map file top_power_rings.dat/luhn_top_module.route.congmap.gz ...
[01/10 16:49:56     99s] % Begin Save AAE data ... (date=01/10 16:49:56, mem=1525.8M)
[01/10 16:49:56     99s] Saving AAE Data ...
[01/10 16:49:56     99s] % End Save AAE data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1525.8M, current mem=1525.8M)
[01/10 16:49:56     99s] Saving preference file top_power_rings.dat/gui.pref.tcl ...
[01/10 16:49:56     99s] Saving mode setting ...
[01/10 16:49:56     99s] Saving global file ...
[01/10 16:49:56     99s] % Begin Save floorplan data ... (date=01/10 16:49:56, mem=1526.2M)
[01/10 16:49:56     99s] Saving floorplan file ...
[01/10 16:49:56     99s] % End Save floorplan data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.3M, current mem=1526.3M)
[01/10 16:49:56     99s] Saving PG file top_power_rings.dat/luhn_top_module.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Jan 10 16:49:56 2025)
[01/10 16:49:56     99s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1683.2M) ***
[01/10 16:49:56     99s] Saving Drc markers ...
[01/10 16:49:56     99s] ... No Drc file written since there is no markers found.
[01/10 16:49:56     99s] % Begin Save placement data ... (date=01/10 16:49:56, mem=1526.3M)
[01/10 16:49:56     99s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/10 16:49:56     99s] Save Adaptive View Pruning View Names to Binary file
[01/10 16:49:56     99s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1687.2M) ***
[01/10 16:49:56     99s] % End Save placement data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.3M, current mem=1526.3M)
[01/10 16:49:56     99s] % Begin Save routing data ... (date=01/10 16:49:56, mem=1526.3M)
[01/10 16:49:56     99s] Saving route file ...
[01/10 16:49:56     99s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1683.2M) ***
[01/10 16:49:56     99s] % End Save routing data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.5M, current mem=1526.5M)
[01/10 16:49:56     99s] Saving property file top_power_rings.dat/luhn_top_module.prop
[01/10 16:49:56     99s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1687.2M) ***
[01/10 16:49:56     99s] % Begin Save power constraints data ... (date=01/10 16:49:56, mem=1526.5M)
[01/10 16:49:56     99s] % End Save power constraints data ... (date=01/10 16:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.5M, current mem=1526.5M)
[01/10 16:49:56     99s] Generated self-contained design top_power_rings.dat
[01/10 16:49:56     99s] #% End save design ... (date=01/10 16:49:56, total cpu=0:00:00.2, real=0:00:01.0, peak res=1556.8M, current mem=1526.9M)
[01/10 16:49:56     99s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 16:49:56     99s] 
[01/10 16:50:10    100s] <CMD> setPlaceMode -fp false
[01/10 16:50:24    100s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[01/10 16:50:24    100s] <CMD> report_message -start_cmd
[01/10 16:50:24    100s] <CMD> getRouteMode -maxRouteLayer -quiet
[01/10 16:50:24    100s] <CMD> getRouteMode -user -maxRouteLayer
[01/10 16:50:24    100s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -maxRouteLayer
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[01/10 16:50:24    100s] <CMD> getPlaceMode -timingDriven -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -adaptive -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[01/10 16:50:24    100s] <CMD> getPlaceMode -ignoreScan -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -ignoreScan
[01/10 16:50:24    100s] <CMD> getPlaceMode -repairPlace -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -repairPlace
[01/10 16:50:24    100s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[01/10 16:50:24    100s] <CMD> getDesignMode -quiet -siPrevention
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[01/10 16:50:24    100s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:40.9/0:23:13.4 (0.1), mem = 1683.2M
[01/10 16:50:24    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:24    100s] <CMD> um::push_snapshot_stack
[01/10 16:50:24    100s] <CMD> getDesignMode -quiet -flowEffort
[01/10 16:50:24    100s] <CMD> getDesignMode -highSpeedCore -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -adaptive
[01/10 16:50:24    100s] <CMD> set spgFlowInInitialPlace 1
[01/10 16:50:24    100s] <CMD> getPlaceMode -sdpAlignment -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -softGuide -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -useSdpGroup -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -sdpAlignment -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[01/10 16:50:24    100s] <CMD> getPlaceMode -sdpPlace -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -sdpPlace -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[01/10 16:50:24    100s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[01/10 16:50:24    100s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[01/10 16:50:24    100s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 104, percentage of missing scan cell = 0.00% (0 / 104)
[01/10 16:50:24    100s] <CMD> getPlaceMode -place_check_library -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -trimView -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[01/10 16:50:24    100s] <CMD> getPlaceMode -congEffort -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[01/10 16:50:24    100s] <CMD> getPlaceMode -ignoreScan -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -ignoreScan
[01/10 16:50:24    100s] <CMD> getPlaceMode -repairPlace -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -repairPlace
[01/10 16:50:24    100s] <CMD> getPlaceMode -congEffort -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -fp -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -timingDriven -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -timingDriven
[01/10 16:50:24    100s] <CMD> getPlaceMode -fastFp -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -clusterMode -quiet
[01/10 16:50:24    100s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[01/10 16:50:24    100s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[01/10 16:50:24    100s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -forceTiming -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -fp -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -fastfp -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -timingDriven -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -fp -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -fastfp -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -powerDriven -quiet
[01/10 16:50:24    100s] <CMD> getExtractRCMode -quiet -engine
[01/10 16:50:24    100s] <CMD> getAnalysisMode -quiet -clkSrcPath
[01/10 16:50:24    100s] <CMD> getAnalysisMode -quiet -clockPropagation
[01/10 16:50:24    100s] <CMD> getAnalysisMode -quiet -cppr
[01/10 16:50:24    100s] <CMD> setExtractRCMode -engine preRoute
[01/10 16:50:24    100s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[01/10 16:50:24    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:24    100s] <CMD_INTERNAL> isAnalysisModeSetup
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[01/10 16:50:24    100s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -clusterMode
[01/10 16:50:24    100s] <CMD> getPlaceMode -wl_budget_mode -quiet
[01/10 16:50:24    100s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[01/10 16:50:24    100s] <CMD> getPlaceMode -wl_budget_mode -quiet
[01/10 16:50:24    100s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[01/10 16:50:24    100s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -user -resetCombineRFLevel
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[01/10 16:50:24    100s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[01/10 16:50:24    100s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[01/10 16:50:24    100s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -macroPlaceMode -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -macroPlaceMode -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -expNewFastMode
[01/10 16:50:24    100s] <CMD> setPlaceMode -expHiddenFastMode 1
[01/10 16:50:24    100s] <CMD> setPlaceMode -reset -ignoreScan
[01/10 16:50:24    100s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[01/10 16:50:24    100s] <CMD_INTERNAL> colorizeGeometry
[01/10 16:50:24    100s] #Start colorize_geometry on Fri Jan 10 16:50:24 2025
[01/10 16:50:24    100s] #
[01/10 16:50:24    100s] ### Time Record (colorize_geometry) is installed.
[01/10 16:50:24    100s] ### Time Record (Pre Callback) is installed.
[01/10 16:50:24    100s] ### Time Record (Pre Callback) is uninstalled.
[01/10 16:50:24    100s] ### Time Record (DB Import) is installed.
[01/10 16:50:24    100s] ### info: trigger incremental cell import ( 657 new cells ).
[01/10 16:50:24    100s] ### info: trigger incremental reloading library data ( #cell = 657 ).
[01/10 16:50:24    101s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1025071821 placement=1721507545 pin_access=1 inst_pattern=1
[01/10 16:50:24    101s] ### Time Record (DB Import) is uninstalled.
[01/10 16:50:24    101s] ### Time Record (DB Export) is installed.
[01/10 16:50:24    101s] Extracting standard cell pins and blockage ...... 
[01/10 16:50:24    101s] Pin and blockage extraction finished
[01/10 16:50:24    101s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1025071821 placement=1721507545 pin_access=1 inst_pattern=1
[01/10 16:50:24    101s] ### Time Record (DB Export) is uninstalled.
[01/10 16:50:24    101s] ### Time Record (Post Callback) is installed.
[01/10 16:50:24    101s] ### Time Record (Post Callback) is uninstalled.
[01/10 16:50:24    101s] #
[01/10 16:50:24    101s] #colorize_geometry statistics:
[01/10 16:50:24    101s] #Cpu time = 00:00:00
[01/10 16:50:24    101s] #Elapsed time = 00:00:00
[01/10 16:50:24    101s] #Increased memory = 27.01 (MB)
[01/10 16:50:24    101s] #Total memory = 1554.52 (MB)
[01/10 16:50:24    101s] #Peak memory = 1556.80 (MB)
[01/10 16:50:24    101s] #Number of warnings = 0
[01/10 16:50:24    101s] #Total number of warnings = 0
[01/10 16:50:24    101s] #Number of fails = 0
[01/10 16:50:24    101s] #Total number of fails = 0
[01/10 16:50:24    101s] #Complete colorize_geometry on Fri Jan 10 16:50:24 2025
[01/10 16:50:24    101s] #
[01/10 16:50:24    101s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/10 16:50:24    101s] ### Time Record (colorize_geometry) is uninstalled.
[01/10 16:50:24    101s] ### 
[01/10 16:50:24    101s] ###   Scalability Statistics
[01/10 16:50:24    101s] ### 
[01/10 16:50:24    101s] ### ------------------------+----------------+----------------+----------------+
[01/10 16:50:24    101s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/10 16:50:24    101s] ### ------------------------+----------------+----------------+----------------+
[01/10 16:50:24    101s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/10 16:50:24    101s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/10 16:50:24    101s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/10 16:50:24    101s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/10 16:50:24    101s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/10 16:50:24    101s] ### ------------------------+----------------+----------------+----------------+
[01/10 16:50:24    101s] ### 
[01/10 16:50:24    101s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[01/10 16:50:24    101s] *** Starting placeDesign default flow ***
[01/10 16:50:24    101s] <CMD> getAnalysisMode -quiet -honorClockDomains
[01/10 16:50:24    101s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[01/10 16:50:24    101s] <CMD> getAnalysisMode -quiet -honorClockDomains
[01/10 16:50:24    101s] **INFO: Enable pre-place timing setting for timing analysis
[01/10 16:50:24    101s] Set Using Default Delay Limit as 101.
[01/10 16:50:24    101s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/10 16:50:24    101s] <CMD> set delaycal_use_default_delay_limit 101
[01/10 16:50:24    101s] Set Default Net Delay as 0 ps.
[01/10 16:50:24    101s] <CMD> set delaycal_default_net_delay 0
[01/10 16:50:24    101s] Set Default Net Load as 0 pF. 
[01/10 16:50:24    101s] <CMD> set delaycal_default_net_load 0
[01/10 16:50:24    101s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[01/10 16:50:24    101s] Set Default Input Pin Transition as 1 ps.
[01/10 16:50:24    101s] <CMD> set delaycal_input_transition_delay 1ps
[01/10 16:50:24    101s] <CMD> getAnalysisMode -clkSrcPath -quiet
[01/10 16:50:24    101s] <CMD> getAnalysisMode -clockPropagation -quiet
[01/10 16:50:24    101s] <CMD> getAnalysisMode -checkType -quiet
[01/10 16:50:24    101s] <CMD> buildTimingGraph
[01/10 16:50:24    101s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[01/10 16:50:24    101s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[01/10 16:50:24    101s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[01/10 16:50:24    101s] **INFO: Analyzing IO path groups for slack adjustment
[01/10 16:50:24    101s] <CMD> get_global timing_enable_path_group_priority
[01/10 16:50:24    101s] <CMD> get_global timing_constraint_enable_group_path_resetting
[01/10 16:50:24    101s] <CMD> set_global timing_enable_path_group_priority false
[01/10 16:50:24    101s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[01/10 16:50:24    101s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[01/10 16:50:24    101s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/10 16:50:24    101s] <CMD> group_path -name in2reg_tmp.37031 -from {0xc 0xf} -to 0x10 -ignore_source_of_trigger_arc
[01/10 16:50:24    101s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[01/10 16:50:24    101s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/10 16:50:24    101s] <CMD> group_path -name in2out_tmp.37031 -from {0x13 0x16} -to 0x17 -ignore_source_of_trigger_arc
[01/10 16:50:24    101s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/10 16:50:24    101s] <CMD> group_path -name reg2reg_tmp.37031 -from 0x19 -to 0x1a
[01/10 16:50:24    101s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/10 16:50:24    101s] <CMD> group_path -name reg2out_tmp.37031 -from 0x1d -to 0x1e
[01/10 16:50:24    101s] <CMD> setPathGroupOptions reg2reg_tmp.37031 -effortLevel high
[01/10 16:50:24    101s] Effort level <high> specified for reg2reg_tmp.37031 path_group
[01/10 16:50:24    101s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:50:24    101s] AAE DB initialization (MEM=1740.1 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 16:50:24    101s] #################################################################################
[01/10 16:50:24    101s] # Design Stage: PreRoute
[01/10 16:50:24    101s] # Design Name: luhn_top_module
[01/10 16:50:24    101s] # Design Mode: 90nm
[01/10 16:50:24    101s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:50:24    101s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:50:24    101s] # Signoff Settings: SI Off 
[01/10 16:50:24    101s] #################################################################################
[01/10 16:50:24    101s] Calculate delays in BcWc mode...
[01/10 16:50:24    101s] Topological Sorting (REAL = 0:00:00.0, MEM = 1817.1M, InitMEM = 1816.1M)
[01/10 16:50:24    101s] Start delay calculation (fullDC) (1 T). (MEM=1817.13)
[01/10 16:50:24    101s] <CMD_INTERNAL> isAnalysisModeSetup
[01/10 16:50:24    101s] <CMD> getAnalysisMode -analysisType -quiet
[01/10 16:50:24    101s] <CMD_INTERNAL> isAnalysisModeSetup
[01/10 16:50:24    101s] <CMD> all_setup_analysis_views
[01/10 16:50:24    101s] <CMD> all_hold_analysis_views
[01/10 16:50:24    101s] <CMD> get_analysis_view $view -delay_corner
[01/10 16:50:24    101s] <CMD> get_delay_corner $dcCorner -power_domain_list
[01/10 16:50:24    101s] <CMD> get_delay_corner $dcCorner -library_set
[01/10 16:50:24    101s] <CMD> get_library_set $libSetName -si
[01/10 16:50:24    101s] <CMD> get_delay_corner $dcCorner -late_library_set
[01/10 16:50:24    101s] <CMD> get_delay_corner $dcCorner -early_library_set
[01/10 16:50:24    101s] <CMD> get_analysis_view $view -delay_corner
[01/10 16:50:24    101s] <CMD> get_delay_corner $dcCorner -power_domain_list
[01/10 16:50:24    101s] <CMD> get_delay_corner $dcCorner -library_set
[01/10 16:50:24    101s] <CMD> get_library_set $libSetName -si
[01/10 16:50:24    101s] <CMD> get_delay_corner $dcCorner -late_library_set
[01/10 16:50:24    101s] <CMD> get_delay_corner $dcCorner -early_library_set
[01/10 16:50:24    101s] Start AAE Lib Loading. (MEM=1828.65)
[01/10 16:50:24    101s] End AAE Lib Loading. (MEM=1866.8 CPU=0:00:00.0 Real=0:00:00.0)
[01/10 16:50:24    101s] End AAE Lib Interpolated Model. (MEM=1866.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:50:24    101s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:50:24    101s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:50:25    101s] Total number of fetched objects 397
[01/10 16:50:25    101s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:50:25    101s] End delay calculation. (MEM=1973.74 CPU=0:00:00.0 REAL=0:00:01.0)
[01/10 16:50:25    101s] End delay calculation (fullDC). (MEM=1973.74 CPU=0:00:00.1 REAL=0:00:01.0)
[01/10 16:50:25    101s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1973.7M) ***
[01/10 16:50:25    101s] <CMD> reset_path_group -name reg2out_tmp.37031
[01/10 16:50:25    101s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/10 16:50:25    101s] <CMD> reset_path_group -name in2reg_tmp.37031
[01/10 16:50:25    101s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/10 16:50:25    101s] <CMD> reset_path_group -name in2out_tmp.37031
[01/10 16:50:25    101s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/10 16:50:25    101s] <CMD> reset_path_group -name reg2reg_tmp.37031
[01/10 16:50:25    101s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/10 16:50:25    101s] **INFO: Disable pre-place timing setting for timing analysis
[01/10 16:50:25    101s] <CMD> setDelayCalMode -ignoreNetLoad false
[01/10 16:50:25    101s] Set Using Default Delay Limit as 1000.
[01/10 16:50:25    101s] <CMD> set delaycal_use_default_delay_limit 1000
[01/10 16:50:25    101s] Set Default Net Delay as 1000 ps.
[01/10 16:50:25    101s] <CMD> set delaycal_default_net_delay 1000ps
[01/10 16:50:25    101s] Set Default Input Pin Transition as 0.1 ps.
[01/10 16:50:25    101s] <CMD> set delaycal_input_transition_delay 0ps
[01/10 16:50:25    101s] Set Default Net Load as 0.5 pF. 
[01/10 16:50:25    101s] <CMD> set delaycal_default_net_load 0.5pf
[01/10 16:50:25    101s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[01/10 16:50:25    101s] <CMD> all_setup_analysis_views
[01/10 16:50:25    101s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[01/10 16:50:25    101s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:25    101s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[01/10 16:50:25    101s] <CMD> getPlaceMode -quiet -expSkipGP
[01/10 16:50:25    101s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/10 16:50:25    101s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/10 16:50:25    101s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1956.2M, EPOCH TIME: 1736508025.087228
[01/10 16:50:25    101s] Deleted 0 physical inst  (cell - / prefix -).
[01/10 16:50:25    101s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1956.2M, EPOCH TIME: 1736508025.087304
[01/10 16:50:25    101s] INFO: #ExclusiveGroups=0
[01/10 16:50:25    101s] INFO: There are no Exclusive Groups.
[01/10 16:50:25    101s] *** Starting "NanoPlace(TM) placement v#6 (mem=1956.2M)" ...
[01/10 16:50:25    101s] <CMD> setDelayCalMode -engine feDc
[01/10 16:50:25    101s] No user-set net weight.
[01/10 16:50:25    101s] Net fanout histogram:
[01/10 16:50:25    101s] 2		: 285 (76.6%) nets
[01/10 16:50:25    101s] 3		: 21 (5.6%) nets
[01/10 16:50:25    101s] 4     -	14	: 59 (15.9%) nets
[01/10 16:50:25    101s] 15    -	39	: 6 (1.6%) nets
[01/10 16:50:25    101s] 40    -	79	: 0 (0.0%) nets
[01/10 16:50:25    101s] 80    -	159	: 1 (0.3%) nets
[01/10 16:50:25    101s] 160   -	319	: 0 (0.0%) nets
[01/10 16:50:25    101s] 320   -	639	: 0 (0.0%) nets
[01/10 16:50:25    101s] 640   -	1279	: 0 (0.0%) nets
[01/10 16:50:25    101s] 1280  -	2559	: 0 (0.0%) nets
[01/10 16:50:25    101s] 2560  -	5119	: 0 (0.0%) nets
[01/10 16:50:25    101s] 5120+		: 0 (0.0%) nets
[01/10 16:50:25    101s] no activity file in design. spp won't run.
[01/10 16:50:25    101s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24509__5477 is connected to ground net datapath_sum[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24511__5107 is connected to ground net datapath_sum[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24514__8428 is connected to ground net datapath_sum[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24508__6417 is connected to ground net datapath_sum[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24510__2398 is connected to ground net datapath_sum[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24513__4319 is connected to ground net datapath_sum[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24512__6260 is connected to ground net datapath_sum[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][3]102 is connected to ground net datapath_card_number[4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][2]101 is connected to ground net datapath_card_number[4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][1]100 is connected to ground net datapath_card_number[4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][0]99 is connected to ground net datapath_card_number[4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][3]118 is connected to ground net datapath_card_number[6][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][2]117 is connected to ground net datapath_card_number[6][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][1]116 is connected to ground net datapath_card_number[6][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][0]115 is connected to ground net datapath_card_number[6][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][3]166 is connected to ground net datapath_card_number[12][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][2]165 is connected to ground net datapath_card_number[12][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][1]164 is connected to ground net datapath_card_number[12][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][0]163 is connected to ground net datapath_card_number[12][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[9][3]142 is connected to ground net datapath_card_number[9][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:25    101s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/10 16:50:25    101s] To increase the message display limit, refer to the product command reference manual.
[01/10 16:50:25    101s] Processing tracks to init pin-track alignment.
[01/10 16:50:25    101s] z: 2, totalTracks: 1
[01/10 16:50:25    101s] z: 4, totalTracks: 1
[01/10 16:50:25    101s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:50:25    101s] All LLGs are deleted
[01/10 16:50:25    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:25    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:25    101s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.2M, EPOCH TIME: 1736508025.124447
[01/10 16:50:25    101s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.2M, EPOCH TIME: 1736508025.124688
[01/10 16:50:25    101s] # Building luhn_top_module llgBox search-tree.
[01/10 16:50:25    101s] #std cell=423 (0 fixed + 423 movable) #buf cell=0 #inv cell=20 #block=0 (0 floating + 0 preplaced)
[01/10 16:50:25    101s] #ioInst=48 #net=372 #term=1190 #term/net=3.20, #fixedIo=48, #floatIo=0, #fixedPin=7, #floatPin=0
[01/10 16:50:25    101s] stdCell: 423 single + 0 double + 0 multi
[01/10 16:50:25    101s] Total standard cell length = 2.3834 (mm), area = 0.0133 (mm^2)
[01/10 16:50:25    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.2M, EPOCH TIME: 1736508025.125018
[01/10 16:50:25    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:25    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:25    101s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1956.2M, EPOCH TIME: 1736508025.125103
[01/10 16:50:25    101s] Max number of tech site patterns supported in site array is 256.
[01/10 16:50:25    101s] Core basic site is CoreSite
[01/10 16:50:25    101s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1956.2M, EPOCH TIME: 1736508025.130860
[01/10 16:50:25    101s] After signature check, allow fast init is false, keep pre-filter is false.
[01/10 16:50:25    101s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/10 16:50:25    101s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1956.2M, EPOCH TIME: 1736508025.130956
[01/10 16:50:25    101s] Use non-trimmed site array because memory saving is not enough.
[01/10 16:50:25    101s] SiteArray: non-trimmed site array dimensions = 41 x 419
[01/10 16:50:25    101s] SiteArray: use 106,496 bytes
[01/10 16:50:25    101s] SiteArray: current memory after site array memory allocation 1956.3M
[01/10 16:50:25    101s] SiteArray: FP blocked sites are writable
[01/10 16:50:25    101s] Estimated cell power/ground rail width = 0.700 um
[01/10 16:50:25    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:50:25    101s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1956.3M, EPOCH TIME: 1736508025.131535
[01/10 16:50:25    101s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1736508025.131565
[01/10 16:50:25    101s] SiteArray: number of non floorplan blocked sites for llg default is 17179
[01/10 16:50:25    101s] Atter site array init, number of instance map data is 0.
[01/10 16:50:25    101s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1956.3M, EPOCH TIME: 1736508025.132357
[01/10 16:50:25    101s] 
[01/10 16:50:25    101s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:50:25    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:1956.3M, EPOCH TIME: 1736508025.132533
[01/10 16:50:25    101s] 
[01/10 16:50:25    101s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:50:25    101s] Average module density = 0.248.
[01/10 16:50:25    101s] Density for the design = 0.248.
[01/10 16:50:25    101s]        = stdcell_area 4256 sites (13347 um^2) / alloc_area 17179 sites (53873 um^2).
[01/10 16:50:25    101s] Pin Density = 0.06927.
[01/10 16:50:25    101s]             = total # of pins 1190 / total area 17179.
[01/10 16:50:25    101s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1956.3M, EPOCH TIME: 1736508025.132788
[01/10 16:50:25    101s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1736508025.132894
[01/10 16:50:25    101s] OPERPROF: Starting pre-place ADS at level 1, MEM:1956.3M, EPOCH TIME: 1736508025.132922
[01/10 16:50:25    101s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1956.3M, EPOCH TIME: 1736508025.133107
[01/10 16:50:25    101s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1956.3M, EPOCH TIME: 1736508025.133118
[01/10 16:50:25    101s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1736508025.133133
[01/10 16:50:25    101s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1956.3M, EPOCH TIME: 1736508025.133145
[01/10 16:50:25    101s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1956.3M, EPOCH TIME: 1736508025.133155
[01/10 16:50:25    101s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1736508025.133181
[01/10 16:50:25    101s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1956.3M, EPOCH TIME: 1736508025.133191
[01/10 16:50:25    101s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1736508025.133202
[01/10 16:50:25    101s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1736508025.133212
[01/10 16:50:25    101s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1736508025.133228
[01/10 16:50:25    101s] ADSU 0.248 -> 0.288. site 17179.000 -> 14779.000. GS 44.800
[01/10 16:50:25    101s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1956.3M, EPOCH TIME: 1736508025.133463
[01/10 16:50:25    101s] OPERPROF: Starting spMPad at level 1, MEM:1909.3M, EPOCH TIME: 1736508025.133918
[01/10 16:50:25    101s] OPERPROF:   Starting spContextMPad at level 2, MEM:1909.3M, EPOCH TIME: 1736508025.133943
[01/10 16:50:25    101s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1909.3M, EPOCH TIME: 1736508025.133954
[01/10 16:50:25    101s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1909.3M, EPOCH TIME: 1736508025.133965
[01/10 16:50:25    101s] Initial padding reaches pin density 0.472 for top
[01/10 16:50:25    101s] InitPadU 0.288 -> 0.320 for top
[01/10 16:50:25    101s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1909.3M, EPOCH TIME: 1736508025.134447
[01/10 16:50:25    101s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1909.3M, EPOCH TIME: 1736508025.134529
[01/10 16:50:25    101s] === lastAutoLevel = 7 
[01/10 16:50:25    101s] OPERPROF: Starting spInitNetWt at level 1, MEM:1909.3M, EPOCH TIME: 1736508025.134700
[01/10 16:50:25    101s] no activity file in design. spp won't run.
[01/10 16:50:25    101s] [spp] 0
[01/10 16:50:25    101s] [adp] 0:1:1:3
[01/10 16:50:25    101s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1909.3M, EPOCH TIME: 1736508025.134769
[01/10 16:50:25    101s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[01/10 16:50:25    101s] OPERPROF: Starting npMain at level 1, MEM:1909.3M, EPOCH TIME: 1736508025.134868
[01/10 16:50:26    101s] OPERPROF:   Starting npPlace at level 2, MEM:1917.3M, EPOCH TIME: 1736508026.136080
[01/10 16:50:26    101s] Iteration  1: Total net bbox = 3.476e+03 (2.08e+03 1.40e+03)
[01/10 16:50:26    101s]               Est.  stn bbox = 4.359e+03 (2.57e+03 1.79e+03)
[01/10 16:50:26    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1919.3M
[01/10 16:50:26    101s] Iteration  2: Total net bbox = 3.476e+03 (2.08e+03 1.40e+03)
[01/10 16:50:26    101s]               Est.  stn bbox = 4.359e+03 (2.57e+03 1.79e+03)
[01/10 16:50:26    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1919.3M
[01/10 16:50:26    101s] exp_mt_sequential is set from setPlaceMode option to 1
[01/10 16:50:26    101s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/10 16:50:26    101s] place_exp_mt_interval set to default 32
[01/10 16:50:26    101s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/10 16:50:26    101s] Iteration  3: Total net bbox = 1.744e+03 (1.00e+03 7.39e+02)
[01/10 16:50:26    101s]               Est.  stn bbox = 2.768e+03 (1.57e+03 1.20e+03)
[01/10 16:50:26    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1921.7M
[01/10 16:50:26    101s] Iteration  4: Total net bbox = 1.695e+03 (9.76e+02 7.19e+02)
[01/10 16:50:26    101s]               Est.  stn bbox = 2.695e+03 (1.53e+03 1.16e+03)
[01/10 16:50:26    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1921.7M
[01/10 16:50:26    101s] Iteration  5: Total net bbox = 3.069e+03 (1.22e+03 1.85e+03)
[01/10 16:50:26    101s]               Est.  stn bbox = 4.359e+03 (1.81e+03 2.55e+03)
[01/10 16:50:26    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1921.7M
[01/10 16:50:26    101s] OPERPROF:   Finished npPlace at level 2, CPU:0.083, REAL:0.080, MEM:1921.7M, EPOCH TIME: 1736508026.216501
[01/10 16:50:26    101s] OPERPROF: Finished npMain at level 1, CPU:0.085, REAL:1.082, MEM:1921.7M, EPOCH TIME: 1736508026.216909
[01/10 16:50:26    101s] OPERPROF: Starting npMain at level 1, MEM:1921.7M, EPOCH TIME: 1736508026.217157
[01/10 16:50:26    101s] OPERPROF:   Starting npPlace at level 2, MEM:1921.7M, EPOCH TIME: 1736508026.217955
[01/10 16:50:26    101s] Iteration  6: Total net bbox = 4.800e+03 (2.39e+03 2.41e+03)
[01/10 16:50:26    101s]               Est.  stn bbox = 6.426e+03 (3.23e+03 3.20e+03)
[01/10 16:50:26    101s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1923.7M
[01/10 16:50:26    101s] OPERPROF:   Finished npPlace at level 2, CPU:0.059, REAL:0.057, MEM:1923.7M, EPOCH TIME: 1736508026.275120
[01/10 16:50:26    101s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.058, MEM:1923.7M, EPOCH TIME: 1736508026.275553
[01/10 16:50:26    101s] Legalizing MH Cells... 0 / 0 (level 4)
[01/10 16:50:26    101s] No instances found in the vector
[01/10 16:50:26    101s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1923.7M, DRC: 0)
[01/10 16:50:26    101s] 0 (out of 0) MH cells were successfully legalized.
[01/10 16:50:26    101s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1923.7M, EPOCH TIME: 1736508026.275688
[01/10 16:50:26    101s] Starting Early Global Route rough congestion estimation: mem = 1923.7M
[01/10 16:50:26    101s] <CMD> psp::embedded_egr_init_
[01/10 16:50:26    101s] (I)      ======================= Layers =======================
[01/10 16:50:26    101s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:50:26    101s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[01/10 16:50:26    101s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:50:26    101s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[01/10 16:50:26    101s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[01/10 16:50:26    101s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[01/10 16:50:26    101s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[01/10 16:50:26    101s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[01/10 16:50:26    101s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[01/10 16:50:26    101s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[01/10 16:50:26    101s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:50:26    101s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[01/10 16:50:26    101s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[01/10 16:50:26    101s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:50:26    101s] (I)      Started Import and model ( Curr Mem: 1923.74 MB )
[01/10 16:50:26    101s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:50:26    101s] (I)      == Non-default Options ==
[01/10 16:50:26    101s] (I)      Print mode                                         : 2
[01/10 16:50:26    101s] (I)      Stop if highly congested                           : false
[01/10 16:50:26    101s] (I)      Maximum routing layer                              : 4
[01/10 16:50:26    101s] (I)      Assign partition pins                              : false
[01/10 16:50:26    101s] (I)      Support large GCell                                : true
[01/10 16:50:26    101s] (I)      Number of threads                                  : 1
[01/10 16:50:26    101s] (I)      Number of rows per GCell                           : 3
[01/10 16:50:26    101s] (I)      Max num rows per GCell                             : 32
[01/10 16:50:26    101s] (I)      Method to set GCell size                           : row
[01/10 16:50:26    101s] (I)      Counted 495 PG shapes. We will not process PG shapes layer by layer.
[01/10 16:50:26    101s] (I)      Use row-based GCell size
[01/10 16:50:26    101s] (I)      Use row-based GCell align
[01/10 16:50:26    101s] (I)      layer 0 area = 202000
[01/10 16:50:26    101s] (I)      layer 1 area = 202000
[01/10 16:50:26    101s] (I)      layer 2 area = 202000
[01/10 16:50:26    101s] (I)      layer 3 area = 562000
[01/10 16:50:26    101s] (I)      GCell unit size   : 5600
[01/10 16:50:26    101s] (I)      GCell multiplier  : 3
[01/10 16:50:26    101s] (I)      GCell row height  : 5600
[01/10 16:50:26    101s] (I)      Actual row height : 5600
[01/10 16:50:26    101s] (I)      GCell align ref   : 270000 270000
[01/10 16:50:26    101s] [NR-eGR] Track table information for default rule: 
[01/10 16:50:26    101s] [NR-eGR] M1 has single uniform track structure
[01/10 16:50:26    101s] [NR-eGR] M2 has single uniform track structure
[01/10 16:50:26    101s] [NR-eGR] M3 has single uniform track structure
[01/10 16:50:26    101s] [NR-eGR] TOP_M has single uniform track structure
[01/10 16:50:26    101s] (I)      ============== Default via ===============
[01/10 16:50:26    101s] (I)      +---+------------------+-----------------+
[01/10 16:50:26    101s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/10 16:50:26    101s] (I)      +---+------------------+-----------------+
[01/10 16:50:26    101s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[01/10 16:50:26    101s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[01/10 16:50:26    101s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[01/10 16:50:26    101s] (I)      +---+------------------+-----------------+
[01/10 16:50:26    101s] [NR-eGR] Read 540 PG shapes
[01/10 16:50:26    101s] [NR-eGR] Read 0 clock shapes
[01/10 16:50:26    101s] [NR-eGR] Read 0 other shapes
[01/10 16:50:26    101s] [NR-eGR] #Routing Blockages  : 0
[01/10 16:50:26    101s] [NR-eGR] #Instance Blockages : 895
[01/10 16:50:26    101s] [NR-eGR] #PG Blockages       : 540
[01/10 16:50:26    101s] [NR-eGR] #Halo Blockages     : 0
[01/10 16:50:26    101s] [NR-eGR] #Boundary Blockages : 0
[01/10 16:50:26    101s] [NR-eGR] #Clock Blockages    : 0
[01/10 16:50:26    101s] [NR-eGR] #Other Blockages    : 0
[01/10 16:50:26    101s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 16:50:26    101s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 16:50:26    101s] [NR-eGR] Read 372 nets ( ignored 0 )
[01/10 16:50:26    101s] (I)      early_global_route_priority property id does not exist.
[01/10 16:50:26    101s] (I)      Read Num Blocks=1435  Num Prerouted Wires=0  Num CS=0
[01/10 16:50:26    101s] (I)      Layer 1 (V) : #blockages 473 : #preroutes 0
[01/10 16:50:26    101s] (I)      Layer 2 (H) : #blockages 643 : #preroutes 0
[01/10 16:50:26    101s] (I)      Layer 3 (V) : #blockages 319 : #preroutes 0
[01/10 16:50:26    101s] (I)      Number of ignored nets                =      0
[01/10 16:50:26    101s] (I)      Number of connected nets              =      0
[01/10 16:50:26    101s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 16:50:26    101s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 16:50:26    101s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 16:50:26    101s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 16:50:26    101s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 16:50:26    101s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 16:50:26    101s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 16:50:26    101s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 16:50:26    101s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 16:50:26    101s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 16:50:26    101s] (I)      Ndr track 0 does not exist
[01/10 16:50:26    101s] (I)      ---------------------Grid Graph Info--------------------
[01/10 16:50:26    101s] (I)      Routing area        : (0, 0) - (775000, 775000)
[01/10 16:50:26    101s] (I)      Core area           : (270000, 270000) - (505000, 505000)
[01/10 16:50:26    101s] (I)      Site width          :   560  (dbu)
[01/10 16:50:26    101s] (I)      Row height          :  5600  (dbu)
[01/10 16:50:26    101s] (I)      GCell row height    :  5600  (dbu)
[01/10 16:50:26    101s] (I)      GCell width         : 16800  (dbu)
[01/10 16:50:26    101s] (I)      GCell height        : 16800  (dbu)
[01/10 16:50:26    101s] (I)      Grid                :    47    47     4
[01/10 16:50:26    101s] (I)      Layer numbers       :     1     2     3     4
[01/10 16:50:26    101s] (I)      Vertical capacity   :     0 16800     0 16800
[01/10 16:50:26    101s] (I)      Horizontal capacity :     0     0 16800     0
[01/10 16:50:26    101s] (I)      Default wire width  :   230   280   280   440
[01/10 16:50:26    101s] (I)      Default wire space  :   230   280   280   460
[01/10 16:50:26    101s] (I)      Default wire pitch  :   460   560   560   900
[01/10 16:50:26    101s] (I)      Default pitch size  :   460   560   560  1120
[01/10 16:50:26    101s] (I)      First track coord   :   640   360   640  1480
[01/10 16:50:26    101s] (I)      Num tracks per GCell: 36.52 30.00 30.00 15.00
[01/10 16:50:26    101s] (I)      Total num of tracks :  1383  1384  1383   691
[01/10 16:50:26    101s] (I)      Num of masks        :     1     1     1     1
[01/10 16:50:26    101s] (I)      Num of trim masks   :     0     0     0     0
[01/10 16:50:26    101s] (I)      --------------------------------------------------------
[01/10 16:50:26    101s] 
[01/10 16:50:26    101s] [NR-eGR] ============ Routing rule table ============
[01/10 16:50:26    101s] [NR-eGR] Rule id: 0  Nets: 372
[01/10 16:50:26    101s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 16:50:26    101s] (I)                    Layer    2    3     4 
[01/10 16:50:26    101s] (I)                    Pitch  560  560  1120 
[01/10 16:50:26    101s] (I)             #Used tracks    1    1     1 
[01/10 16:50:26    101s] (I)       #Fully used tracks    1    1     1 
[01/10 16:50:26    101s] [NR-eGR] ========================================
[01/10 16:50:26    101s] [NR-eGR] 
[01/10 16:50:26    101s] (I)      =============== Blocked Tracks ===============
[01/10 16:50:26    101s] (I)      +-------+---------+----------+---------------+
[01/10 16:50:26    101s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 16:50:26    101s] (I)      +-------+---------+----------+---------------+
[01/10 16:50:26    101s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 16:50:26    101s] (I)      |     2 |   65048 |    58053 |        89.25% |
[01/10 16:50:26    101s] (I)      |     3 |   65001 |    58424 |        89.88% |
[01/10 16:50:26    101s] (I)      |     4 |   32477 |    29153 |        89.77% |
[01/10 16:50:26    101s] (I)      +-------+---------+----------+---------------+
[01/10 16:50:26    101s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.74 MB )
[01/10 16:50:26    101s] (I)      Reset routing kernel
[01/10 16:50:26    101s] (I)      numLocalWires=990  numGlobalNetBranches=269  numLocalNetBranches=235
[01/10 16:50:26    101s] (I)      totalPins=1190  totalGlobalPin=478 (40.17%)
[01/10 16:50:26    101s] (I)      total 2D Cap : 20780 = (7949 H, 12831 V)
[01/10 16:50:26    101s] (I)      
[01/10 16:50:26    101s] (I)      ============  Phase 1a Route ============
[01/10 16:50:26    101s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/10 16:50:26    101s] (I)      Usage: 403 = (216 H, 187 V) = (2.72% H, 1.46% V) = (3.629e+03um H, 3.142e+03um V)
[01/10 16:50:26    101s] (I)      
[01/10 16:50:26    101s] (I)      ============  Phase 1b Route ============
[01/10 16:50:26    101s] (I)      Usage: 403 = (216 H, 187 V) = (2.72% H, 1.46% V) = (3.629e+03um H, 3.142e+03um V)
[01/10 16:50:26    101s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/10 16:50:26    101s] 
[01/10 16:50:26    101s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 16:50:26    101s] <CMD> psp::embedded_egr_term_
[01/10 16:50:26    101s] Finished Early Global Route rough congestion estimation: mem = 1923.7M
[01/10 16:50:26    101s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1923.7M, EPOCH TIME: 1736508026.286299
[01/10 16:50:26    101s] earlyGlobalRoute rough estimation gcell size 3 row height
[01/10 16:50:26    101s] OPERPROF: Starting CDPad at level 1, MEM:1923.7M, EPOCH TIME: 1736508026.286328
[01/10 16:50:26    101s] CDPadU 0.320 -> 0.323. R=0.288, N=423, GS=16.800
[01/10 16:50:26    101s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:1923.7M, EPOCH TIME: 1736508026.287461
[01/10 16:50:26    101s] OPERPROF: Starting npMain at level 1, MEM:1923.7M, EPOCH TIME: 1736508026.287533
[01/10 16:50:26    101s] OPERPROF:   Starting npPlace at level 2, MEM:1923.7M, EPOCH TIME: 1736508026.288381
[01/10 16:50:26    101s] OPERPROF:   Finished npPlace at level 2, CPU:0.002, REAL:0.002, MEM:1925.2M, EPOCH TIME: 1736508026.290337
[01/10 16:50:26    101s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1925.2M, EPOCH TIME: 1736508026.290767
[01/10 16:50:26    101s] Global placement CDP skipped at cutLevel 7.
[01/10 16:50:26    101s] Iteration  7: Total net bbox = 5.544e+03 (3.04e+03 2.51e+03)
[01/10 16:50:26    101s]               Est.  stn bbox = 7.171e+03 (3.87e+03 3.30e+03)
[01/10 16:50:26    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1925.2M
[01/10 16:50:26    101s] Iteration  8: Total net bbox = 5.544e+03 (3.04e+03 2.51e+03)
[01/10 16:50:26    101s]               Est.  stn bbox = 7.171e+03 (3.87e+03 3.30e+03)
[01/10 16:50:26    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1925.2M
[01/10 16:50:26    101s] Legalizing MH Cells... 0 / 0 (level 7)
[01/10 16:50:26    101s] No instances found in the vector
[01/10 16:50:26    101s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1925.2M, DRC: 0)
[01/10 16:50:26    101s] 0 (out of 0) MH cells were successfully legalized.
[01/10 16:50:26    101s] OPERPROF: Starting npMain at level 1, MEM:1925.2M, EPOCH TIME: 1736508026.291355
[01/10 16:50:26    101s] OPERPROF:   Starting npPlace at level 2, MEM:1925.2M, EPOCH TIME: 1736508026.292138
[01/10 16:50:26    102s] GP RA stats: MHOnly 0 nrInst 423 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/10 16:50:26    102s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1926.2M, EPOCH TIME: 1736508026.549375
[01/10 16:50:26    102s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.549423
[01/10 16:50:26    102s] Iteration  9: Total net bbox = 6.864e+03 (3.38e+03 3.48e+03)
[01/10 16:50:26    102s]               Est.  stn bbox = 8.597e+03 (4.27e+03 4.32e+03)
[01/10 16:50:26    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1926.2M
[01/10 16:50:26    102s] OPERPROF:   Finished npPlace at level 2, CPU:0.259, REAL:0.257, MEM:1926.2M, EPOCH TIME: 1736508026.549631
[01/10 16:50:26    102s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:0.259, MEM:1926.2M, EPOCH TIME: 1736508026.550092
[01/10 16:50:26    102s] Iteration 10: Total net bbox = 7.377e+03 (3.78e+03 3.60e+03)
[01/10 16:50:26    102s]               Est.  stn bbox = 9.104e+03 (4.67e+03 4.44e+03)
[01/10 16:50:26    102s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1926.2M
[01/10 16:50:26    102s] [adp] clock
[01/10 16:50:26    102s] [adp] weight, nr nets, wire length
[01/10 16:50:26    102s] [adp]      0        1  359.823000
[01/10 16:50:26    102s] [adp] data
[01/10 16:50:26    102s] [adp] weight, nr nets, wire length
[01/10 16:50:26    102s] [adp]      0      371  7016.949000
[01/10 16:50:26    102s] [adp] 0.000000|0.000000|0.000000
[01/10 16:50:26    102s] Iteration 11: Total net bbox = 7.377e+03 (3.78e+03 3.60e+03)
[01/10 16:50:26    102s]               Est.  stn bbox = 9.104e+03 (4.67e+03 4.44e+03)
[01/10 16:50:26    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1926.2M
[01/10 16:50:26    102s] *** cost = 7.377e+03 (3.78e+03 3.60e+03) (cpu for global=0:00:00.4) real=0:00:01.0***
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24509__5477 is connected to ground net datapath_sum[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24511__5107 is connected to ground net datapath_sum[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24514__8428 is connected to ground net datapath_sum[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24508__6417 is connected to ground net datapath_sum[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24510__2398 is connected to ground net datapath_sum[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24513__4319 is connected to ground net datapath_sum[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin ZN of instance g24512__6260 is connected to ground net datapath_sum[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][3]102 is connected to ground net datapath_card_number[4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][2]101 is connected to ground net datapath_card_number[4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][1]100 is connected to ground net datapath_card_number[4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[4][0]99 is connected to ground net datapath_card_number[4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][3]118 is connected to ground net datapath_card_number[6][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][2]117 is connected to ground net datapath_card_number[6][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][1]116 is connected to ground net datapath_card_number[6][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[6][0]115 is connected to ground net datapath_card_number[6][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][3]166 is connected to ground net datapath_card_number[12][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][2]165 is connected to ground net datapath_card_number[12][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][1]164 is connected to ground net datapath_card_number[12][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[12][0]163 is connected to ground net datapath_card_number[12][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (IMPDB-2078):	Output pin Q of instance datapath_card_number_reg[9][3]142 is connected to ground net datapath_card_number[9][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 16:50:26    102s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[01/10 16:50:26    102s] To increase the message display limit, refer to the product command reference manual.
[01/10 16:50:26    102s] Saved padding area to DB
[01/10 16:50:26    102s] All LLGs are deleted
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1926.2M, EPOCH TIME: 1736508026.551746
[01/10 16:50:26    102s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.551964
[01/10 16:50:26    102s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[01/10 16:50:26    102s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
[01/10 16:50:26    102s] <CMD> scanReorder
[01/10 16:50:26    102s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/10 16:50:26    102s] Type 'man IMPSP-9025' for more detail.
[01/10 16:50:26    102s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1926.2M, EPOCH TIME: 1736508026.555940
[01/10 16:50:26    102s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1926.2M, EPOCH TIME: 1736508026.555979
[01/10 16:50:26    102s] Processing tracks to init pin-track alignment.
[01/10 16:50:26    102s] z: 2, totalTracks: 1
[01/10 16:50:26    102s] z: 4, totalTracks: 1
[01/10 16:50:26    102s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:50:26    102s] All LLGs are deleted
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1926.2M, EPOCH TIME: 1736508026.558053
[01/10 16:50:26    102s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.558255
[01/10 16:50:26    102s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1926.2M, EPOCH TIME: 1736508026.558327
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1926.2M, EPOCH TIME: 1736508026.558403
[01/10 16:50:26    102s] Max number of tech site patterns supported in site array is 256.
[01/10 16:50:26    102s] Core basic site is CoreSite
[01/10 16:50:26    102s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1926.2M, EPOCH TIME: 1736508026.564480
[01/10 16:50:26    102s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:50:26    102s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:50:26    102s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.564586
[01/10 16:50:26    102s] Fast DP-INIT is on for default
[01/10 16:50:26    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:50:26    102s] Atter site array init, number of instance map data is 0.
[01/10 16:50:26    102s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.007, REAL:0.007, MEM:1926.2M, EPOCH TIME: 1736508026.565755
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:50:26    102s] OPERPROF:       Starting CMU at level 4, MEM:1926.2M, EPOCH TIME: 1736508026.565905
[01/10 16:50:26    102s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.566189
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:50:26    102s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:1926.2M, EPOCH TIME: 1736508026.566258
[01/10 16:50:26    102s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1926.2M, EPOCH TIME: 1736508026.566272
[01/10 16:50:26    102s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.566287
[01/10 16:50:26    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1926.2MB).
[01/10 16:50:26    102s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1926.2M, EPOCH TIME: 1736508026.566438
[01/10 16:50:26    102s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1926.2M, EPOCH TIME: 1736508026.566454
[01/10 16:50:26    102s] TDRefine: refinePlace mode is spiral
[01/10 16:50:26    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37031.1
[01/10 16:50:26    102s] OPERPROF: Starting RefinePlace at level 1, MEM:1926.2M, EPOCH TIME: 1736508026.566480
[01/10 16:50:26    102s] *** Starting refinePlace (0:01:42 mem=1926.2M) ***
[01/10 16:50:26    102s] Total net bbox length = 7.396e+03 (3.798e+03 3.598e+03) (ext = 4.632e+02)
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:50:26    102s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 16:50:26    102s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:50:26    102s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:50:26    102s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1926.2M, EPOCH TIME: 1736508026.567970
[01/10 16:50:26    102s] Starting refinePlace ...
[01/10 16:50:26    102s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:50:26    102s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:50:26    102s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1926.2M, EPOCH TIME: 1736508026.569402
[01/10 16:50:26    102s] DDP initSite1 nrRow 41 nrJob 41
[01/10 16:50:26    102s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1926.2M, EPOCH TIME: 1736508026.569430
[01/10 16:50:26    102s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.569451
[01/10 16:50:26    102s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1926.2M, EPOCH TIME: 1736508026.569463
[01/10 16:50:26    102s] DDP markSite nrRow 41 nrJob 41
[01/10 16:50:26    102s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.569497
[01/10 16:50:26    102s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.569510
[01/10 16:50:26    102s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1926.2M, EPOCH TIME: 1736508026.569586
[01/10 16:50:26    102s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1926.2M, EPOCH TIME: 1736508026.569598
[01/10 16:50:26    102s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.569740
[01/10 16:50:26    102s] ** Cut row section cpu time 0:00:00.0.
[01/10 16:50:26    102s]  ** Cut row section real time 0:00:00.0.
[01/10 16:50:26    102s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1926.2M, EPOCH TIME: 1736508026.569759
[01/10 16:50:26    102s]   Spread Effort: high, standalone mode, useDDP on.
[01/10 16:50:26    102s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1926.2MB) @(0:01:42 - 0:01:42).
[01/10 16:50:26    102s] Move report: preRPlace moves 423 insts, mean move: 0.23 um, max move: 2.56 um 
[01/10 16:50:26    102s] 	Max move on inst (g24000__6417): (390.19, 398.13) --> (392.08, 398.80)
[01/10 16:50:26    102s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: nr04d0
[01/10 16:50:26    102s] wireLenOptFixPriorityInst 0 inst fixed
[01/10 16:50:26    102s] Placement tweakage begins.
[01/10 16:50:26    102s] wire length = 9.910e+03
[01/10 16:50:26    102s] wire length = 9.309e+03
[01/10 16:50:26    102s] Placement tweakage ends.
[01/10 16:50:26    102s] Move report: tweak moves 90 insts, mean move: 13.13 um, max move: 59.36 um 
[01/10 16:50:26    102s] 	Max move on inst (g24566__6417): (311.44, 337.20) --> (331.60, 376.40)
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/10 16:50:26    102s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/10 16:50:26    102s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:50:26    102s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:50:26    102s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1950.2MB) @(0:01:42 - 0:01:42).
[01/10 16:50:26    102s] Move report: Detail placement moves 423 insts, mean move: 2.98 um, max move: 59.17 um 
[01/10 16:50:26    102s] 	Max move on inst (g24566__6417): (311.68, 337.15) --> (331.60, 376.40)
[01/10 16:50:26    102s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1950.2MB
[01/10 16:50:26    102s] Statistics of distance of Instance movement in refine placement:
[01/10 16:50:26    102s]   maximum (X+Y) =        59.17 um
[01/10 16:50:26    102s]   inst (g24566__6417) with max move: (311.681, 337.152) -> (331.6, 376.4)
[01/10 16:50:26    102s]   mean    (X+Y) =         2.98 um
[01/10 16:50:26    102s] Summary Report:
[01/10 16:50:26    102s] Instances move: 423 (out of 423 movable)
[01/10 16:50:26    102s] Instances flipped: 0
[01/10 16:50:26    102s] Mean displacement: 2.98 um
[01/10 16:50:26    102s] Max displacement: 59.17 um (Instance: g24566__6417) (311.681, 337.152) -> (331.6, 376.4)
[01/10 16:50:26    102s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: aoi22d1
[01/10 16:50:26    102s] Total instances moved : 423
[01/10 16:50:26    102s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.021, REAL:0.085, MEM:1950.2M, EPOCH TIME: 1736508026.652877
[01/10 16:50:26    102s] Total net bbox length = 7.000e+03 (3.342e+03 3.658e+03) (ext = 4.614e+02)
[01/10 16:50:26    102s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1950.2MB
[01/10 16:50:26    102s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1950.2MB) @(0:01:42 - 0:01:42).
[01/10 16:50:26    102s] *** Finished refinePlace (0:01:42 mem=1950.2M) ***
[01/10 16:50:26    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37031.1
[01/10 16:50:26    102s] OPERPROF: Finished RefinePlace at level 1, CPU:0.023, REAL:0.087, MEM:1950.2M, EPOCH TIME: 1736508026.653028
[01/10 16:50:26    102s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1950.2M, EPOCH TIME: 1736508026.653041
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:423).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] All LLGs are deleted
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1950.2M, EPOCH TIME: 1736508026.653739
[01/10 16:50:26    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1950.2M, EPOCH TIME: 1736508026.653953
[01/10 16:50:26    102s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1950.2M, EPOCH TIME: 1736508026.654935
[01/10 16:50:26    102s] *** End of Placement (cpu=0:00:00.5, real=0:00:01.0, mem=1950.2M) ***
[01/10 16:50:26    102s] Processing tracks to init pin-track alignment.
[01/10 16:50:26    102s] z: 2, totalTracks: 1
[01/10 16:50:26    102s] z: 4, totalTracks: 1
[01/10 16:50:26    102s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:50:26    102s] All LLGs are deleted
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1950.2M, EPOCH TIME: 1736508026.657051
[01/10 16:50:26    102s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1950.2M, EPOCH TIME: 1736508026.657251
[01/10 16:50:26    102s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1950.2M, EPOCH TIME: 1736508026.657314
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1950.2M, EPOCH TIME: 1736508026.657379
[01/10 16:50:26    102s] Max number of tech site patterns supported in site array is 256.
[01/10 16:50:26    102s] Core basic site is CoreSite
[01/10 16:50:26    102s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1950.2M, EPOCH TIME: 1736508026.663456
[01/10 16:50:26    102s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:50:26    102s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:50:26    102s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1950.2M, EPOCH TIME: 1736508026.663559
[01/10 16:50:26    102s] Fast DP-INIT is on for default
[01/10 16:50:26    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:50:26    102s] Atter site array init, number of instance map data is 0.
[01/10 16:50:26    102s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1950.2M, EPOCH TIME: 1736508026.664742
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:50:26    102s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:1950.2M, EPOCH TIME: 1736508026.664928
[01/10 16:50:26    102s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1950.2M, EPOCH TIME: 1736508026.665033
[01/10 16:50:26    102s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1950.2M, EPOCH TIME: 1736508026.665086
[01/10 16:50:26    102s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1950.2M, EPOCH TIME: 1736508026.665216
[01/10 16:50:26    102s] default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
[01/10 16:50:26    102s] Density distribution unevenness ratio = 45.795%
[01/10 16:50:26    102s] Density distribution unevenness ratio (U70) = 0.000%
[01/10 16:50:26    102s] Density distribution unevenness ratio (U80) = 0.000%
[01/10 16:50:26    102s] Density distribution unevenness ratio (U90) = 0.000%
[01/10 16:50:26    102s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1950.2M, EPOCH TIME: 1736508026.665263
[01/10 16:50:26    102s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1950.2M, EPOCH TIME: 1736508026.665276
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] All LLGs are deleted
[01/10 16:50:26    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:50:26    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1950.2M, EPOCH TIME: 1736508026.665839
[01/10 16:50:26    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1950.2M, EPOCH TIME: 1736508026.666030
[01/10 16:50:26    102s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1950.2M, EPOCH TIME: 1736508026.666732
[01/10 16:50:26    102s] <CMD> setDelayCalMode -engine aae
[01/10 16:50:26    102s] <CMD> all_setup_analysis_views
[01/10 16:50:26    102s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:26    102s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[01/10 16:50:26    102s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[01/10 16:50:26    102s] <CMD> get_ccopt_clock_trees *
[01/10 16:50:26    102s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -timingEffort
[01/10 16:50:26    102s] <CMD> getAnalysisMode -quiet -honorClockDomains
[01/10 16:50:26    102s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[01/10 16:50:26    102s] <CMD> getAnalysisMode -quiet -honorClockDomains
[01/10 16:50:26    102s] **INFO: Enable pre-place timing setting for timing analysis
[01/10 16:50:26    102s] Set Using Default Delay Limit as 101.
[01/10 16:50:26    102s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/10 16:50:26    102s] <CMD> set delaycal_use_default_delay_limit 101
[01/10 16:50:26    102s] Set Default Net Delay as 0 ps.
[01/10 16:50:26    102s] <CMD> set delaycal_default_net_delay 0
[01/10 16:50:26    102s] Set Default Net Load as 0 pF. 
[01/10 16:50:26    102s] <CMD> set delaycal_default_net_load 0
[01/10 16:50:26    102s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[01/10 16:50:26    102s] <CMD> getAnalysisMode -clkSrcPath -quiet
[01/10 16:50:26    102s] <CMD> getAnalysisMode -clockPropagation -quiet
[01/10 16:50:26    102s] <CMD> getAnalysisMode -checkType -quiet
[01/10 16:50:26    102s] <CMD> buildTimingGraph
[01/10 16:50:26    102s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[01/10 16:50:26    102s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[01/10 16:50:26    102s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[01/10 16:50:26    102s] **INFO: Analyzing IO path groups for slack adjustment
[01/10 16:50:26    102s] <CMD> get_global timing_enable_path_group_priority
[01/10 16:50:26    102s] <CMD> get_global timing_constraint_enable_group_path_resetting
[01/10 16:50:26    102s] <CMD> set_global timing_enable_path_group_priority false
[01/10 16:50:26    102s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[01/10 16:50:26    102s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[01/10 16:50:26    102s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/10 16:50:26    102s] <CMD> group_path -name in2reg_tmp.37031 -from {0x22 0x25} -to 0x26 -ignore_source_of_trigger_arc
[01/10 16:50:26    102s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[01/10 16:50:26    102s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/10 16:50:26    102s] <CMD> group_path -name in2out_tmp.37031 -from {0x29 0x2c} -to 0x2d -ignore_source_of_trigger_arc
[01/10 16:50:26    102s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/10 16:50:26    102s] <CMD> group_path -name reg2reg_tmp.37031 -from 0x2f -to 0x30
[01/10 16:50:26    102s] <CMD> set_global _is_ipo_interactive_path_groups 1
[01/10 16:50:26    102s] <CMD> group_path -name reg2out_tmp.37031 -from 0x33 -to 0x34
[01/10 16:50:26    102s] <CMD> setPathGroupOptions reg2reg_tmp.37031 -effortLevel high
[01/10 16:50:26    102s] Effort level <high> specified for reg2reg_tmp.37031 path_group
[01/10 16:50:26    102s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:50:26    102s] #################################################################################
[01/10 16:50:26    102s] # Design Stage: PreRoute
[01/10 16:50:26    102s] # Design Name: luhn_top_module
[01/10 16:50:26    102s] # Design Mode: 90nm
[01/10 16:50:26    102s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:50:26    102s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:50:26    102s] # Signoff Settings: SI Off 
[01/10 16:50:26    102s] #################################################################################
[01/10 16:50:26    102s] Calculate delays in BcWc mode...
[01/10 16:50:26    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 1966.5M, InitMEM = 1966.5M)
[01/10 16:50:26    102s] Start delay calculation (fullDC) (1 T). (MEM=1966.49)
[01/10 16:50:26    102s] End AAE Lib Interpolated Model. (MEM=1978.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:50:26    102s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:50:26    102s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:50:26    102s] Total number of fetched objects 397
[01/10 16:50:26    102s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:50:26    102s] End delay calculation. (MEM=2001.7 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:50:26    102s] End delay calculation (fullDC). (MEM=2001.7 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:50:26    102s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2001.7M) ***
[01/10 16:50:26    102s] <CMD> reset_path_group -name reg2out_tmp.37031
[01/10 16:50:26    102s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/10 16:50:26    102s] <CMD> reset_path_group -name in2reg_tmp.37031
[01/10 16:50:26    102s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/10 16:50:26    102s] <CMD> reset_path_group -name in2out_tmp.37031
[01/10 16:50:26    102s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/10 16:50:26    102s] <CMD> reset_path_group -name reg2reg_tmp.37031
[01/10 16:50:26    102s] <CMD> set_global _is_ipo_interactive_path_groups 0
[01/10 16:50:26    102s] **INFO: Disable pre-place timing setting for timing analysis
[01/10 16:50:26    102s] <CMD> setDelayCalMode -ignoreNetLoad false
[01/10 16:50:26    102s] Set Using Default Delay Limit as 1000.
[01/10 16:50:26    102s] <CMD> set delaycal_use_default_delay_limit 1000
[01/10 16:50:26    102s] Set Default Net Delay as 1000 ps.
[01/10 16:50:26    102s] <CMD> set delaycal_default_net_delay 1000ps
[01/10 16:50:26    102s] Set Default Net Load as 0.5 pF. 
[01/10 16:50:26    102s] <CMD> set delaycal_default_net_load 0.5pf
[01/10 16:50:26    102s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[01/10 16:50:26    102s] <CMD> all_setup_analysis_views
[01/10 16:50:26    102s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[01/10 16:50:26    102s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -improveWithPsp
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[01/10 16:50:26    102s] <CMD> getPlaceMode -congRepair -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -fp -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[01/10 16:50:26    102s] <CMD> getPlaceMode -user -congRepairMaxIter
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[01/10 16:50:26    102s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[01/10 16:50:26    102s] <CMD> setPlaceMode -congRepairMaxIter 1
[01/10 16:50:26    102s] <CMD> getPlaceMode -quickCTS -quiet
[01/10 16:50:26    102s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[01/10 16:50:26    102s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[01/10 16:50:26    102s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[01/10 16:50:26    102s] <CMD> ::goMC::is_advanced_metrics_collection_running
[01/10 16:50:26    102s] <CMD> congRepair
[01/10 16:50:26    102s] Info: Disable timing driven in postCTS congRepair.
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] Starting congRepair ...
[01/10 16:50:26    102s] User Input Parameters:
[01/10 16:50:26    102s] - Congestion Driven    : On
[01/10 16:50:26    102s] - Timing Driven        : Off
[01/10 16:50:26    102s] - Area-Violation Based : On
[01/10 16:50:26    102s] - Start Rollback Level : -5
[01/10 16:50:26    102s] - Legalized            : On
[01/10 16:50:26    102s] - Window Based         : Off
[01/10 16:50:26    102s] - eDen incr mode       : Off
[01/10 16:50:26    102s] - Small incr mode      : Off
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/10 16:50:26    102s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/10 16:50:26    102s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1992.2M, EPOCH TIME: 1736508026.802317
[01/10 16:50:26    102s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1992.2M, EPOCH TIME: 1736508026.805548
[01/10 16:50:26    102s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1992.2M, EPOCH TIME: 1736508026.805602
[01/10 16:50:26    102s] Starting Early Global Route congestion estimation: mem = 1992.2M
[01/10 16:50:26    102s] (I)      ======================= Layers =======================
[01/10 16:50:26    102s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:50:26    102s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[01/10 16:50:26    102s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:50:26    102s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[01/10 16:50:26    102s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[01/10 16:50:26    102s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[01/10 16:50:26    102s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[01/10 16:50:26    102s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[01/10 16:50:26    102s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[01/10 16:50:26    102s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[01/10 16:50:26    102s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:50:26    102s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[01/10 16:50:26    102s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[01/10 16:50:26    102s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:50:26    102s] (I)      Started Import and model ( Curr Mem: 1992.19 MB )
[01/10 16:50:26    102s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:50:26    102s] (I)      == Non-default Options ==
[01/10 16:50:26    102s] (I)      Maximum routing layer                              : 4
[01/10 16:50:26    102s] (I)      Number of threads                                  : 1
[01/10 16:50:26    102s] (I)      Use non-blocking free Dbs wires                    : false
[01/10 16:50:26    102s] (I)      Method to set GCell size                           : row
[01/10 16:50:26    102s] (I)      Counted 495 PG shapes. We will not process PG shapes layer by layer.
[01/10 16:50:26    102s] (I)      Use row-based GCell size
[01/10 16:50:26    102s] (I)      Use row-based GCell align
[01/10 16:50:26    102s] (I)      layer 0 area = 202000
[01/10 16:50:26    102s] (I)      layer 1 area = 202000
[01/10 16:50:26    102s] (I)      layer 2 area = 202000
[01/10 16:50:26    102s] (I)      layer 3 area = 562000
[01/10 16:50:26    102s] (I)      GCell unit size   : 5600
[01/10 16:50:26    102s] (I)      GCell multiplier  : 1
[01/10 16:50:26    102s] (I)      GCell row height  : 5600
[01/10 16:50:26    102s] (I)      Actual row height : 5600
[01/10 16:50:26    102s] (I)      GCell align ref   : 270000 270000
[01/10 16:50:26    102s] [NR-eGR] Track table information for default rule: 
[01/10 16:50:26    102s] [NR-eGR] M1 has single uniform track structure
[01/10 16:50:26    102s] [NR-eGR] M2 has single uniform track structure
[01/10 16:50:26    102s] [NR-eGR] M3 has single uniform track structure
[01/10 16:50:26    102s] [NR-eGR] TOP_M has single uniform track structure
[01/10 16:50:26    102s] (I)      ============== Default via ===============
[01/10 16:50:26    102s] (I)      +---+------------------+-----------------+
[01/10 16:50:26    102s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/10 16:50:26    102s] (I)      +---+------------------+-----------------+
[01/10 16:50:26    102s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[01/10 16:50:26    102s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[01/10 16:50:26    102s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[01/10 16:50:26    102s] (I)      +---+------------------+-----------------+
[01/10 16:50:26    102s] [NR-eGR] Read 540 PG shapes
[01/10 16:50:26    102s] [NR-eGR] Read 0 clock shapes
[01/10 16:50:26    102s] [NR-eGR] Read 0 other shapes
[01/10 16:50:26    102s] [NR-eGR] #Routing Blockages  : 0
[01/10 16:50:26    102s] [NR-eGR] #Instance Blockages : 895
[01/10 16:50:26    102s] [NR-eGR] #PG Blockages       : 540
[01/10 16:50:26    102s] [NR-eGR] #Halo Blockages     : 0
[01/10 16:50:26    102s] [NR-eGR] #Boundary Blockages : 0
[01/10 16:50:26    102s] [NR-eGR] #Clock Blockages    : 0
[01/10 16:50:26    102s] [NR-eGR] #Other Blockages    : 0
[01/10 16:50:26    102s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 16:50:26    102s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 16:50:26    102s] [NR-eGR] Read 372 nets ( ignored 0 )
[01/10 16:50:26    102s] (I)      early_global_route_priority property id does not exist.
[01/10 16:50:26    102s] (I)      Read Num Blocks=1435  Num Prerouted Wires=0  Num CS=0
[01/10 16:50:26    102s] (I)      Layer 1 (V) : #blockages 473 : #preroutes 0
[01/10 16:50:26    102s] (I)      Layer 2 (H) : #blockages 643 : #preroutes 0
[01/10 16:50:26    102s] (I)      Layer 3 (V) : #blockages 319 : #preroutes 0
[01/10 16:50:26    102s] (I)      Number of ignored nets                =      0
[01/10 16:50:26    102s] (I)      Number of connected nets              =      0
[01/10 16:50:26    102s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 16:50:26    102s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 16:50:26    102s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 16:50:26    102s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 16:50:26    102s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 16:50:26    102s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 16:50:26    102s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 16:50:26    102s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 16:50:26    102s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 16:50:26    102s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 16:50:26    102s] (I)      Ndr track 0 does not exist
[01/10 16:50:26    102s] (I)      ---------------------Grid Graph Info--------------------
[01/10 16:50:26    102s] (I)      Routing area        : (0, 0) - (775000, 775000)
[01/10 16:50:26    102s] (I)      Core area           : (270000, 270000) - (505000, 505000)
[01/10 16:50:26    102s] (I)      Site width          :   560  (dbu)
[01/10 16:50:26    102s] (I)      Row height          :  5600  (dbu)
[01/10 16:50:26    102s] (I)      GCell row height    :  5600  (dbu)
[01/10 16:50:26    102s] (I)      GCell width         :  5600  (dbu)
[01/10 16:50:26    102s] (I)      GCell height        :  5600  (dbu)
[01/10 16:50:26    102s] (I)      Grid                :   139   139     4
[01/10 16:50:26    102s] (I)      Layer numbers       :     1     2     3     4
[01/10 16:50:26    102s] (I)      Vertical capacity   :     0  5600     0  5600
[01/10 16:50:26    102s] (I)      Horizontal capacity :     0     0  5600     0
[01/10 16:50:26    102s] (I)      Default wire width  :   230   280   280   440
[01/10 16:50:26    102s] (I)      Default wire space  :   230   280   280   460
[01/10 16:50:26    102s] (I)      Default wire pitch  :   460   560   560   900
[01/10 16:50:26    102s] (I)      Default pitch size  :   460   560   560  1120
[01/10 16:50:26    102s] (I)      First track coord   :   640   360   640  1480
[01/10 16:50:26    102s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/10 16:50:26    102s] (I)      Total num of tracks :  1383  1384  1383   691
[01/10 16:50:26    102s] (I)      Num of masks        :     1     1     1     1
[01/10 16:50:26    102s] (I)      Num of trim masks   :     0     0     0     0
[01/10 16:50:26    102s] (I)      --------------------------------------------------------
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] [NR-eGR] ============ Routing rule table ============
[01/10 16:50:26    102s] [NR-eGR] Rule id: 0  Nets: 372
[01/10 16:50:26    102s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 16:50:26    102s] (I)                    Layer    2    3     4 
[01/10 16:50:26    102s] (I)                    Pitch  560  560  1120 
[01/10 16:50:26    102s] (I)             #Used tracks    1    1     1 
[01/10 16:50:26    102s] (I)       #Fully used tracks    1    1     1 
[01/10 16:50:26    102s] [NR-eGR] ========================================
[01/10 16:50:26    102s] [NR-eGR] 
[01/10 16:50:26    102s] (I)      =============== Blocked Tracks ===============
[01/10 16:50:26    102s] (I)      +-------+---------+----------+---------------+
[01/10 16:50:26    102s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 16:50:26    102s] (I)      +-------+---------+----------+---------------+
[01/10 16:50:26    102s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 16:50:26    102s] (I)      |     2 |  192376 |   170939 |        88.86% |
[01/10 16:50:26    102s] (I)      |     3 |  192237 |   171837 |        89.39% |
[01/10 16:50:26    102s] (I)      |     4 |   96049 |    85803 |        89.33% |
[01/10 16:50:26    102s] (I)      +-------+---------+----------+---------------+
[01/10 16:50:26    102s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1992.19 MB )
[01/10 16:50:26    102s] (I)      Reset routing kernel
[01/10 16:50:26    102s] (I)      Started Global Routing ( Curr Mem: 1992.19 MB )
[01/10 16:50:26    102s] (I)      totalPins=1206  totalGlobalPin=1136 (94.20%)
[01/10 16:50:26    102s] (I)      total 2D Cap : 55895 = (21478 H, 34417 V)
[01/10 16:50:26    102s] [NR-eGR] Layer group 1: route 372 net(s) in layer range [2, 4]
[01/10 16:50:26    102s] (I)      
[01/10 16:50:26    102s] (I)      ============  Phase 1a Route ============
[01/10 16:50:26    102s] (I)      Usage: 1580 = (765 H, 815 V) = (3.56% H, 2.37% V) = (4.284e+03um H, 4.564e+03um V)
[01/10 16:50:26    102s] (I)      
[01/10 16:50:26    102s] (I)      ============  Phase 1b Route ============
[01/10 16:50:26    102s] (I)      Usage: 1580 = (765 H, 815 V) = (3.56% H, 2.37% V) = (4.284e+03um H, 4.564e+03um V)
[01/10 16:50:26    102s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.848000e+03um
[01/10 16:50:26    102s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[01/10 16:50:26    102s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 16:50:26    102s] (I)      
[01/10 16:50:26    102s] (I)      ============  Phase 1c Route ============
[01/10 16:50:26    102s] (I)      Usage: 1580 = (765 H, 815 V) = (3.56% H, 2.37% V) = (4.284e+03um H, 4.564e+03um V)
[01/10 16:50:26    102s] (I)      
[01/10 16:50:26    102s] (I)      ============  Phase 1d Route ============
[01/10 16:50:26    102s] (I)      Usage: 1580 = (765 H, 815 V) = (3.56% H, 2.37% V) = (4.284e+03um H, 4.564e+03um V)
[01/10 16:50:26    102s] (I)      
[01/10 16:50:26    102s] (I)      ============  Phase 1e Route ============
[01/10 16:50:26    102s] (I)      Usage: 1580 = (765 H, 815 V) = (3.56% H, 2.37% V) = (4.284e+03um H, 4.564e+03um V)
[01/10 16:50:26    102s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.848000e+03um
[01/10 16:50:26    102s] (I)      
[01/10 16:50:26    102s] (I)      ============  Phase 1l Route ============
[01/10 16:50:26    102s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 16:50:26    102s] (I)      Layer  2:      22835      1232         0      167100       24720    (87.11%) 
[01/10 16:50:26    102s] (I)      Layer  3:      20722       762         0      166630       25190    (86.87%) 
[01/10 16:50:26    102s] (I)      Layer  4:      10387         0         0       84675       11235    (88.29%) 
[01/10 16:50:26    102s] (I)      Total:         53944      1994         0      418405       61145    (87.25%) 
[01/10 16:50:26    102s] (I)      
[01/10 16:50:26    102s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 16:50:26    102s] [NR-eGR]                        OverCon            
[01/10 16:50:26    102s] [NR-eGR]                         #Gcell     %Gcell
[01/10 16:50:26    102s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 16:50:26    102s] [NR-eGR] ----------------------------------------------
[01/10 16:50:26    102s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 16:50:26    102s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 16:50:26    102s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 16:50:26    102s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 16:50:26    102s] [NR-eGR] ----------------------------------------------
[01/10 16:50:26    102s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 16:50:26    102s] [NR-eGR] 
[01/10 16:50:26    102s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2000.19 MB )
[01/10 16:50:26    102s] (I)      total 2D Cap : 56157 = (21546 H, 34611 V)
[01/10 16:50:26    102s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 16:50:26    102s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2000.2M
[01/10 16:50:26    102s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.013, REAL:0.013, MEM:2000.2M, EPOCH TIME: 1736508026.818377
[01/10 16:50:26    102s] OPERPROF: Starting HotSpotCal at level 1, MEM:2000.2M, EPOCH TIME: 1736508026.818392
[01/10 16:50:26    102s] [hotspot] +------------+---------------+---------------+
[01/10 16:50:26    102s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 16:50:26    102s] [hotspot] +------------+---------------+---------------+
[01/10 16:50:26    102s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 16:50:26    102s] [hotspot] +------------+---------------+---------------+
[01/10 16:50:26    102s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 16:50:26    102s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 16:50:26    102s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2000.2M, EPOCH TIME: 1736508026.818786
[01/10 16:50:26    102s] Skipped repairing congestion.
[01/10 16:50:26    102s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2000.2M, EPOCH TIME: 1736508026.818818
[01/10 16:50:26    102s] Starting Early Global Route wiring: mem = 2000.2M
[01/10 16:50:26    102s] (I)      ============= Track Assignment ============
[01/10 16:50:26    102s] (I)      Started Track Assignment (1T) ( Curr Mem: 2000.19 MB )
[01/10 16:50:26    102s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[01/10 16:50:26    102s] (I)      Run Multi-thread track assignment
[01/10 16:50:26    102s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2000.19 MB )
[01/10 16:50:26    102s] (I)      Started Export ( Curr Mem: 2000.19 MB )
[01/10 16:50:26    102s] [NR-eGR]                Length (um)  Vias 
[01/10 16:50:26    102s] [NR-eGR] ---------------------------------
[01/10 16:50:26    102s] [NR-eGR]  M1     (1H)             0  1192 
[01/10 16:50:26    102s] [NR-eGR]  M2     (2V)          4799  1588 
[01/10 16:50:26    102s] [NR-eGR]  M3     (3H)          4372    10 
[01/10 16:50:26    102s] [NR-eGR]  TOP_M  (4V)             7     0 
[01/10 16:50:26    102s] [NR-eGR] ---------------------------------
[01/10 16:50:26    102s] [NR-eGR]         Total         9178  2790 
[01/10 16:50:26    102s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:50:26    102s] [NR-eGR] Total half perimeter of net bounding box: 7000um
[01/10 16:50:26    102s] [NR-eGR] Total length: 9178um, number of vias: 2790
[01/10 16:50:26    102s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:50:26    102s] [NR-eGR] Total eGR-routed clock nets wire length: 1191um, number of vias: 271
[01/10 16:50:26    102s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:50:26    102s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2000.19 MB )
[01/10 16:50:26    102s] Early Global Route wiring runtime: 0.01 seconds, mem = 2000.2M
[01/10 16:50:26    102s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.005, MEM:2000.2M, EPOCH TIME: 1736508026.824111
[01/10 16:50:26    102s] Tdgp not successfully inited but do clear! skip clearing
[01/10 16:50:26    102s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:50:26    102s] <CMD> ::goMC::is_advanced_metrics_collection_running
[01/10 16:50:26    102s] <CMD> ::goMC::is_advanced_metrics_collection_running
[01/10 16:50:26    102s] <CMD> ::goMC::is_advanced_metrics_collection_running
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -congRepairMaxIter
[01/10 16:50:26    102s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[01/10 16:50:26    102s] <CMD> all_setup_analysis_views
[01/10 16:50:26    102s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:26    102s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[01/10 16:50:26    102s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[01/10 16:50:26    102s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -timingEffort
[01/10 16:50:26    102s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[01/10 16:50:26    102s] *** Finishing placeDesign default flow ***
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[01/10 16:50:26    102s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1941.2M **
[01/10 16:50:26    102s] <CMD> getPlaceMode -trimView -quiet
[01/10 16:50:26    102s] <CMD> getOptMode -quiet -viewOptPolishing
[01/10 16:50:26    102s] <CMD> getOptMode -quiet -fastViewOpt
[01/10 16:50:26    102s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[01/10 16:50:26    102s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[01/10 16:50:26    102s] Tdgp not successfully inited but do clear! skip clearing
[01/10 16:50:26    102s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[01/10 16:50:26    102s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:26    102s] <CMD> setExtractRCMode -engine preRoute
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -ignoreScan
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -repairPlace
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[01/10 16:50:26    102s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[01/10 16:50:26    102s] <CMD> getPlaceMode -macroPlaceMode -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -macroPlaceMode -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[01/10 16:50:26    102s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -clusterMode
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[01/10 16:50:26    102s] <CMD> getPlaceMode -enableDistPlace -quiet
[01/10 16:50:26    102s] <CMD> setPlaceMode -reset -expHiddenFastMode
[01/10 16:50:26    102s] <CMD> getPlaceMode -tcg2Pass -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[01/10 16:50:26    102s] <CMD> getPlaceMode -fp -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -fastfp -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -doRPlace -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[01/10 16:50:26    102s] <CMD> getPlaceMode -quickCTS -quiet
[01/10 16:50:26    102s] <CMD> set spgFlowInInitialPlace 0
[01/10 16:50:26    102s] <CMD> getPlaceMode -user -maxRouteLayer
[01/10 16:50:26    102s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[01/10 16:50:26    102s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[01/10 16:50:26    102s] <CMD> getDesignMode -quiet -flowEffort
[01/10 16:50:26    102s] <CMD> report_message -end_cmd
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] *** Summary of all messages that are not suppressed in this session:
[01/10 16:50:26    102s] Severity  ID               Count  Summary                                  
[01/10 16:50:26    102s] WARNING   IMPMSMV-1810         2  Net %s, driver %s (cell %s) voltage %g d...
[01/10 16:50:26    102s] WARNING   IMPDB-2078         208  Output pin %s of instance %s is connecte...
[01/10 16:50:26    102s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/10 16:50:26    102s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[01/10 16:50:26    102s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/10 16:50:26    102s] *** Message Summary: 214 warning(s), 0 error(s)
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] <CMD> um::create_snapshot -name final -auto min
[01/10 16:50:26    102s] <CMD> um::pop_snapshot_stack
[01/10 16:50:26    102s] <CMD> um::create_snapshot -name place_design
[01/10 16:50:26    102s] *** placeDesign #1 [finish] : cpu/real = 0:00:01.6/0:00:02.7 (0.6), totSession cpu/real = 0:01:42.5/0:23:16.1 (0.1), mem = 1941.2M
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] =============================================================================================
[01/10 16:50:26    102s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[01/10 16:50:26    102s] =============================================================================================
[01/10 16:50:26    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:50:26    102s] ---------------------------------------------------------------------------------------------
[01/10 16:50:26    102s] [ TimingUpdate           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:50:26    102s] [ FullDelayCalc          ]      2   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    0.8
[01/10 16:50:26    102s] [ MISC                   ]          0:00:02.5  (  92.1 % )     0:00:02.5 /  0:00:01.4    0.6
[01/10 16:50:26    102s] ---------------------------------------------------------------------------------------------
[01/10 16:50:26    102s]  placeDesign #1 TOTAL               0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:01.6    0.6
[01/10 16:50:26    102s] ---------------------------------------------------------------------------------------------
[01/10 16:50:26    102s] 
[01/10 16:50:26    102s] <CMD> getPlaceMode -exp_slack_driven -quiet
[01/10 16:50:30    102s] <CMD> fit
[01/10 16:50:30    102s] <CMD> fit
[01/10 16:50:31    102s] <CMD> fit
[01/10 16:50:33    102s] <CMD> zoomBox -165.61000 127.77500 917.28800 651.31700
[01/10 16:50:34    102s] <CMD> zoomBox 36.16000 230.04200 701.19500 551.56200
[01/10 16:50:34    103s] <CMD> zoomBox 189.65300 307.83900 536.80600 475.67500
[01/10 16:50:35    103s] <CMD> zoomBox 269.77600 348.45000 450.99300 436.06200
[01/10 16:50:36    103s] <CMD> zoomBox 318.45300 373.12300 398.86000 411.99700
[01/10 16:50:37    103s] <CMD> zoomBox 337.01000 382.53000 378.98400 402.82300
[01/10 16:50:38    103s] <CMD> zoomBox 344.83000 386.49300 370.60900 398.95600
[01/10 16:50:39    103s] <CMD> zoomBox 350.77900 389.50800 364.23600 396.01400
[01/10 16:50:39    103s] <CMD> fit
[01/10 16:50:59    104s] <CMD> saveDesign top_placement
[01/10 16:50:59    104s] #% Begin save design ... (date=01/10 16:50:59, mem=1691.9M)
[01/10 16:50:59    104s] % Begin Save ccopt configuration ... (date=01/10 16:50:59, mem=1691.9M)
[01/10 16:50:59    104s] % End Save ccopt configuration ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1691.9M, current mem=1691.9M)
[01/10 16:50:59    104s] % Begin Save netlist data ... (date=01/10 16:50:59, mem=1691.9M)
[01/10 16:50:59    104s] Writing Binary DB to top_placement.dat/luhn_top_module.v.bin in single-threaded mode...
[01/10 16:50:59    104s] % End Save netlist data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1692.1M, current mem=1692.1M)
[01/10 16:50:59    104s] Saving symbol-table file ...
[01/10 16:50:59    104s] Saving congestion map file top_placement.dat/luhn_top_module.route.congmap.gz ...
[01/10 16:50:59    104s] % Begin Save AAE data ... (date=01/10 16:50:59, mem=1692.4M)
[01/10 16:50:59    104s] Saving AAE Data ...
[01/10 16:50:59    104s] % End Save AAE data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1692.4M, current mem=1692.4M)
[01/10 16:50:59    104s] Saving preference file top_placement.dat/gui.pref.tcl ...
[01/10 16:50:59    104s] Saving mode setting ...
[01/10 16:50:59    104s] Saving global file ...
[01/10 16:50:59    104s] % Begin Save floorplan data ... (date=01/10 16:50:59, mem=1693.0M)
[01/10 16:50:59    104s] Saving floorplan file ...
[01/10 16:50:59    104s] % End Save floorplan data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.0M, current mem=1693.0M)
[01/10 16:50:59    104s] Saving PG file top_placement.dat/luhn_top_module.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Jan 10 16:50:59 2025)
[01/10 16:50:59    104s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1944.0M) ***
[01/10 16:50:59    104s] Saving Drc markers ...
[01/10 16:50:59    104s] ... No Drc file written since there is no markers found.
[01/10 16:50:59    104s] % Begin Save placement data ... (date=01/10 16:50:59, mem=1693.0M)
[01/10 16:50:59    104s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/10 16:50:59    104s] Save Adaptive View Pruning View Names to Binary file
[01/10 16:50:59    104s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1947.0M) ***
[01/10 16:50:59    104s] % End Save placement data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.0M, current mem=1693.0M)
[01/10 16:50:59    104s] % Begin Save routing data ... (date=01/10 16:50:59, mem=1693.0M)
[01/10 16:50:59    104s] Saving route file ...
[01/10 16:50:59    104s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1944.0M) ***
[01/10 16:50:59    104s] % End Save routing data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.2M, current mem=1693.2M)
[01/10 16:50:59    104s] Saving property file top_placement.dat/luhn_top_module.prop
[01/10 16:50:59    104s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1947.0M) ***
[01/10 16:50:59    104s] % Begin Save power constraints data ... (date=01/10 16:50:59, mem=1693.2M)
[01/10 16:50:59    104s] % End Save power constraints data ... (date=01/10 16:50:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.2M, current mem=1693.2M)
[01/10 16:50:59    104s] Generated self-contained design top_placement.dat
[01/10 16:50:59    104s] #% End save design ... (date=01/10 16:50:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=1723.7M, current mem=1693.7M)
[01/10 16:50:59    104s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 16:50:59    104s] 
[01/10 16:51:28    106s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[01/10 16:51:37    106s] <CMD> optDesign -preCTS
[01/10 16:51:37    106s] Executing: place_opt_design -opt
[01/10 16:51:37    106s] **INFO: User settings:
[01/10 16:51:37    106s] setExtractRCMode -engine                   preRoute
[01/10 16:51:37    106s] setDelayCalMode -engine                    aae
[01/10 16:51:37    106s] setDelayCalMode -ignoreNetLoad             false
[01/10 16:51:37    106s] setOptMode -fixCap                         true
[01/10 16:51:37    106s] setOptMode -fixFanoutLoad                  false
[01/10 16:51:37    106s] setOptMode -fixTran                        true
[01/10 16:51:37    106s] setPlaceMode -place_design_floorplan_mode  false
[01/10 16:51:37    106s] setAnalysisMode -analysisType              bcwc
[01/10 16:51:37    106s] setAnalysisMode -clkSrcPath                true
[01/10 16:51:37    106s] setAnalysisMode -clockPropagation          sdcControl
[01/10 16:51:37    106s] 
[01/10 16:51:37    106s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:47.0/0:24:26.5 (0.1), mem = 1944.0M
[01/10 16:51:37    106s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/10 16:51:37    106s] *** Starting GigaPlace ***
[01/10 16:51:37    106s] #optDebug: fT-E <X 2 3 1 0>
[01/10 16:51:37    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:1944.0M, EPOCH TIME: 1736508097.226444
[01/10 16:51:37    106s] Processing tracks to init pin-track alignment.
[01/10 16:51:37    106s] z: 2, totalTracks: 1
[01/10 16:51:37    106s] z: 4, totalTracks: 1
[01/10 16:51:37    106s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:37    106s] All LLGs are deleted
[01/10 16:51:37    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1944.0M, EPOCH TIME: 1736508097.228752
[01/10 16:51:37    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1736508097.229015
[01/10 16:51:37    106s] # Building luhn_top_module llgBox search-tree.
[01/10 16:51:37    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1943.9M, EPOCH TIME: 1736508097.229103
[01/10 16:51:37    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    106s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1943.9M, EPOCH TIME: 1736508097.229186
[01/10 16:51:37    106s] Max number of tech site patterns supported in site array is 256.
[01/10 16:51:37    106s] Core basic site is CoreSite
[01/10 16:51:37    107s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1943.9M, EPOCH TIME: 1736508097.235689
[01/10 16:51:37    107s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:51:37    107s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/10 16:51:37    107s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1736508097.235809
[01/10 16:51:37    107s] SiteArray: non-trimmed site array dimensions = 41 x 419
[01/10 16:51:37    107s] SiteArray: use 106,496 bytes
[01/10 16:51:37    107s] SiteArray: current memory after site array memory allocation 1944.0M
[01/10 16:51:37    107s] SiteArray: FP blocked sites are writable
[01/10 16:51:37    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:51:37    107s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1944.0M, EPOCH TIME: 1736508097.236378
[01/10 16:51:37    107s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1944.0M, EPOCH TIME: 1736508097.236412
[01/10 16:51:37    107s] SiteArray: number of non floorplan blocked sites for llg default is 17179
[01/10 16:51:37    107s] Atter site array init, number of instance map data is 0.
[01/10 16:51:37    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:1944.0M, EPOCH TIME: 1736508097.237222
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:37    107s] OPERPROF:     Starting CMU at level 3, MEM:1944.0M, EPOCH TIME: 1736508097.237367
[01/10 16:51:37    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1944.0M, EPOCH TIME: 1736508097.237625
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:37    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:1944.0M, EPOCH TIME: 1736508097.237689
[01/10 16:51:37    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1944.0M, EPOCH TIME: 1736508097.237702
[01/10 16:51:37    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1944.0M, EPOCH TIME: 1736508097.237716
[01/10 16:51:37    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1944.0MB).
[01/10 16:51:37    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:1944.0M, EPOCH TIME: 1736508097.237866
[01/10 16:51:37    107s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1944.0M, EPOCH TIME: 1736508097.237878
[01/10 16:51:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] All LLGs are deleted
[01/10 16:51:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1944.0M, EPOCH TIME: 1736508097.238623
[01/10 16:51:37    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1944.0M, EPOCH TIME: 1736508097.238816
[01/10 16:51:37    107s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1944.0M, EPOCH TIME: 1736508097.239694
[01/10 16:51:37    107s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.0/0:24:26.5 (0.1), mem = 1944.0M
[01/10 16:51:37    107s] VSMManager cleared!
[01/10 16:51:37    107s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:47.0/0:24:26.5 (0.1), mem = 1944.0M
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] =============================================================================================
[01/10 16:51:37    107s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[01/10 16:51:37    107s] =============================================================================================
[01/10 16:51:37    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:37    107s] ---------------------------------------------------------------------------------------------
[01/10 16:51:37    107s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:37    107s] ---------------------------------------------------------------------------------------------
[01/10 16:51:37    107s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:37    107s] ---------------------------------------------------------------------------------------------
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] Enable CTE adjustment.
[01/10 16:51:37    107s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1692.9M, totSessionCpu=0:01:47 **
[01/10 16:51:37    107s] Info: 1 threads available for lower-level modules during optimization.
[01/10 16:51:37    107s] GigaOpt running with 1 threads.
[01/10 16:51:37    107s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.0/0:24:26.5 (0.1), mem = 1944.0M
[01/10 16:51:37    107s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/10 16:51:37    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:1944.0M, EPOCH TIME: 1736508097.248867
[01/10 16:51:37    107s] Processing tracks to init pin-track alignment.
[01/10 16:51:37    107s] z: 2, totalTracks: 1
[01/10 16:51:37    107s] z: 4, totalTracks: 1
[01/10 16:51:37    107s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:37    107s] All LLGs are deleted
[01/10 16:51:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1944.0M, EPOCH TIME: 1736508097.250941
[01/10 16:51:37    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1944.0M, EPOCH TIME: 1736508097.251167
[01/10 16:51:37    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1944.0M, EPOCH TIME: 1736508097.251240
[01/10 16:51:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1944.0M, EPOCH TIME: 1736508097.251310
[01/10 16:51:37    107s] Max number of tech site patterns supported in site array is 256.
[01/10 16:51:37    107s] Core basic site is CoreSite
[01/10 16:51:37    107s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1944.0M, EPOCH TIME: 1736508097.258346
[01/10 16:51:37    107s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:51:37    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:51:37    107s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1944.0M, EPOCH TIME: 1736508097.258495
[01/10 16:51:37    107s] Fast DP-INIT is on for default
[01/10 16:51:37    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:51:37    107s] Atter site array init, number of instance map data is 0.
[01/10 16:51:37    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:1944.0M, EPOCH TIME: 1736508097.259717
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:37    107s] OPERPROF:     Starting CMU at level 3, MEM:1944.0M, EPOCH TIME: 1736508097.259884
[01/10 16:51:37    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1944.0M, EPOCH TIME: 1736508097.260096
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:37    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:1944.0M, EPOCH TIME: 1736508097.260166
[01/10 16:51:37    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1944.0M, EPOCH TIME: 1736508097.260179
[01/10 16:51:37    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1944.0M, EPOCH TIME: 1736508097.260194
[01/10 16:51:37    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1944.0MB).
[01/10 16:51:37    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:1944.0M, EPOCH TIME: 1736508097.260347
[01/10 16:51:37    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1944.0M, EPOCH TIME: 1736508097.260404
[01/10 16:51:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1944.0M, EPOCH TIME: 1736508097.261838
[01/10 16:51:37    107s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:51:37    107s] Summary for sequential cells identification: 
[01/10 16:51:37    107s]   Identified SBFF number: 114
[01/10 16:51:37    107s]   Identified MBFF number: 0
[01/10 16:51:37    107s]   Identified SB Latch number: 0
[01/10 16:51:37    107s]   Identified MB Latch number: 0
[01/10 16:51:37    107s]   Not identified SBFF number: 6
[01/10 16:51:37    107s]   Not identified MBFF number: 0
[01/10 16:51:37    107s]   Not identified SB Latch number: 0
[01/10 16:51:37    107s]   Not identified MB Latch number: 0
[01/10 16:51:37    107s]   Number of sequential cells which are not FFs: 83
[01/10 16:51:37    107s]  Visiting view : my_analysis_view_setup
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:51:37    107s]  Visiting view : my_analysis_view_hold
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:51:37    107s] TLC MultiMap info (StdDelay):
[01/10 16:51:37    107s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:51:37    107s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:51:37    107s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:51:37    107s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:51:37    107s]  Setting StdDelay to: 50.6ps
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] Trim Metal Layers:
[01/10 16:51:37    107s] LayerId::1 widthSet size::1
[01/10 16:51:37    107s] LayerId::2 widthSet size::1
[01/10 16:51:37    107s] LayerId::3 widthSet size::1
[01/10 16:51:37    107s] LayerId::4 widthSet size::1
[01/10 16:51:37    107s] Updating RC grid for preRoute extraction ...
[01/10 16:51:37    107s] eee: pegSigSF::1.070000
[01/10 16:51:37    107s] Initializing multi-corner resistance tables ...
[01/10 16:51:37    107s] eee: l::1 avDens::0.121001 usedTrk::195.450714 availTrk::1615.286940 sigTrk::195.450714
[01/10 16:51:37    107s] eee: l::2 avDens::0.064400 usedTrk::103.275982 availTrk::1603.673673 sigTrk::103.275982
[01/10 16:51:37    107s] eee: l::3 avDens::0.038833 usedTrk::104.345357 availTrk::2687.055337 sigTrk::104.345357
[01/10 16:51:37    107s] eee: l::4 avDens::0.026477 usedTrk::45.835357 availTrk::1731.114739 sigTrk::45.835357
[01/10 16:51:37    107s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.477129 aWlH=0.000000 lMod=0 pMax=0.889700 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] Creating Lib Analyzer ...
[01/10 16:51:37    107s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:51:37    107s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[01/10 16:51:37    107s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=1966.0M
[01/10 16:51:37    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=1966.0M
[01/10 16:51:37    107s] Creating Lib Analyzer, finished. 
[01/10 16:51:37    107s] AAE DB initialization (MEM=1937.42 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 16:51:37    107s] #optDebug: fT-S <1 2 3 1 0>
[01/10 16:51:37    107s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/10 16:51:37    107s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/10 16:51:37    107s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1694.6M, totSessionCpu=0:01:48 **
[01/10 16:51:37    107s] *** optDesign -preCTS ***
[01/10 16:51:37    107s] DRC Margin: user margin 0.0; extra margin 0.2
[01/10 16:51:37    107s] Setup Target Slack: user slack 0; extra slack 0.0
[01/10 16:51:37    107s] Hold Target Slack: user slack 0
[01/10 16:51:37    107s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/10 16:51:37    107s] Type 'man IMPOPT-3195' for more detail.
[01/10 16:51:37    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1937.4M, EPOCH TIME: 1736508097.790656
[01/10 16:51:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:37    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:1938.4M, EPOCH TIME: 1736508097.797519
[01/10 16:51:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:51:37    107s] Deleting Lib Analyzer.
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Deleting Cell Server End ...
[01/10 16:51:37    107s] Multi-VT timing optimization disabled based on library information.
[01/10 16:51:37    107s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:51:37    107s] Summary for sequential cells identification: 
[01/10 16:51:37    107s]   Identified SBFF number: 114
[01/10 16:51:37    107s]   Identified MBFF number: 0
[01/10 16:51:37    107s]   Identified SB Latch number: 0
[01/10 16:51:37    107s]   Identified MB Latch number: 0
[01/10 16:51:37    107s]   Not identified SBFF number: 6
[01/10 16:51:37    107s]   Not identified MBFF number: 0
[01/10 16:51:37    107s]   Not identified SB Latch number: 0
[01/10 16:51:37    107s]   Not identified MB Latch number: 0
[01/10 16:51:37    107s]   Number of sequential cells which are not FFs: 83
[01/10 16:51:37    107s]  Visiting view : my_analysis_view_setup
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:51:37    107s]  Visiting view : my_analysis_view_hold
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:51:37    107s] TLC MultiMap info (StdDelay):
[01/10 16:51:37    107s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:51:37    107s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:51:37    107s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:51:37    107s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:51:37    107s]  Setting StdDelay to: 50.6ps
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Deleting Cell Server End ...
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] Creating Lib Analyzer ...
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:51:37    107s] Summary for sequential cells identification: 
[01/10 16:51:37    107s]   Identified SBFF number: 114
[01/10 16:51:37    107s]   Identified MBFF number: 0
[01/10 16:51:37    107s]   Identified SB Latch number: 0
[01/10 16:51:37    107s]   Identified MB Latch number: 0
[01/10 16:51:37    107s]   Not identified SBFF number: 6
[01/10 16:51:37    107s]   Not identified MBFF number: 0
[01/10 16:51:37    107s]   Not identified SB Latch number: 0
[01/10 16:51:37    107s]   Not identified MB Latch number: 0
[01/10 16:51:37    107s]   Number of sequential cells which are not FFs: 83
[01/10 16:51:37    107s]  Visiting view : my_analysis_view_setup
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:51:37    107s]  Visiting view : my_analysis_view_hold
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:51:37    107s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:51:37    107s] TLC MultiMap info (StdDelay):
[01/10 16:51:37    107s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:51:37    107s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:51:37    107s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:51:37    107s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:51:37    107s]  Setting StdDelay to: 50.6ps
[01/10 16:51:37    107s] 
[01/10 16:51:37    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:51:37    107s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:51:37    107s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/10 16:51:37    107s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:51:37    107s] 
[01/10 16:51:38    108s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=1938.4M
[01/10 16:51:38    108s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=1938.4M
[01/10 16:51:38    108s] Creating Lib Analyzer, finished. 
[01/10 16:51:38    108s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1938.4M, EPOCH TIME: 1736508098.297342
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] All LLGs are deleted
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1938.4M, EPOCH TIME: 1736508098.297389
[01/10 16:51:38    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1938.4M, EPOCH TIME: 1736508098.297408
[01/10 16:51:38    108s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1938.4M, EPOCH TIME: 1736508098.297512
[01/10 16:51:38    108s] {MMLU 0 0 379}
[01/10 16:51:38    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1938.4M
[01/10 16:51:38    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1938.4M
[01/10 16:51:38    108s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1938.42 MB )
[01/10 16:51:38    108s] (I)      ======================= Layers =======================
[01/10 16:51:38    108s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:38    108s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[01/10 16:51:38    108s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:38    108s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[01/10 16:51:38    108s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[01/10 16:51:38    108s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[01/10 16:51:38    108s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[01/10 16:51:38    108s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[01/10 16:51:38    108s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[01/10 16:51:38    108s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[01/10 16:51:38    108s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:38    108s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[01/10 16:51:38    108s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[01/10 16:51:38    108s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:38    108s] (I)      Started Import and model ( Curr Mem: 1938.42 MB )
[01/10 16:51:38    108s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:38    108s] (I)      Number of ignored instance 0
[01/10 16:51:38    108s] (I)      Number of inbound cells 48
[01/10 16:51:38    108s] (I)      Number of opened ILM blockages 0
[01/10 16:51:38    108s] (I)      Number of instances temporarily fixed by detailed placement 16
[01/10 16:51:38    108s] (I)      numMoveCells=423, numMacros=48  numPads=7  numMultiRowHeightInsts=0
[01/10 16:51:38    108s] (I)      cell height: 5600, count: 423
[01/10 16:51:38    108s] (I)      Number of nets = 372 ( 7 ignored )
[01/10 16:51:38    108s] (I)      Read rows... (mem=1938.4M)
[01/10 16:51:38    108s] (I)      rowRegion is not equal to core box, resetting core box
[01/10 16:51:38    108s] (I)      rowRegion : (270000, 270000) - (504640, 499600)
[01/10 16:51:38    108s] (I)      coreBox   : (270000, 270000) - (505000, 505000)
[01/10 16:51:38    108s] (I)      Done Read rows (cpu=0.000s, mem=1938.4M)
[01/10 16:51:38    108s] (I)      Identified Clock instances: Flop 104, Clock buffer/inverter 0, Gate 0, Logic 0
[01/10 16:51:38    108s] (I)      Read module constraints... (mem=1938.4M)
[01/10 16:51:38    108s] (I)      Done Read module constraints (cpu=0.000s, mem=1938.4M)
[01/10 16:51:38    108s] (I)      == Non-default Options ==
[01/10 16:51:38    108s] (I)      Maximum routing layer                              : 4
[01/10 16:51:38    108s] (I)      Buffering-aware routing                            : true
[01/10 16:51:38    108s] (I)      Spread congestion away from blockages              : true
[01/10 16:51:38    108s] (I)      Number of threads                                  : 1
[01/10 16:51:38    108s] (I)      Overflow penalty cost                              : 10
[01/10 16:51:38    108s] (I)      Source-to-sink ratio                               : 0.300000
[01/10 16:51:38    108s] (I)      Method to set GCell size                           : row
[01/10 16:51:38    108s] (I)      Counted 495 PG shapes. We will not process PG shapes layer by layer.
[01/10 16:51:38    108s] (I)      Use row-based GCell size
[01/10 16:51:38    108s] (I)      Use row-based GCell align
[01/10 16:51:38    108s] (I)      layer 0 area = 202000
[01/10 16:51:38    108s] (I)      layer 1 area = 202000
[01/10 16:51:38    108s] (I)      layer 2 area = 202000
[01/10 16:51:38    108s] (I)      layer 3 area = 562000
[01/10 16:51:38    108s] (I)      GCell unit size   : 5600
[01/10 16:51:38    108s] (I)      GCell multiplier  : 1
[01/10 16:51:38    108s] (I)      GCell row height  : 5600
[01/10 16:51:38    108s] (I)      Actual row height : 5600
[01/10 16:51:38    108s] (I)      GCell align ref   : 270000 270000
[01/10 16:51:38    108s] [NR-eGR] Track table information for default rule: 
[01/10 16:51:38    108s] [NR-eGR] M1 has single uniform track structure
[01/10 16:51:38    108s] [NR-eGR] M2 has single uniform track structure
[01/10 16:51:38    108s] [NR-eGR] M3 has single uniform track structure
[01/10 16:51:38    108s] [NR-eGR] TOP_M has single uniform track structure
[01/10 16:51:38    108s] (I)      ============== Default via ===============
[01/10 16:51:38    108s] (I)      +---+------------------+-----------------+
[01/10 16:51:38    108s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/10 16:51:38    108s] (I)      +---+------------------+-----------------+
[01/10 16:51:38    108s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[01/10 16:51:38    108s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[01/10 16:51:38    108s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[01/10 16:51:38    108s] (I)      +---+------------------+-----------------+
[01/10 16:51:38    108s] [NR-eGR] Read 540 PG shapes
[01/10 16:51:38    108s] [NR-eGR] Read 0 clock shapes
[01/10 16:51:38    108s] [NR-eGR] Read 0 other shapes
[01/10 16:51:38    108s] [NR-eGR] #Routing Blockages  : 0
[01/10 16:51:38    108s] [NR-eGR] #Instance Blockages : 895
[01/10 16:51:38    108s] [NR-eGR] #PG Blockages       : 540
[01/10 16:51:38    108s] [NR-eGR] #Halo Blockages     : 0
[01/10 16:51:38    108s] [NR-eGR] #Boundary Blockages : 0
[01/10 16:51:38    108s] [NR-eGR] #Clock Blockages    : 0
[01/10 16:51:38    108s] [NR-eGR] #Other Blockages    : 0
[01/10 16:51:38    108s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 16:51:38    108s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 16:51:38    108s] [NR-eGR] Read 372 nets ( ignored 0 )
[01/10 16:51:38    108s] (I)      early_global_route_priority property id does not exist.
[01/10 16:51:38    108s] (I)      Read Num Blocks=1435  Num Prerouted Wires=0  Num CS=0
[01/10 16:51:38    108s] (I)      Layer 1 (V) : #blockages 473 : #preroutes 0
[01/10 16:51:38    108s] (I)      Layer 2 (H) : #blockages 643 : #preroutes 0
[01/10 16:51:38    108s] (I)      Layer 3 (V) : #blockages 319 : #preroutes 0
[01/10 16:51:38    108s] (I)      Number of ignored nets                =      0
[01/10 16:51:38    108s] (I)      Number of connected nets              =      0
[01/10 16:51:38    108s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 16:51:38    108s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 16:51:38    108s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 16:51:38    108s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 16:51:38    108s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 16:51:38    108s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 16:51:38    108s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 16:51:38    108s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 16:51:38    108s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 16:51:38    108s] (I)      Constructing bin map
[01/10 16:51:38    108s] (I)      Initialize bin information with width=11200 height=11200
[01/10 16:51:38    108s] (I)      Done constructing bin map
[01/10 16:51:38    108s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 16:51:38    108s] (I)      Ndr track 0 does not exist
[01/10 16:51:38    108s] (I)      ---------------------Grid Graph Info--------------------
[01/10 16:51:38    108s] (I)      Routing area        : (0, 0) - (775000, 775000)
[01/10 16:51:38    108s] (I)      Core area           : (270000, 270000) - (504640, 499600)
[01/10 16:51:38    108s] (I)      Site width          :   560  (dbu)
[01/10 16:51:38    108s] (I)      Row height          :  5600  (dbu)
[01/10 16:51:38    108s] (I)      GCell row height    :  5600  (dbu)
[01/10 16:51:38    108s] (I)      GCell width         :  5600  (dbu)
[01/10 16:51:38    108s] (I)      GCell height        :  5600  (dbu)
[01/10 16:51:38    108s] (I)      Grid                :   139   139     4
[01/10 16:51:38    108s] (I)      Layer numbers       :     1     2     3     4
[01/10 16:51:38    108s] (I)      Vertical capacity   :     0  5600     0  5600
[01/10 16:51:38    108s] (I)      Horizontal capacity :     0     0  5600     0
[01/10 16:51:38    108s] (I)      Default wire width  :   230   280   280   440
[01/10 16:51:38    108s] (I)      Default wire space  :   230   280   280   460
[01/10 16:51:38    108s] (I)      Default wire pitch  :   460   560   560   900
[01/10 16:51:38    108s] (I)      Default pitch size  :   460   560   560  1120
[01/10 16:51:38    108s] (I)      First track coord   :   640   360   640  1480
[01/10 16:51:38    108s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/10 16:51:38    108s] (I)      Total num of tracks :  1383  1384  1383   691
[01/10 16:51:38    108s] (I)      Num of masks        :     1     1     1     1
[01/10 16:51:38    108s] (I)      Num of trim masks   :     0     0     0     0
[01/10 16:51:38    108s] (I)      --------------------------------------------------------
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] [NR-eGR] ============ Routing rule table ============
[01/10 16:51:38    108s] [NR-eGR] Rule id: 0  Nets: 372
[01/10 16:51:38    108s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 16:51:38    108s] (I)                    Layer    2    3     4 
[01/10 16:51:38    108s] (I)                    Pitch  560  560  1120 
[01/10 16:51:38    108s] (I)             #Used tracks    1    1     1 
[01/10 16:51:38    108s] (I)       #Fully used tracks    1    1     1 
[01/10 16:51:38    108s] [NR-eGR] ========================================
[01/10 16:51:38    108s] [NR-eGR] 
[01/10 16:51:38    108s] (I)      =============== Blocked Tracks ===============
[01/10 16:51:38    108s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:38    108s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 16:51:38    108s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:38    108s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 16:51:38    108s] (I)      |     2 |  192376 |   170939 |        88.86% |
[01/10 16:51:38    108s] (I)      |     3 |  192237 |   171837 |        89.39% |
[01/10 16:51:38    108s] (I)      |     4 |   96049 |    85803 |        89.33% |
[01/10 16:51:38    108s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:38    108s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.42 MB )
[01/10 16:51:38    108s] (I)      Reset routing kernel
[01/10 16:51:38    108s] (I)      Started Global Routing ( Curr Mem: 1939.42 MB )
[01/10 16:51:38    108s] (I)      totalPins=1206  totalGlobalPin=1136 (94.20%)
[01/10 16:51:38    108s] (I)      total 2D Cap : 55895 = (21478 H, 34417 V)
[01/10 16:51:38    108s] (I)      #blocked areas for congestion spreading : 5
[01/10 16:51:38    108s] [NR-eGR] Layer group 1: route 372 net(s) in layer range [2, 4]
[01/10 16:51:38    108s] (I)      
[01/10 16:51:38    108s] (I)      ============  Phase 1a Route ============
[01/10 16:51:38    108s] (I)      Usage: 1606 = (778 H, 828 V) = (3.62% H, 2.41% V) = (4.357e+03um H, 4.637e+03um V)
[01/10 16:51:38    108s] (I)      
[01/10 16:51:38    108s] (I)      ============  Phase 1b Route ============
[01/10 16:51:38    108s] (I)      Usage: 1606 = (778 H, 828 V) = (3.62% H, 2.41% V) = (4.357e+03um H, 4.637e+03um V)
[01/10 16:51:38    108s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.993600e+03um
[01/10 16:51:38    108s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[01/10 16:51:38    108s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 16:51:38    108s] (I)      
[01/10 16:51:38    108s] (I)      ============  Phase 1c Route ============
[01/10 16:51:38    108s] (I)      Usage: 1606 = (778 H, 828 V) = (3.62% H, 2.41% V) = (4.357e+03um H, 4.637e+03um V)
[01/10 16:51:38    108s] (I)      
[01/10 16:51:38    108s] (I)      ============  Phase 1d Route ============
[01/10 16:51:38    108s] (I)      Usage: 1606 = (778 H, 828 V) = (3.62% H, 2.41% V) = (4.357e+03um H, 4.637e+03um V)
[01/10 16:51:38    108s] (I)      
[01/10 16:51:38    108s] (I)      ============  Phase 1e Route ============
[01/10 16:51:38    108s] (I)      Usage: 1606 = (778 H, 828 V) = (3.62% H, 2.41% V) = (4.357e+03um H, 4.637e+03um V)
[01/10 16:51:38    108s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.993600e+03um
[01/10 16:51:38    108s] (I)      
[01/10 16:51:38    108s] (I)      ============  Phase 1l Route ============
[01/10 16:51:38    108s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 16:51:38    108s] (I)      Layer  2:      22835      1243         0      167100       24720    (87.11%) 
[01/10 16:51:38    108s] (I)      Layer  3:      20722       775         0      166630       25190    (86.87%) 
[01/10 16:51:38    108s] (I)      Layer  4:      10387         0         0       84675       11235    (88.29%) 
[01/10 16:51:38    108s] (I)      Total:         53944      2018         0      418405       61145    (87.25%) 
[01/10 16:51:38    108s] (I)      
[01/10 16:51:38    108s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 16:51:38    108s] [NR-eGR]                        OverCon            
[01/10 16:51:38    108s] [NR-eGR]                         #Gcell     %Gcell
[01/10 16:51:38    108s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 16:51:38    108s] [NR-eGR] ----------------------------------------------
[01/10 16:51:38    108s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:38    108s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:38    108s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:38    108s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:38    108s] [NR-eGR] ----------------------------------------------
[01/10 16:51:38    108s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 16:51:38    108s] [NR-eGR] 
[01/10 16:51:38    108s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1939.42 MB )
[01/10 16:51:38    108s] (I)      total 2D Cap : 56157 = (21546 H, 34611 V)
[01/10 16:51:38    108s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 16:51:38    108s] (I)      ============= Track Assignment ============
[01/10 16:51:38    108s] (I)      Started Track Assignment (1T) ( Curr Mem: 1939.42 MB )
[01/10 16:51:38    108s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[01/10 16:51:38    108s] (I)      Run Multi-thread track assignment
[01/10 16:51:38    108s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.42 MB )
[01/10 16:51:38    108s] (I)      Started Export ( Curr Mem: 1939.42 MB )
[01/10 16:51:38    108s] [NR-eGR]                Length (um)  Vias 
[01/10 16:51:38    108s] [NR-eGR] ---------------------------------
[01/10 16:51:38    108s] [NR-eGR]  M1     (1H)             0  1192 
[01/10 16:51:38    108s] [NR-eGR]  M2     (2V)          4866  1591 
[01/10 16:51:38    108s] [NR-eGR]  M3     (3H)          4456    12 
[01/10 16:51:38    108s] [NR-eGR]  TOP_M  (4V)             8     0 
[01/10 16:51:38    108s] [NR-eGR] ---------------------------------
[01/10 16:51:38    108s] [NR-eGR]         Total         9330  2795 
[01/10 16:51:38    108s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:51:38    108s] [NR-eGR] Total half perimeter of net bounding box: 7000um
[01/10 16:51:38    108s] [NR-eGR] Total length: 9330um, number of vias: 2795
[01/10 16:51:38    108s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:51:38    108s] [NR-eGR] Total eGR-routed clock nets wire length: 1264um, number of vias: 268
[01/10 16:51:38    108s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:51:38    108s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.42 MB )
[01/10 16:51:38    108s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1939.42 MB )
[01/10 16:51:38    108s] (I)      ====================================== Runtime Summary =======================================
[01/10 16:51:38    108s] (I)       Step                                             %      Start     Finish      Real       CPU 
[01/10 16:51:38    108s] (I)      ----------------------------------------------------------------------------------------------
[01/10 16:51:38    108s] (I)       Early Global Route kernel                  100.00%  72.02 sec  72.04 sec  0.02 sec  0.02 sec 
[01/10 16:51:38    108s] (I)       +-Import and model                          23.24%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Create place DB                          3.56%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Import place data                      3.43%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Read instances and placement         1.15%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Read nets                            1.41%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Create route DB                         12.48%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Import route data (1T)                11.69%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Read blockages ( Layer 2-4 )         2.05%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Read routing blockages             0.00%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Read instance blockages            0.46%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Read PG blockages                  0.24%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Read clock blockages               0.06%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Read other blockages               0.07%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Read halo blockages                0.01%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Read boundary cut boxes            0.00%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Read blackboxes                      0.03%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Read prerouted                       0.15%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Read unlegalized nets                0.06%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Read nets                            0.47%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Set up via pillars                   0.01%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Initialize 3D grid graph             0.21%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Model blockage capacity              5.15%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Initialize 3D capacity             4.42%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Read aux data                            0.28%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Others data preparation                  0.35%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Create route kernel                      5.85%  72.02 sec  72.02 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       +-Global Routing                            36.46%  72.02 sec  72.03 sec  0.01 sec  0.01 sec 
[01/10 16:51:38    108s] (I)       | +-Initialization                           1.29%  72.02 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Net group 1                             30.74%  72.03 sec  72.03 sec  0.01 sec  0.01 sec 
[01/10 16:51:38    108s] (I)       | | +-Generate topology                      1.20%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Phase 1a                               3.38%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Pattern routing (1T)                 2.24%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Add via demand to 2D                 0.82%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Phase 1b                               0.26%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Phase 1c                               0.04%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Phase 1d                               0.03%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Phase 1e                               0.70%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Route legalization                   0.35%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Legalize Blockage Violations       0.06%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | | +-Legalize Reach Aware Violations    0.05%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Phase 1l                              20.01%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | | +-Layer assignment (1T)               17.72%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Clean cong LA                            0.00%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       +-Export 3D cong map                         4.90%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Export 2D cong map                       1.02%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       +-Extract Global 3D Wires                    0.21%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       +-Track Assignment (1T)                     18.20%  72.03 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Initialization                           0.13%  72.03 sec  72.03 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Track Assignment Kernel                 17.19%  72.03 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Free Memory                              0.01%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       +-Export                                     9.46%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Export DB wires                          3.37%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Export all nets                        2.48%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | | +-Set wire vias                          0.49%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Report wirelength                        4.39%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Update net boxes                         1.18%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       | +-Update timing                            0.01%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)       +-Postprocess design                         0.13%  72.04 sec  72.04 sec  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)      ====================== Summary by functions ======================
[01/10 16:51:38    108s] (I)       Lv  Step                                   %      Real       CPU 
[01/10 16:51:38    108s] (I)      ------------------------------------------------------------------
[01/10 16:51:38    108s] (I)        0  Early Global Route kernel        100.00%  0.02 sec  0.02 sec 
[01/10 16:51:38    108s] (I)        1  Global Routing                    36.46%  0.01 sec  0.01 sec 
[01/10 16:51:38    108s] (I)        1  Import and model                  23.24%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        1  Track Assignment (1T)             18.20%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        1  Export                             9.46%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        1  Export 3D cong map                 4.90%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        1  Extract Global 3D Wires            0.21%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        1  Postprocess design                 0.13%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Net group 1                       30.74%  0.01 sec  0.01 sec 
[01/10 16:51:38    108s] (I)        2  Track Assignment Kernel           17.19%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Create route DB                   12.48%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Create route kernel                5.85%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Report wirelength                  4.39%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Create place DB                    3.56%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Export DB wires                    3.37%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Initialization                     1.42%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Update net boxes                   1.18%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Export 2D cong map                 1.02%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Others data preparation            0.35%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Read aux data                      0.28%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Phase 1l                          20.01%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Import route data (1T)            11.69%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Import place data                  3.43%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Phase 1a                           3.38%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Export all nets                    2.48%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Generate topology                  1.20%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Phase 1e                           0.70%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Set wire vias                      0.49%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Phase 1b                           0.26%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Phase 1c                           0.04%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        3  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Layer assignment (1T)             17.72%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Model blockage capacity            5.15%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Pattern routing (1T)               2.24%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Read blockages ( Layer 2-4 )       2.05%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Read nets                          1.89%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Read instances and placement       1.15%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Add via demand to 2D               0.82%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Route legalization                 0.35%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Initialize 3D grid graph           0.21%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Read prerouted                     0.15%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Read unlegalized nets              0.06%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Initialize 3D capacity             4.42%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Read instance blockages            0.46%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Read PG blockages                  0.24%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Read other blockages               0.07%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Legalize Blockage Violations       0.06%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Read clock blockages               0.06%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Legalize Reach Aware Violations    0.05%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/10 16:51:38    108s] {MMLU 0 0 379}
[01/10 16:51:38    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1939.4M
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] Trim Metal Layers:
[01/10 16:51:38    108s] LayerId::1 widthSet size::1
[01/10 16:51:38    108s] LayerId::2 widthSet size::1
[01/10 16:51:38    108s] LayerId::3 widthSet size::1
[01/10 16:51:38    108s] LayerId::4 widthSet size::1
[01/10 16:51:38    108s] Updating RC grid for preRoute extraction ...
[01/10 16:51:38    108s] eee: pegSigSF::1.070000
[01/10 16:51:38    108s] Initializing multi-corner resistance tables ...
[01/10 16:51:38    108s] eee: l::1 avDens::0.121001 usedTrk::195.450714 availTrk::1615.286940 sigTrk::195.450714
[01/10 16:51:38    108s] eee: l::2 avDens::0.065148 usedTrk::104.475982 availTrk::1603.673673 sigTrk::104.475982
[01/10 16:51:38    108s] eee: l::3 avDens::0.037977 usedTrk::105.845357 availTrk::2787.055337 sigTrk::105.845357
[01/10 16:51:38    108s] eee: l::4 avDens::0.025745 usedTrk::45.855357 availTrk::1781.114739 sigTrk::45.855357
[01/10 16:51:38    108s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.478463 aWlH=0.000000 lMod=0 pMax=0.890000 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:51:38    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1939.4M
[01/10 16:51:38    108s] Extraction called for design 'luhn_top_module' of instances=471 and nets=490 using extraction engine 'preRoute' .
[01/10 16:51:38    108s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 16:51:38    108s] Type 'man IMPEXT-3530' for more detail.
[01/10 16:51:38    108s] PreRoute RC Extraction called for design luhn_top_module.
[01/10 16:51:38    108s] RC Extraction called in multi-corner(1) mode.
[01/10 16:51:38    108s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 16:51:38    108s] Type 'man IMPEXT-6197' for more detail.
[01/10 16:51:38    108s] RCMode: PreRoute
[01/10 16:51:38    108s]       RC Corner Indexes            0   
[01/10 16:51:38    108s] Capacitance Scaling Factor   : 1.00000 
[01/10 16:51:38    108s] Resistance Scaling Factor    : 1.00000 
[01/10 16:51:38    108s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 16:51:38    108s] Clock Res. Scaling Factor    : 1.00000 
[01/10 16:51:38    108s] Shrink Factor                : 1.00000
[01/10 16:51:38    108s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] Trim Metal Layers:
[01/10 16:51:38    108s] LayerId::1 widthSet size::1
[01/10 16:51:38    108s] LayerId::2 widthSet size::1
[01/10 16:51:38    108s] LayerId::3 widthSet size::1
[01/10 16:51:38    108s] LayerId::4 widthSet size::1
[01/10 16:51:38    108s] Updating RC grid for preRoute extraction ...
[01/10 16:51:38    108s] eee: pegSigSF::1.070000
[01/10 16:51:38    108s] Initializing multi-corner resistance tables ...
[01/10 16:51:38    108s] eee: l::1 avDens::0.121001 usedTrk::195.450714 availTrk::1615.286940 sigTrk::195.450714
[01/10 16:51:38    108s] eee: l::2 avDens::0.065148 usedTrk::104.475982 availTrk::1603.673673 sigTrk::104.475982
[01/10 16:51:38    108s] eee: l::3 avDens::0.037977 usedTrk::105.845357 availTrk::2787.055337 sigTrk::105.845357
[01/10 16:51:38    108s] eee: l::4 avDens::0.025745 usedTrk::45.855357 availTrk::1781.114739 sigTrk::45.855357
[01/10 16:51:38    108s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.478463 aWlH=0.000000 lMod=0 pMax=0.890000 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:51:38    108s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1939.422M)
[01/10 16:51:38    108s] All LLGs are deleted
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1939.4M, EPOCH TIME: 1736508098.336529
[01/10 16:51:38    108s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1939.4M, EPOCH TIME: 1736508098.336746
[01/10 16:51:38    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1939.4M, EPOCH TIME: 1736508098.336819
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1939.4M, EPOCH TIME: 1736508098.336933
[01/10 16:51:38    108s] Max number of tech site patterns supported in site array is 256.
[01/10 16:51:38    108s] Core basic site is CoreSite
[01/10 16:51:38    108s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1939.4M, EPOCH TIME: 1736508098.343586
[01/10 16:51:38    108s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:51:38    108s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:51:38    108s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1939.4M, EPOCH TIME: 1736508098.343735
[01/10 16:51:38    108s] Fast DP-INIT is on for default
[01/10 16:51:38    108s] Atter site array init, number of instance map data is 0.
[01/10 16:51:38    108s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1939.4M, EPOCH TIME: 1736508098.344943
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:38    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:1939.4M, EPOCH TIME: 1736508098.345142
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] Starting delay calculation for Setup views
[01/10 16:51:38    108s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:51:38    108s] #################################################################################
[01/10 16:51:38    108s] # Design Stage: PreRoute
[01/10 16:51:38    108s] # Design Name: luhn_top_module
[01/10 16:51:38    108s] # Design Mode: 90nm
[01/10 16:51:38    108s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:51:38    108s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:51:38    108s] # Signoff Settings: SI Off 
[01/10 16:51:38    108s] #################################################################################
[01/10 16:51:38    108s] Calculate delays in BcWc mode...
[01/10 16:51:38    108s] Topological Sorting (REAL = 0:00:00.0, MEM = 1953.3M, InitMEM = 1953.3M)
[01/10 16:51:38    108s] Start delay calculation (fullDC) (1 T). (MEM=1953.26)
[01/10 16:51:38    108s] Start AAE Lib Loading. (MEM=1964.77)
[01/10 16:51:38    108s] End AAE Lib Loading. (MEM=1983.85 CPU=0:00:00.0 Real=0:00:00.0)
[01/10 16:51:38    108s] End AAE Lib Interpolated Model. (MEM=1983.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:51:38    108s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:51:38    108s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:51:38    108s] Total number of fetched objects 397
[01/10 16:51:38    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:51:38    108s] End delay calculation. (MEM=2031.62 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:51:38    108s] End delay calculation (fullDC). (MEM=2031.62 CPU=0:00:00.1 REAL=0:00:00.0)
[01/10 16:51:38    108s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2031.6M) ***
[01/10 16:51:38    108s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:48 mem=2023.6M)
[01/10 16:51:38    108s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 27.427  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      2 (2)       |
|   max_tran     |      4 (4)       |   -2.249   |      5 (5)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2038.9M, EPOCH TIME: 1736508098.701464
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:38    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2038.9M, EPOCH TIME: 1736508098.708763
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] Density: 24.774%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1748.4M, totSessionCpu=0:01:48 **
[01/10 16:51:38    108s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.5 (0.8), totSession cpu/real = 0:01:48.2/0:24:28.0 (0.1), mem = 1997.9M
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] =============================================================================================
[01/10 16:51:38    108s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[01/10 16:51:38    108s] =============================================================================================
[01/10 16:51:38    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:38    108s] ---------------------------------------------------------------------------------------------
[01/10 16:51:38    108s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:38    108s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.4 /  0:00:00.2    0.4
[01/10 16:51:38    108s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:38    108s] [ CellServerInit         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.7
[01/10 16:51:38    108s] [ LibAnalyzerInit        ]      2   0:00:00.9  (  62.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/10 16:51:38    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:38    108s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:38    108s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/10 16:51:38    108s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:38    108s] [ TimingUpdate           ]      1   0:00:00.0  (   3.0 % )     0:00:00.3 /  0:00:00.1    0.3
[01/10 16:51:38    108s] [ FullDelayCalc          ]      1   0:00:00.3  (  20.7 % )     0:00:00.3 /  0:00:00.1    0.3
[01/10 16:51:38    108s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:38    108s] [ MISC                   ]          0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 16:51:38    108s] ---------------------------------------------------------------------------------------------
[01/10 16:51:38    108s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.2    0.8
[01/10 16:51:38    108s] ---------------------------------------------------------------------------------------------
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/10 16:51:38    108s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:51:38    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=1997.9M
[01/10 16:51:38    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1997.9M, EPOCH TIME: 1736508098.712656
[01/10 16:51:38    108s] Processing tracks to init pin-track alignment.
[01/10 16:51:38    108s] z: 2, totalTracks: 1
[01/10 16:51:38    108s] z: 4, totalTracks: 1
[01/10 16:51:38    108s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:38    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1997.9M, EPOCH TIME: 1736508098.714710
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:38    108s] OPERPROF:     Starting CMU at level 3, MEM:1997.9M, EPOCH TIME: 1736508098.721580
[01/10 16:51:38    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1997.9M, EPOCH TIME: 1736508098.721799
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:38    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1997.9M, EPOCH TIME: 1736508098.721862
[01/10 16:51:38    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1997.9M, EPOCH TIME: 1736508098.721875
[01/10 16:51:38    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1997.9M, EPOCH TIME: 1736508098.721895
[01/10 16:51:38    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1997.9MB).
[01/10 16:51:38    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:1997.9M, EPOCH TIME: 1736508098.721944
[01/10 16:51:38    108s] TotalInstCnt at PhyDesignMc Initialization: 423
[01/10 16:51:38    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=1997.9M
[01/10 16:51:38    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1997.9M, EPOCH TIME: 1736508098.722338
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1997.9M, EPOCH TIME: 1736508098.723856
[01/10 16:51:38    108s] TotalInstCnt at PhyDesignMc Destruction: 423
[01/10 16:51:38    108s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:51:38    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=1997.9M
[01/10 16:51:38    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1997.9M, EPOCH TIME: 1736508098.724071
[01/10 16:51:38    108s] Processing tracks to init pin-track alignment.
[01/10 16:51:38    108s] z: 2, totalTracks: 1
[01/10 16:51:38    108s] z: 4, totalTracks: 1
[01/10 16:51:38    108s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:38    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1997.9M, EPOCH TIME: 1736508098.726035
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:38    108s] OPERPROF:     Starting CMU at level 3, MEM:1997.9M, EPOCH TIME: 1736508098.732935
[01/10 16:51:38    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1997.9M, EPOCH TIME: 1736508098.733128
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:38    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1997.9M, EPOCH TIME: 1736508098.733193
[01/10 16:51:38    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1997.9M, EPOCH TIME: 1736508098.733206
[01/10 16:51:38    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1997.9M, EPOCH TIME: 1736508098.733219
[01/10 16:51:38    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1997.9MB).
[01/10 16:51:38    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:1997.9M, EPOCH TIME: 1736508098.733267
[01/10 16:51:38    108s] TotalInstCnt at PhyDesignMc Initialization: 423
[01/10 16:51:38    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=1997.9M
[01/10 16:51:38    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1997.9M, EPOCH TIME: 1736508098.733552
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1997.9M, EPOCH TIME: 1736508098.734836
[01/10 16:51:38    108s] TotalInstCnt at PhyDesignMc Destruction: 423
[01/10 16:51:38    108s] *** Starting optimizing excluded clock nets MEM= 1997.9M) ***
[01/10 16:51:38    108s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1997.9M) ***
[01/10 16:51:38    108s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/10 16:51:38    108s] Begin: GigaOpt Route Type Constraints Refinement
[01/10 16:51:38    108s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:48.3/0:24:28.0 (0.1), mem = 1997.9M
[01/10 16:51:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.1
[01/10 16:51:38    108s] ### Creating RouteCongInterface, started
[01/10 16:51:38    108s] ### Creating TopoMgr, started
[01/10 16:51:38    108s] ### Creating TopoMgr, finished
[01/10 16:51:38    108s] #optDebug: Start CG creation (mem=1997.9M)
[01/10 16:51:38    108s]  ...initializing CG  maxDriveDist 4224.388000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 422.438000 
[01/10 16:51:38    108s] (cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s]  ...processing cgPrt (cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s]  ...processing cgEgp (cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s]  ...processing cgPbk (cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s]  ...processing cgNrb(cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s]  ...processing cgObs (cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s]  ...processing cgCon (cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s]  ...processing cgPdm (cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2080.7M)
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] #optDebug: {0, 1.000}
[01/10 16:51:38    108s] ### Creating RouteCongInterface, finished
[01/10 16:51:38    108s] Updated routing constraints on 0 nets.
[01/10 16:51:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.1
[01/10 16:51:38    108s] Bottom Preferred Layer:
[01/10 16:51:38    108s]     None
[01/10 16:51:38    108s] Via Pillar Rule:
[01/10 16:51:38    108s]     None
[01/10 16:51:38    108s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:48.4/0:24:28.1 (0.1), mem = 2080.7M
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] =============================================================================================
[01/10 16:51:38    108s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[01/10 16:51:38    108s] =============================================================================================
[01/10 16:51:38    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:38    108s] ---------------------------------------------------------------------------------------------
[01/10 16:51:38    108s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  98.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:51:38    108s] [ MISC                   ]          0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:38    108s] ---------------------------------------------------------------------------------------------
[01/10 16:51:38    108s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:51:38    108s] ---------------------------------------------------------------------------------------------
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] End: GigaOpt Route Type Constraints Refinement
[01/10 16:51:38    108s] The useful skew maximum allowed delay is: 0.3
[01/10 16:51:38    108s] Deleting Lib Analyzer.
[01/10 16:51:38    108s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:48.4/0:24:28.1 (0.1), mem = 2074.7M
[01/10 16:51:38    108s] Info: 7 io nets excluded
[01/10 16:51:38    108s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:51:38    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=2074.7M
[01/10 16:51:38    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=2074.7M
[01/10 16:51:38    108s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/10 16:51:38    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.2
[01/10 16:51:38    108s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:51:38    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=2074.7M
[01/10 16:51:38    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:2074.7M, EPOCH TIME: 1736508098.860816
[01/10 16:51:38    108s] Processing tracks to init pin-track alignment.
[01/10 16:51:38    108s] z: 2, totalTracks: 1
[01/10 16:51:38    108s] z: 4, totalTracks: 1
[01/10 16:51:38    108s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:38    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2074.7M, EPOCH TIME: 1736508098.863000
[01/10 16:51:38    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:38    108s] OPERPROF:     Starting CMU at level 3, MEM:2074.7M, EPOCH TIME: 1736508098.869967
[01/10 16:51:38    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2074.7M, EPOCH TIME: 1736508098.870180
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:38    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2074.7M, EPOCH TIME: 1736508098.870248
[01/10 16:51:38    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2074.7M, EPOCH TIME: 1736508098.870261
[01/10 16:51:38    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2074.7M, EPOCH TIME: 1736508098.870276
[01/10 16:51:38    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2074.7MB).
[01/10 16:51:38    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.010, MEM:2074.7M, EPOCH TIME: 1736508098.870330
[01/10 16:51:38    108s] TotalInstCnt at PhyDesignMc Initialization: 423
[01/10 16:51:38    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=2074.7M
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] Footprint cell information for calculating maxBufDist
[01/10 16:51:38    108s] *info: There are 13 candidate Buffer cells
[01/10 16:51:38    108s] *info: There are 11 candidate Inverter cells
[01/10 16:51:38    108s] 
[01/10 16:51:38    108s] #optDebug: Start CG creation (mem=2074.7M)
[01/10 16:51:38    108s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.200000 
[01/10 16:51:39    108s] (cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s]  ...processing cgPrt (cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s]  ...processing cgEgp (cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s]  ...processing cgPbk (cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s]  ...processing cgNrb(cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s]  ...processing cgObs (cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s]  ...processing cgCon (cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s]  ...processing cgPdm (cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2082.5M)
[01/10 16:51:39    108s] ### Creating RouteCongInterface, started
[01/10 16:51:39    108s] 
[01/10 16:51:39    108s] Creating Lib Analyzer ...
[01/10 16:51:39    108s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:51:39    108s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/10 16:51:39    108s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:51:39    108s] 
[01/10 16:51:39    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:49 mem=2098.5M
[01/10 16:51:39    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:49 mem=2098.5M
[01/10 16:51:39    109s] Creating Lib Analyzer, finished. 
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] #optDebug: {0, 1.000}
[01/10 16:51:39    109s] ### Creating RouteCongInterface, finished
[01/10 16:51:39    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2136.7M, EPOCH TIME: 1736508099.560977
[01/10 16:51:39    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2136.7M, EPOCH TIME: 1736508099.561025
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] Netlist preparation processing... 
[01/10 16:51:39    109s] Removed 293 instances
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] =======================================================================
[01/10 16:51:39    109s]                 Simplify Netlist Deleted Flops Summary
[01/10 16:51:39    109s] =======================================================================
[01/10 16:51:39    109s] *summary: 39 instances (flops) removed.
[01/10 16:51:39    109s] *info: detailed reasons for deleted flops and flop pins are generated in files below
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] *info: Marking 0 isolation instances dont touch
[01/10 16:51:39    109s] *info: Marking 0 level shifter instances dont touch
[01/10 16:51:39    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2155.7M, EPOCH TIME: 1736508099.581190
[01/10 16:51:39    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:423).
[01/10 16:51:39    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:39    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:39    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:39    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2065.7M, EPOCH TIME: 1736508099.582876
[01/10 16:51:39    109s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:51:39    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.2
[01/10 16:51:39    109s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:49.1/0:24:28.9 (0.1), mem = 2065.7M
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] =============================================================================================
[01/10 16:51:39    109s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[01/10 16:51:39    109s] =============================================================================================
[01/10 16:51:39    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:39    109s] ---------------------------------------------------------------------------------------------
[01/10 16:51:39    109s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  61.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:51:39    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:39    109s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/10 16:51:39    109s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:39    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:51:39    109s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  21.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 16:51:39    109s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.6
[01/10 16:51:39    109s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:39    109s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:39    109s] [ MISC                   ]          0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:51:39    109s] ---------------------------------------------------------------------------------------------
[01/10 16:51:39    109s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:51:39    109s] ---------------------------------------------------------------------------------------------
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] Active setup views:
[01/10 16:51:39    109s]  my_analysis_view_setup
[01/10 16:51:39    109s]   Dominating endpoints: 0
[01/10 16:51:39    109s]   Dominating TNS: -0.000
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] Deleting Lib Analyzer.
[01/10 16:51:39    109s] Begin: GigaOpt Global Optimization
[01/10 16:51:39    109s] *info: use new DP (enabled)
[01/10 16:51:39    109s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/10 16:51:39    109s] Info: 7 io nets excluded
[01/10 16:51:39    109s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:51:39    109s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.2/0:24:28.9 (0.1), mem = 2103.9M
[01/10 16:51:39    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.3
[01/10 16:51:39    109s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:51:39    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=2103.9M
[01/10 16:51:39    109s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 16:51:39    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2103.9M, EPOCH TIME: 1736508099.624471
[01/10 16:51:39    109s] Processing tracks to init pin-track alignment.
[01/10 16:51:39    109s] z: 2, totalTracks: 1
[01/10 16:51:39    109s] z: 4, totalTracks: 1
[01/10 16:51:39    109s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:39    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2103.9M, EPOCH TIME: 1736508099.626670
[01/10 16:51:39    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:39    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:39    109s] OPERPROF:     Starting CMU at level 3, MEM:2103.9M, EPOCH TIME: 1736508099.634003
[01/10 16:51:39    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2103.9M, EPOCH TIME: 1736508099.634243
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:39    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2103.9M, EPOCH TIME: 1736508099.634309
[01/10 16:51:39    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2103.9M, EPOCH TIME: 1736508099.634323
[01/10 16:51:39    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2103.9M, EPOCH TIME: 1736508099.634340
[01/10 16:51:39    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2103.9MB).
[01/10 16:51:39    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2103.9M, EPOCH TIME: 1736508099.634377
[01/10 16:51:39    109s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:51:39    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=2103.9M
[01/10 16:51:39    109s] ### Creating RouteCongInterface, started
[01/10 16:51:39    109s] 
[01/10 16:51:39    109s] Creating Lib Analyzer ...
[01/10 16:51:39    109s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:51:39    109s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/10 16:51:39    109s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:51:39    109s] 
[01/10 16:51:40    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=2103.9M
[01/10 16:51:40    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=2103.9M
[01/10 16:51:40    109s] Creating Lib Analyzer, finished. 
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s] #optDebug: {0, 1.000}
[01/10 16:51:40    109s] ### Creating RouteCongInterface, finished
[01/10 16:51:40    109s] *info: 7 io nets excluded
[01/10 16:51:40    109s] *info: 1 clock net excluded
[01/10 16:51:40    109s] *info: 334 no-driver nets excluded.
[01/10 16:51:40    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2142.1M, EPOCH TIME: 1736508100.195360
[01/10 16:51:40    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2142.1M, EPOCH TIME: 1736508100.195428
[01/10 16:51:40    109s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/10 16:51:40    109s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
[01/10 16:51:40    109s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|             End Point              |
[01/10 16:51:40    109s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
[01/10 16:51:40    109s] |   0.000|   0.000|   10.18%|   0:00:00.0| 2142.1M|my_analysis_view_setup|       NA| NA                                 |
[01/10 16:51:40    109s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2142.1M) ***
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2142.1M) ***
[01/10 16:51:40    109s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/10 16:51:40    109s] Total-nets :: 71, Stn-nets :: 1, ratio :: 1.40845 %, Total-len 3351.37, Stn-len 1263.99
[01/10 16:51:40    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2123.0M, EPOCH TIME: 1736508100.261807
[01/10 16:51:40    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:51:40    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2075.0M, EPOCH TIME: 1736508100.263517
[01/10 16:51:40    109s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:51:40    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.3
[01/10 16:51:40    109s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:49.8/0:24:29.5 (0.1), mem = 2075.0M
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s] =============================================================================================
[01/10 16:51:40    109s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[01/10 16:51:40    109s] =============================================================================================
[01/10 16:51:40    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:40    109s] ---------------------------------------------------------------------------------------------
[01/10 16:51:40    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    109s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  71.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:51:40    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    109s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/10 16:51:40    109s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:51:40    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    109s] [ TransformInit          ]      1   0:00:00.1  (  15.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 16:51:40    109s] [ MISC                   ]          0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:51:40    109s] ---------------------------------------------------------------------------------------------
[01/10 16:51:40    109s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 16:51:40    109s] ---------------------------------------------------------------------------------------------
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s] End: GigaOpt Global Optimization
[01/10 16:51:40    109s] *** Timing Is met
[01/10 16:51:40    109s] *** Check timing (0:00:00.0)
[01/10 16:51:40    109s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:51:40    109s] Deleting Lib Analyzer.
[01/10 16:51:40    109s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/10 16:51:40    109s] Info: 7 io nets excluded
[01/10 16:51:40    109s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:51:40    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=2075.0M
[01/10 16:51:40    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=2075.0M
[01/10 16:51:40    109s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/10 16:51:40    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:51:40    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=2132.2M
[01/10 16:51:40    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2132.2M, EPOCH TIME: 1736508100.273720
[01/10 16:51:40    109s] Processing tracks to init pin-track alignment.
[01/10 16:51:40    109s] z: 2, totalTracks: 1
[01/10 16:51:40    109s] z: 4, totalTracks: 1
[01/10 16:51:40    109s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:40    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2132.2M, EPOCH TIME: 1736508100.275798
[01/10 16:51:40    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:40    109s] OPERPROF:     Starting CMU at level 3, MEM:2132.2M, EPOCH TIME: 1736508100.282747
[01/10 16:51:40    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2132.2M, EPOCH TIME: 1736508100.282949
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:40    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2132.2M, EPOCH TIME: 1736508100.283006
[01/10 16:51:40    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2132.2M, EPOCH TIME: 1736508100.283020
[01/10 16:51:40    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2132.2M, EPOCH TIME: 1736508100.283040
[01/10 16:51:40    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2132.2MB).
[01/10 16:51:40    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2132.2M, EPOCH TIME: 1736508100.283074
[01/10 16:51:40    109s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:51:40    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=2132.2M
[01/10 16:51:40    109s] Begin: Area Reclaim Optimization
[01/10 16:51:40    109s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.8/0:24:29.6 (0.1), mem = 2132.2M
[01/10 16:51:40    109s] 
[01/10 16:51:40    109s] Creating Lib Analyzer ...
[01/10 16:51:40    109s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:51:40    109s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/10 16:51:40    109s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:51:40    109s] 
[01/10 16:51:40    110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=2134.2M
[01/10 16:51:40    110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=2134.2M
[01/10 16:51:40    110s] Creating Lib Analyzer, finished. 
[01/10 16:51:40    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.4
[01/10 16:51:40    110s] ### Creating RouteCongInterface, started
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] #optDebug: {0, 1.000}
[01/10 16:51:40    110s] ### Creating RouteCongInterface, finished
[01/10 16:51:40    110s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2134.2M, EPOCH TIME: 1736508100.859150
[01/10 16:51:40    110s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2134.2M, EPOCH TIME: 1736508100.859202
[01/10 16:51:40    110s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.18
[01/10 16:51:40    110s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:40    110s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 16:51:40    110s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:40    110s] |   10.18%|        -|   0.000|   0.000|   0:00:00.0| 2134.2M|
[01/10 16:51:40    110s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
[01/10 16:51:40    110s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:51:40    110s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
[01/10 16:51:40    110s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
[01/10 16:51:40    110s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
[01/10 16:51:40    110s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:51:40    110s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2134.2M|
[01/10 16:51:40    110s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:40    110s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.18
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/10 16:51:40    110s] --------------------------------------------------------------
[01/10 16:51:40    110s] |                                   | Total     | Sequential |
[01/10 16:51:40    110s] --------------------------------------------------------------
[01/10 16:51:40    110s] | Num insts resized                 |       0  |       0    |
[01/10 16:51:40    110s] | Num insts undone                  |       0  |       0    |
[01/10 16:51:40    110s] | Num insts Downsized               |       0  |       0    |
[01/10 16:51:40    110s] | Num insts Samesized               |       0  |       0    |
[01/10 16:51:40    110s] | Num insts Upsized                 |       0  |       0    |
[01/10 16:51:40    110s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 16:51:40    110s] --------------------------------------------------------------
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 16:51:40    110s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
[01/10 16:51:40    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.4
[01/10 16:51:40    110s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:50.4/0:24:30.1 (0.1), mem = 2134.2M
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] =============================================================================================
[01/10 16:51:40    110s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[01/10 16:51:40    110s] =============================================================================================
[01/10 16:51:40    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:40    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:40    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  85.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:51:40    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ OptEval                ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:40    110s] [ MISC                   ]          0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:51:40    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:40    110s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 16:51:40    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] Executing incremental physical updates
[01/10 16:51:40    110s] Executing incremental physical updates
[01/10 16:51:40    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2115.1M, EPOCH TIME: 1736508100.865152
[01/10 16:51:40    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:51:40    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2077.1M, EPOCH TIME: 1736508100.866678
[01/10 16:51:40    110s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:51:40    110s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2077.14M, totSessionCpu=0:01:50).
[01/10 16:51:40    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2077.1M, EPOCH TIME: 1736508100.871452
[01/10 16:51:40    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:40    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2077.1M, EPOCH TIME: 1736508100.878443
[01/10 16:51:40    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] **INFO: Flow update: Design is easy to close.
[01/10 16:51:40    110s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.4/0:24:30.2 (0.1), mem = 2077.1M
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] *** Start incrementalPlace ***
[01/10 16:51:40    110s] User Input Parameters:
[01/10 16:51:40    110s] - Congestion Driven    : On
[01/10 16:51:40    110s] - Timing Driven        : On
[01/10 16:51:40    110s] - Area-Violation Based : On
[01/10 16:51:40    110s] - Start Rollback Level : -5
[01/10 16:51:40    110s] - Legalized            : On
[01/10 16:51:40    110s] - Window Based         : Off
[01/10 16:51:40    110s] - eDen incr mode       : Off
[01/10 16:51:40    110s] - Small incr mode      : Off
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] Effort level <high> specified for reg2reg path_group
[01/10 16:51:40    110s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/10 16:51:40    110s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/10 16:51:40    110s] No Views given, use default active views for adaptive view pruning
[01/10 16:51:40    110s] SKP will enable view:
[01/10 16:51:40    110s]   my_analysis_view_setup
[01/10 16:51:40    110s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2079.1M, EPOCH TIME: 1736508100.910927
[01/10 16:51:40    110s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2079.1M, EPOCH TIME: 1736508100.912802
[01/10 16:51:40    110s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2079.1M, EPOCH TIME: 1736508100.912847
[01/10 16:51:40    110s] Starting Early Global Route congestion estimation: mem = 2079.1M
[01/10 16:51:40    110s] (I)      ======================= Layers =======================
[01/10 16:51:40    110s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:40    110s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[01/10 16:51:40    110s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:40    110s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[01/10 16:51:40    110s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[01/10 16:51:40    110s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[01/10 16:51:40    110s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[01/10 16:51:40    110s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[01/10 16:51:40    110s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[01/10 16:51:40    110s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[01/10 16:51:40    110s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:40    110s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[01/10 16:51:40    110s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[01/10 16:51:40    110s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:40    110s] (I)      Started Import and model ( Curr Mem: 2079.14 MB )
[01/10 16:51:40    110s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:40    110s] (I)      == Non-default Options ==
[01/10 16:51:40    110s] (I)      Maximum routing layer                              : 4
[01/10 16:51:40    110s] (I)      Number of threads                                  : 1
[01/10 16:51:40    110s] (I)      Use non-blocking free Dbs wires                    : false
[01/10 16:51:40    110s] (I)      Method to set GCell size                           : row
[01/10 16:51:40    110s] (I)      Counted 495 PG shapes. We will not process PG shapes layer by layer.
[01/10 16:51:40    110s] (I)      Use row-based GCell size
[01/10 16:51:40    110s] (I)      Use row-based GCell align
[01/10 16:51:40    110s] (I)      layer 0 area = 202000
[01/10 16:51:40    110s] (I)      layer 1 area = 202000
[01/10 16:51:40    110s] (I)      layer 2 area = 202000
[01/10 16:51:40    110s] (I)      layer 3 area = 562000
[01/10 16:51:40    110s] (I)      GCell unit size   : 5600
[01/10 16:51:40    110s] (I)      GCell multiplier  : 1
[01/10 16:51:40    110s] (I)      GCell row height  : 5600
[01/10 16:51:40    110s] (I)      Actual row height : 5600
[01/10 16:51:40    110s] (I)      GCell align ref   : 270000 270000
[01/10 16:51:40    110s] [NR-eGR] Track table information for default rule: 
[01/10 16:51:40    110s] [NR-eGR] M1 has single uniform track structure
[01/10 16:51:40    110s] [NR-eGR] M2 has single uniform track structure
[01/10 16:51:40    110s] [NR-eGR] M3 has single uniform track structure
[01/10 16:51:40    110s] [NR-eGR] TOP_M has single uniform track structure
[01/10 16:51:40    110s] (I)      ============== Default via ===============
[01/10 16:51:40    110s] (I)      +---+------------------+-----------------+
[01/10 16:51:40    110s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/10 16:51:40    110s] (I)      +---+------------------+-----------------+
[01/10 16:51:40    110s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[01/10 16:51:40    110s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[01/10 16:51:40    110s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[01/10 16:51:40    110s] (I)      +---+------------------+-----------------+
[01/10 16:51:40    110s] [NR-eGR] Read 540 PG shapes
[01/10 16:51:40    110s] [NR-eGR] Read 0 clock shapes
[01/10 16:51:40    110s] [NR-eGR] Read 0 other shapes
[01/10 16:51:40    110s] [NR-eGR] #Routing Blockages  : 0
[01/10 16:51:40    110s] [NR-eGR] #Instance Blockages : 895
[01/10 16:51:40    110s] [NR-eGR] #PG Blockages       : 540
[01/10 16:51:40    110s] [NR-eGR] #Halo Blockages     : 0
[01/10 16:51:40    110s] [NR-eGR] #Boundary Blockages : 0
[01/10 16:51:40    110s] [NR-eGR] #Clock Blockages    : 0
[01/10 16:51:40    110s] [NR-eGR] #Other Blockages    : 0
[01/10 16:51:40    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 16:51:40    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 16:51:40    110s] [NR-eGR] Read 71 nets ( ignored 0 )
[01/10 16:51:40    110s] (I)      early_global_route_priority property id does not exist.
[01/10 16:51:40    110s] (I)      Read Num Blocks=1435  Num Prerouted Wires=0  Num CS=0
[01/10 16:51:40    110s] (I)      Layer 1 (V) : #blockages 473 : #preroutes 0
[01/10 16:51:40    110s] (I)      Layer 2 (H) : #blockages 643 : #preroutes 0
[01/10 16:51:40    110s] (I)      Layer 3 (V) : #blockages 319 : #preroutes 0
[01/10 16:51:40    110s] (I)      Number of ignored nets                =      0
[01/10 16:51:40    110s] (I)      Number of connected nets              =      0
[01/10 16:51:40    110s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 16:51:40    110s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 16:51:40    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 16:51:40    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 16:51:40    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 16:51:40    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 16:51:40    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 16:51:40    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 16:51:40    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 16:51:40    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 16:51:40    110s] (I)      Ndr track 0 does not exist
[01/10 16:51:40    110s] (I)      ---------------------Grid Graph Info--------------------
[01/10 16:51:40    110s] (I)      Routing area        : (0, 0) - (775000, 775000)
[01/10 16:51:40    110s] (I)      Core area           : (270000, 270000) - (505000, 505000)
[01/10 16:51:40    110s] (I)      Site width          :   560  (dbu)
[01/10 16:51:40    110s] (I)      Row height          :  5600  (dbu)
[01/10 16:51:40    110s] (I)      GCell row height    :  5600  (dbu)
[01/10 16:51:40    110s] (I)      GCell width         :  5600  (dbu)
[01/10 16:51:40    110s] (I)      GCell height        :  5600  (dbu)
[01/10 16:51:40    110s] (I)      Grid                :   139   139     4
[01/10 16:51:40    110s] (I)      Layer numbers       :     1     2     3     4
[01/10 16:51:40    110s] (I)      Vertical capacity   :     0  5600     0  5600
[01/10 16:51:40    110s] (I)      Horizontal capacity :     0     0  5600     0
[01/10 16:51:40    110s] (I)      Default wire width  :   230   280   280   440
[01/10 16:51:40    110s] (I)      Default wire space  :   230   280   280   460
[01/10 16:51:40    110s] (I)      Default wire pitch  :   460   560   560   900
[01/10 16:51:40    110s] (I)      Default pitch size  :   460   560   560  1120
[01/10 16:51:40    110s] (I)      First track coord   :   640   360   640  1480
[01/10 16:51:40    110s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/10 16:51:40    110s] (I)      Total num of tracks :  1383  1384  1383   691
[01/10 16:51:40    110s] (I)      Num of masks        :     1     1     1     1
[01/10 16:51:40    110s] (I)      Num of trim masks   :     0     0     0     0
[01/10 16:51:40    110s] (I)      --------------------------------------------------------
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] [NR-eGR] ============ Routing rule table ============
[01/10 16:51:40    110s] [NR-eGR] Rule id: 0  Nets: 71
[01/10 16:51:40    110s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 16:51:40    110s] (I)                    Layer    2    3     4 
[01/10 16:51:40    110s] (I)                    Pitch  560  560  1120 
[01/10 16:51:40    110s] (I)             #Used tracks    1    1     1 
[01/10 16:51:40    110s] (I)       #Fully used tracks    1    1     1 
[01/10 16:51:40    110s] [NR-eGR] ========================================
[01/10 16:51:40    110s] [NR-eGR] 
[01/10 16:51:40    110s] (I)      =============== Blocked Tracks ===============
[01/10 16:51:40    110s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:40    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 16:51:40    110s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:40    110s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 16:51:40    110s] (I)      |     2 |  192376 |   170939 |        88.86% |
[01/10 16:51:40    110s] (I)      |     3 |  192237 |   171837 |        89.39% |
[01/10 16:51:40    110s] (I)      |     4 |   96049 |    85803 |        89.33% |
[01/10 16:51:40    110s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:40    110s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2080.14 MB )
[01/10 16:51:40    110s] (I)      Reset routing kernel
[01/10 16:51:40    110s] (I)      Started Global Routing ( Curr Mem: 2080.14 MB )
[01/10 16:51:40    110s] (I)      totalPins=273  totalGlobalPin=259 (94.87%)
[01/10 16:51:40    110s] (I)      total 2D Cap : 55895 = (21478 H, 34417 V)
[01/10 16:51:40    110s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [2, 4]
[01/10 16:51:40    110s] (I)      
[01/10 16:51:40    110s] (I)      ============  Phase 1a Route ============
[01/10 16:51:40    110s] (I)      Usage: 492 = (248 H, 244 V) = (1.15% H, 0.71% V) = (1.389e+03um H, 1.366e+03um V)
[01/10 16:51:40    110s] (I)      
[01/10 16:51:40    110s] (I)      ============  Phase 1b Route ============
[01/10 16:51:40    110s] (I)      Usage: 492 = (248 H, 244 V) = (1.15% H, 0.71% V) = (1.389e+03um H, 1.366e+03um V)
[01/10 16:51:40    110s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.755200e+03um
[01/10 16:51:40    110s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[01/10 16:51:40    110s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 16:51:40    110s] (I)      
[01/10 16:51:40    110s] (I)      ============  Phase 1c Route ============
[01/10 16:51:40    110s] (I)      Usage: 492 = (248 H, 244 V) = (1.15% H, 0.71% V) = (1.389e+03um H, 1.366e+03um V)
[01/10 16:51:40    110s] (I)      
[01/10 16:51:40    110s] (I)      ============  Phase 1d Route ============
[01/10 16:51:40    110s] (I)      Usage: 492 = (248 H, 244 V) = (1.15% H, 0.71% V) = (1.389e+03um H, 1.366e+03um V)
[01/10 16:51:40    110s] (I)      
[01/10 16:51:40    110s] (I)      ============  Phase 1e Route ============
[01/10 16:51:40    110s] (I)      Usage: 492 = (248 H, 244 V) = (1.15% H, 0.71% V) = (1.389e+03um H, 1.366e+03um V)
[01/10 16:51:40    110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.755200e+03um
[01/10 16:51:40    110s] (I)      
[01/10 16:51:40    110s] (I)      ============  Phase 1l Route ============
[01/10 16:51:40    110s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 16:51:40    110s] (I)      Layer  2:      22835       333         0      167100       24720    (87.11%) 
[01/10 16:51:40    110s] (I)      Layer  3:      20722       245         0      166630       25190    (86.87%) 
[01/10 16:51:40    110s] (I)      Layer  4:      10387         0         0       84675       11235    (88.29%) 
[01/10 16:51:40    110s] (I)      Total:         53944       578         0      418405       61145    (87.25%) 
[01/10 16:51:40    110s] (I)      
[01/10 16:51:40    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 16:51:40    110s] [NR-eGR]                        OverCon            
[01/10 16:51:40    110s] [NR-eGR]                         #Gcell     %Gcell
[01/10 16:51:40    110s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 16:51:40    110s] [NR-eGR] ----------------------------------------------
[01/10 16:51:40    110s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:40    110s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:40    110s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:40    110s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:40    110s] [NR-eGR] ----------------------------------------------
[01/10 16:51:40    110s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 16:51:40    110s] [NR-eGR] 
[01/10 16:51:40    110s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2080.14 MB )
[01/10 16:51:40    110s] (I)      total 2D Cap : 56157 = (21546 H, 34611 V)
[01/10 16:51:40    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 16:51:40    110s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2080.1M
[01/10 16:51:40    110s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.012, REAL:0.012, MEM:2080.1M, EPOCH TIME: 1736508100.924424
[01/10 16:51:40    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:2080.1M, EPOCH TIME: 1736508100.924440
[01/10 16:51:40    110s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:40    110s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 16:51:40    110s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:40    110s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 16:51:40    110s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:40    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 16:51:40    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 16:51:40    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2080.1M, EPOCH TIME: 1736508100.924804
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] === incrementalPlace Internal Loop 1 ===
[01/10 16:51:40    110s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/10 16:51:40    110s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/10 16:51:40    110s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/10 16:51:40    110s] OPERPROF: Starting IPInitSPData at level 1, MEM:2080.1M, EPOCH TIME: 1736508100.925093
[01/10 16:51:40    110s] Processing tracks to init pin-track alignment.
[01/10 16:51:40    110s] z: 2, totalTracks: 1
[01/10 16:51:40    110s] z: 4, totalTracks: 1
[01/10 16:51:40    110s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:40    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2080.1M, EPOCH TIME: 1736508100.927167
[01/10 16:51:40    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:40    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2080.1M, EPOCH TIME: 1736508100.934293
[01/10 16:51:40    110s] OPERPROF:   Starting post-place ADS at level 2, MEM:2080.1M, EPOCH TIME: 1736508100.934320
[01/10 16:51:40    110s] ADSU 0.102 -> 0.102. site 17179.000 -> 17179.000. GS 44.800
[01/10 16:51:40    110s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2080.1M, EPOCH TIME: 1736508100.934786
[01/10 16:51:40    110s] OPERPROF:   Starting spMPad at level 2, MEM:2080.1M, EPOCH TIME: 1736508100.934875
[01/10 16:51:40    110s] OPERPROF:     Starting spContextMPad at level 3, MEM:2080.1M, EPOCH TIME: 1736508100.934893
[01/10 16:51:40    110s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2080.1M, EPOCH TIME: 1736508100.934904
[01/10 16:51:40    110s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2080.1M, EPOCH TIME: 1736508100.935019
[01/10 16:51:40    110s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2080.1M, EPOCH TIME: 1736508100.935123
[01/10 16:51:40    110s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2080.1M, EPOCH TIME: 1736508100.935144
[01/10 16:51:40    110s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2080.1M, EPOCH TIME: 1736508100.935162
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] [spp] 0
[01/10 16:51:40    110s] [adp] 0:1:1:3
[01/10 16:51:40    110s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2080.1M, EPOCH TIME: 1736508100.935210
[01/10 16:51:40    110s] SP #FI/SF FL/PI 0/0 130/0
[01/10 16:51:40    110s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.010, MEM:2080.1M, EPOCH TIME: 1736508100.935235
[01/10 16:51:40    110s] PP off. flexM 0
[01/10 16:51:40    110s] OPERPROF: Starting CDPad at level 1, MEM:2080.1M, EPOCH TIME: 1736508100.935375
[01/10 16:51:40    110s] 3DP is on.
[01/10 16:51:40    110s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/10 16:51:40    110s] design sh 0.094. rd 0.200
[01/10 16:51:40    110s] design sh 0.094. rd 0.200
[01/10 16:51:40    110s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/10 16:51:40    110s] design sh 0.094. rd 0.200
[01/10 16:51:40    110s] CDPadU 0.206 -> 0.112. R=0.102, N=130, GS=5.600
[01/10 16:51:40    110s] OPERPROF: Finished CDPad at level 1, CPU:0.004, REAL:0.004, MEM:2080.1M, EPOCH TIME: 1736508100.939087
[01/10 16:51:40    110s] OPERPROF: Starting InitSKP at level 1, MEM:2080.1M, EPOCH TIME: 1736508100.939105
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[01/10 16:51:40    110s] OPERPROF: Finished InitSKP at level 1, CPU:0.009, REAL:0.009, MEM:2081.2M, EPOCH TIME: 1736508100.948031
[01/10 16:51:40    110s] NP #FI/FS/SF FL/PI: 0/48/0 130/0
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] 
[01/10 16:51:40    110s] AB Est...
[01/10 16:51:40    110s] OPERPROF: Starting npPlace at level 1, MEM:2081.2M, EPOCH TIME: 1736508100.948528
[01/10 16:51:40    110s] OPERPROF: Finished npPlace at level 1, CPU:0.002, REAL:0.001, MEM:2082.6M, EPOCH TIME: 1736508100.950028
[01/10 16:51:40    110s] Iteration  4: Skipped, with CDP Off
[01/10 16:51:40    110s] OPERPROF: Starting npPlace at level 1, MEM:2082.6M, EPOCH TIME: 1736508100.950485
[01/10 16:51:40    110s] Iteration  5: Total net bbox = 1.363e+03 (6.76e+02 6.87e+02)
[01/10 16:51:40    110s]               Est.  stn bbox = 2.368e+03 (1.21e+03 1.15e+03)
[01/10 16:51:40    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.1M
[01/10 16:51:40    110s] OPERPROF: Finished npPlace at level 1, CPU:0.016, REAL:0.016, MEM:2054.1M, EPOCH TIME: 1736508100.966712
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] NP #FI/FS/SF FL/PI: 0/48/0 130/0
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] OPERPROF: Starting npPlace at level 1, MEM:2054.1M, EPOCH TIME: 1736508100.967617
[01/10 16:51:40    110s] Iteration  6: Total net bbox = 1.327e+03 (6.60e+02 6.67e+02)
[01/10 16:51:40    110s]               Est.  stn bbox = 2.337e+03 (1.20e+03 1.13e+03)
[01/10 16:51:40    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.1M
[01/10 16:51:40    110s] OPERPROF: Finished npPlace at level 1, CPU:0.011, REAL:0.010, MEM:2054.1M, EPOCH TIME: 1736508100.978114
[01/10 16:51:40    110s] Legalizing MH Cells... 0 / 0 (level 4)
[01/10 16:51:40    110s] No instances found in the vector
[01/10 16:51:40    110s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2054.1M, DRC: 0)
[01/10 16:51:40    110s] 0 (out of 0) MH cells were successfully legalized.
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] NP #FI/FS/SF FL/PI: 0/48/0 130/0
[01/10 16:51:40    110s] no activity file in design. spp won't run.
[01/10 16:51:40    110s] OPERPROF: Starting npPlace at level 1, MEM:2054.1M, EPOCH TIME: 1736508100.978971
[01/10 16:51:41    110s] Iteration  7: Total net bbox = 1.303e+03 (6.50e+02 6.53e+02)
[01/10 16:51:41    110s]               Est.  stn bbox = 2.320e+03 (1.20e+03 1.12e+03)
[01/10 16:51:41    110s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2054.1M
[01/10 16:51:41    110s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.030, MEM:2054.1M, EPOCH TIME: 1736508101.008636
[01/10 16:51:41    110s] Legalizing MH Cells... 0 / 0 (level 5)
[01/10 16:51:41    110s] No instances found in the vector
[01/10 16:51:41    110s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2054.1M, DRC: 0)
[01/10 16:51:41    110s] 0 (out of 0) MH cells were successfully legalized.
[01/10 16:51:41    110s] no activity file in design. spp won't run.
[01/10 16:51:41    110s] NP #FI/FS/SF FL/PI: 0/48/0 130/0
[01/10 16:51:41    110s] no activity file in design. spp won't run.
[01/10 16:51:41    110s] OPERPROF: Starting npPlace at level 1, MEM:2054.1M, EPOCH TIME: 1736508101.009528
[01/10 16:51:41    110s] Iteration  8: Total net bbox = 1.742e+03 (8.06e+02 9.36e+02)
[01/10 16:51:41    110s]               Est.  stn bbox = 2.757e+03 (1.36e+03 1.40e+03)
[01/10 16:51:41    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.1M
[01/10 16:51:41    110s] OPERPROF: Finished npPlace at level 1, CPU:0.041, REAL:0.040, MEM:2054.1M, EPOCH TIME: 1736508101.049675
[01/10 16:51:41    110s] Legalizing MH Cells... 0 / 0 (level 6)
[01/10 16:51:41    110s] No instances found in the vector
[01/10 16:51:41    110s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2054.1M, DRC: 0)
[01/10 16:51:41    110s] 0 (out of 0) MH cells were successfully legalized.
[01/10 16:51:41    110s] no activity file in design. spp won't run.
[01/10 16:51:41    110s] NP #FI/FS/SF FL/PI: 0/48/0 130/0
[01/10 16:51:41    110s] no activity file in design. spp won't run.
[01/10 16:51:41    110s] OPERPROF: Starting npPlace at level 1, MEM:2054.1M, EPOCH TIME: 1736508101.050566
[01/10 16:51:41    110s] GP RA stats: MHOnly 0 nrInst 130 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/10 16:51:41    110s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2054.1M, EPOCH TIME: 1736508101.089143
[01/10 16:51:41    110s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.089196
[01/10 16:51:41    110s] Iteration  9: Total net bbox = 1.742e+03 (8.20e+02 9.22e+02)
[01/10 16:51:41    110s]               Est.  stn bbox = 2.763e+03 (1.38e+03 1.38e+03)
[01/10 16:51:41    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.1M
[01/10 16:51:41    110s] OPERPROF: Finished npPlace at level 1, CPU:0.039, REAL:0.039, MEM:2054.1M, EPOCH TIME: 1736508101.089388
[01/10 16:51:41    110s] Legalizing MH Cells... 0 / 0 (level 7)
[01/10 16:51:41    110s] No instances found in the vector
[01/10 16:51:41    110s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2054.1M, DRC: 0)
[01/10 16:51:41    110s] 0 (out of 0) MH cells were successfully legalized.
[01/10 16:51:41    110s] Move report: Timing Driven Placement moves 130 insts, mean move: 14.65 um, max move: 51.53 um 
[01/10 16:51:41    110s] 	Max move on inst (datapath_validate_reg): (452.56, 432.40) --> (492.89, 421.20)
[01/10 16:51:41    110s] no activity file in design. spp won't run.
[01/10 16:51:41    110s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2054.1M, EPOCH TIME: 1736508101.090208
[01/10 16:51:41    110s] Saved padding area to DB
[01/10 16:51:41    110s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2054.1M, EPOCH TIME: 1736508101.090261
[01/10 16:51:41    110s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.090386
[01/10 16:51:41    110s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2054.1M, EPOCH TIME: 1736508101.090501
[01/10 16:51:41    110s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 16:51:41    110s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.090574
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2054.1M, EPOCH TIME: 1736508101.091442
[01/10 16:51:41    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.091728
[01/10 16:51:41    110s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.002, REAL:0.002, MEM:2054.1M, EPOCH TIME: 1736508101.092629
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] Finished Incremental Placement (cpu=0:00:00.2, real=0:00:01.0, mem=2054.1M)
[01/10 16:51:41    110s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/10 16:51:41    110s] Type 'man IMPSP-9025' for more detail.
[01/10 16:51:41    110s] CongRepair sets shifter mode to gplace
[01/10 16:51:41    110s] TDRefine: refinePlace mode is spiral
[01/10 16:51:41    110s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2054.1M, EPOCH TIME: 1736508101.093717
[01/10 16:51:41    110s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2054.1M, EPOCH TIME: 1736508101.093754
[01/10 16:51:41    110s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2054.1M, EPOCH TIME: 1736508101.093785
[01/10 16:51:41    110s] Processing tracks to init pin-track alignment.
[01/10 16:51:41    110s] z: 2, totalTracks: 1
[01/10 16:51:41    110s] z: 4, totalTracks: 1
[01/10 16:51:41    110s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:41    110s] All LLGs are deleted
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2054.1M, EPOCH TIME: 1736508101.096336
[01/10 16:51:41    110s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.096603
[01/10 16:51:41    110s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2054.1M, EPOCH TIME: 1736508101.096667
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2054.1M, EPOCH TIME: 1736508101.096758
[01/10 16:51:41    110s] Max number of tech site patterns supported in site array is 256.
[01/10 16:51:41    110s] Core basic site is CoreSite
[01/10 16:51:41    110s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2054.1M, EPOCH TIME: 1736508101.107244
[01/10 16:51:41    110s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:51:41    110s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:51:41    110s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.107399
[01/10 16:51:41    110s] Fast DP-INIT is on for default
[01/10 16:51:41    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:51:41    110s] Atter site array init, number of instance map data is 0.
[01/10 16:51:41    110s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.012, REAL:0.012, MEM:2054.1M, EPOCH TIME: 1736508101.109018
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    110s] OPERPROF:         Starting CMU at level 5, MEM:2054.1M, EPOCH TIME: 1736508101.109236
[01/10 16:51:41    110s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.109507
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:41    110s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2054.1M, EPOCH TIME: 1736508101.109587
[01/10 16:51:41    110s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2054.1M, EPOCH TIME: 1736508101.109635
[01/10 16:51:41    110s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.109685
[01/10 16:51:41    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2054.1MB).
[01/10 16:51:41    110s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.016, REAL:0.016, MEM:2054.1M, EPOCH TIME: 1736508101.109729
[01/10 16:51:41    110s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.016, REAL:0.016, MEM:2054.1M, EPOCH TIME: 1736508101.109740
[01/10 16:51:41    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37031.2
[01/10 16:51:41    110s] OPERPROF:   Starting RefinePlace at level 2, MEM:2054.1M, EPOCH TIME: 1736508101.109759
[01/10 16:51:41    110s] *** Starting refinePlace (0:01:51 mem=2054.1M) ***
[01/10 16:51:41    110s] Total net bbox length = 1.932e+03 (9.904e+02 9.416e+02) (ext = 5.357e+02)
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    110s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 16:51:41    110s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    110s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    110s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2054.1M, EPOCH TIME: 1736508101.111176
[01/10 16:51:41    110s] Starting refinePlace ...
[01/10 16:51:41    110s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    110s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    110s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2054.1M, EPOCH TIME: 1736508101.112331
[01/10 16:51:41    110s] DDP initSite1 nrRow 41 nrJob 41
[01/10 16:51:41    110s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2054.1M, EPOCH TIME: 1736508101.112356
[01/10 16:51:41    110s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.112375
[01/10 16:51:41    110s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2054.1M, EPOCH TIME: 1736508101.112390
[01/10 16:51:41    110s] DDP markSite nrRow 41 nrJob 41
[01/10 16:51:41    110s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.112424
[01/10 16:51:41    110s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.112436
[01/10 16:51:41    110s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/10 16:51:41    110s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2054.1M, EPOCH TIME: 1736508101.112815
[01/10 16:51:41    110s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2054.1M, EPOCH TIME: 1736508101.112828
[01/10 16:51:41    110s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.112966
[01/10 16:51:41    110s] ** Cut row section cpu time 0:00:00.0.
[01/10 16:51:41    110s]  ** Cut row section real time 0:00:00.0.
[01/10 16:51:41    110s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.112985
[01/10 16:51:41    110s]   Spread Effort: high, pre-route mode, useDDP on.
[01/10 16:51:41    110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2054.1MB) @(0:01:51 - 0:01:51).
[01/10 16:51:41    110s] Move report: preRPlace moves 130 insts, mean move: 0.25 um, max move: 1.25 um 
[01/10 16:51:41    110s] 	Max move on inst (g24021): (270.06, 392.01) --> (270.00, 393.20)
[01/10 16:51:41    110s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: inv0d0
[01/10 16:51:41    110s] wireLenOptFixPriorityInst 0 inst fixed
[01/10 16:51:41    110s] Placement tweakage begins.
[01/10 16:51:41    110s] wire length = 2.973e+03
[01/10 16:51:41    110s] wire length = 2.716e+03
[01/10 16:51:41    110s] Placement tweakage ends.
[01/10 16:51:41    110s] Move report: tweak moves 4 insts, mean move: 10.92 um, max move: 14.00 um 
[01/10 16:51:41    110s] 	Max move on inst (g23822__1881): (424.00, 326.00) --> (438.00, 326.00)
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/10 16:51:41    110s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/10 16:51:41    110s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:51:41    110s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:51:41    110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2054.1MB) @(0:01:51 - 0:01:51).
[01/10 16:51:41    110s] Move report: Detail placement moves 130 insts, mean move: 0.58 um, max move: 14.11 um 
[01/10 16:51:41    110s] 	Max move on inst (g23822__1881): (424.24, 326.35) --> (438.00, 326.00)
[01/10 16:51:41    110s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2054.1MB
[01/10 16:51:41    110s] Statistics of distance of Instance movement in refine placement:
[01/10 16:51:41    110s]   maximum (X+Y) =        14.11 um
[01/10 16:51:41    110s]   inst (g23822__1881) with max move: (424.238, 326.349) -> (438, 326)
[01/10 16:51:41    110s]   mean    (X+Y) =         0.58 um
[01/10 16:51:41    110s] Summary Report:
[01/10 16:51:41    110s] Instances move: 130 (out of 130 movable)
[01/10 16:51:41    110s] Instances flipped: 0
[01/10 16:51:41    110s] Mean displacement: 0.58 um
[01/10 16:51:41    110s] Max displacement: 14.11 um (Instance: g23822__1881) (424.238, 326.349) -> (438, 326)
[01/10 16:51:41    110s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mx02d1
[01/10 16:51:41    110s] Total instances moved : 130
[01/10 16:51:41    110s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.007, REAL:0.007, MEM:2054.1M, EPOCH TIME: 1736508101.117958
[01/10 16:51:41    110s] Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
[01/10 16:51:41    110s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2054.1MB
[01/10 16:51:41    110s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2054.1MB) @(0:01:51 - 0:01:51).
[01/10 16:51:41    110s] *** Finished refinePlace (0:01:51 mem=2054.1M) ***
[01/10 16:51:41    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37031.2
[01/10 16:51:41    110s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.008, REAL:0.008, MEM:2054.1M, EPOCH TIME: 1736508101.118070
[01/10 16:51:41    110s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2054.1M, EPOCH TIME: 1736508101.118085
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2054.1M, EPOCH TIME: 1736508101.119578
[01/10 16:51:41    110s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.026, REAL:0.026, MEM:2054.1M, EPOCH TIME: 1736508101.119613
[01/10 16:51:41    110s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/10 16:51:41    110s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/10 16:51:41    110s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2054.1M, EPOCH TIME: 1736508101.119928
[01/10 16:51:41    110s] Starting Early Global Route congestion estimation: mem = 2054.1M
[01/10 16:51:41    110s] (I)      ======================= Layers =======================
[01/10 16:51:41    110s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:41    110s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[01/10 16:51:41    110s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:41    110s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[01/10 16:51:41    110s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[01/10 16:51:41    110s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[01/10 16:51:41    110s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[01/10 16:51:41    110s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[01/10 16:51:41    110s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[01/10 16:51:41    110s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[01/10 16:51:41    110s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:41    110s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[01/10 16:51:41    110s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[01/10 16:51:41    110s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:41    110s] (I)      Started Import and model ( Curr Mem: 2054.07 MB )
[01/10 16:51:41    110s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    110s] (I)      == Non-default Options ==
[01/10 16:51:41    110s] (I)      Maximum routing layer                              : 4
[01/10 16:51:41    110s] (I)      Number of threads                                  : 1
[01/10 16:51:41    110s] (I)      Use non-blocking free Dbs wires                    : false
[01/10 16:51:41    110s] (I)      Method to set GCell size                           : row
[01/10 16:51:41    110s] (I)      Counted 495 PG shapes. We will not process PG shapes layer by layer.
[01/10 16:51:41    110s] (I)      Use row-based GCell size
[01/10 16:51:41    110s] (I)      Use row-based GCell align
[01/10 16:51:41    110s] (I)      layer 0 area = 202000
[01/10 16:51:41    110s] (I)      layer 1 area = 202000
[01/10 16:51:41    110s] (I)      layer 2 area = 202000
[01/10 16:51:41    110s] (I)      layer 3 area = 562000
[01/10 16:51:41    110s] (I)      GCell unit size   : 5600
[01/10 16:51:41    110s] (I)      GCell multiplier  : 1
[01/10 16:51:41    110s] (I)      GCell row height  : 5600
[01/10 16:51:41    110s] (I)      Actual row height : 5600
[01/10 16:51:41    110s] (I)      GCell align ref   : 270000 270000
[01/10 16:51:41    110s] [NR-eGR] Track table information for default rule: 
[01/10 16:51:41    110s] [NR-eGR] M1 has single uniform track structure
[01/10 16:51:41    110s] [NR-eGR] M2 has single uniform track structure
[01/10 16:51:41    110s] [NR-eGR] M3 has single uniform track structure
[01/10 16:51:41    110s] [NR-eGR] TOP_M has single uniform track structure
[01/10 16:51:41    110s] (I)      ============== Default via ===============
[01/10 16:51:41    110s] (I)      +---+------------------+-----------------+
[01/10 16:51:41    110s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/10 16:51:41    110s] (I)      +---+------------------+-----------------+
[01/10 16:51:41    110s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[01/10 16:51:41    110s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[01/10 16:51:41    110s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[01/10 16:51:41    110s] (I)      +---+------------------+-----------------+
[01/10 16:51:41    110s] [NR-eGR] Read 540 PG shapes
[01/10 16:51:41    110s] [NR-eGR] Read 0 clock shapes
[01/10 16:51:41    110s] [NR-eGR] Read 0 other shapes
[01/10 16:51:41    110s] [NR-eGR] #Routing Blockages  : 0
[01/10 16:51:41    110s] [NR-eGR] #Instance Blockages : 895
[01/10 16:51:41    110s] [NR-eGR] #PG Blockages       : 540
[01/10 16:51:41    110s] [NR-eGR] #Halo Blockages     : 0
[01/10 16:51:41    110s] [NR-eGR] #Boundary Blockages : 0
[01/10 16:51:41    110s] [NR-eGR] #Clock Blockages    : 0
[01/10 16:51:41    110s] [NR-eGR] #Other Blockages    : 0
[01/10 16:51:41    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 16:51:41    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 16:51:41    110s] [NR-eGR] Read 71 nets ( ignored 0 )
[01/10 16:51:41    110s] (I)      early_global_route_priority property id does not exist.
[01/10 16:51:41    110s] (I)      Read Num Blocks=1435  Num Prerouted Wires=0  Num CS=0
[01/10 16:51:41    110s] (I)      Layer 1 (V) : #blockages 473 : #preroutes 0
[01/10 16:51:41    110s] (I)      Layer 2 (H) : #blockages 643 : #preroutes 0
[01/10 16:51:41    110s] (I)      Layer 3 (V) : #blockages 319 : #preroutes 0
[01/10 16:51:41    110s] (I)      Number of ignored nets                =      0
[01/10 16:51:41    110s] (I)      Number of connected nets              =      0
[01/10 16:51:41    110s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 16:51:41    110s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 16:51:41    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 16:51:41    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 16:51:41    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 16:51:41    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 16:51:41    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 16:51:41    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 16:51:41    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 16:51:41    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 16:51:41    110s] (I)      Ndr track 0 does not exist
[01/10 16:51:41    110s] (I)      ---------------------Grid Graph Info--------------------
[01/10 16:51:41    110s] (I)      Routing area        : (0, 0) - (775000, 775000)
[01/10 16:51:41    110s] (I)      Core area           : (270000, 270000) - (505000, 505000)
[01/10 16:51:41    110s] (I)      Site width          :   560  (dbu)
[01/10 16:51:41    110s] (I)      Row height          :  5600  (dbu)
[01/10 16:51:41    110s] (I)      GCell row height    :  5600  (dbu)
[01/10 16:51:41    110s] (I)      GCell width         :  5600  (dbu)
[01/10 16:51:41    110s] (I)      GCell height        :  5600  (dbu)
[01/10 16:51:41    110s] (I)      Grid                :   139   139     4
[01/10 16:51:41    110s] (I)      Layer numbers       :     1     2     3     4
[01/10 16:51:41    110s] (I)      Vertical capacity   :     0  5600     0  5600
[01/10 16:51:41    110s] (I)      Horizontal capacity :     0     0  5600     0
[01/10 16:51:41    110s] (I)      Default wire width  :   230   280   280   440
[01/10 16:51:41    110s] (I)      Default wire space  :   230   280   280   460
[01/10 16:51:41    110s] (I)      Default wire pitch  :   460   560   560   900
[01/10 16:51:41    110s] (I)      Default pitch size  :   460   560   560  1120
[01/10 16:51:41    110s] (I)      First track coord   :   640   360   640  1480
[01/10 16:51:41    110s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/10 16:51:41    110s] (I)      Total num of tracks :  1383  1384  1383   691
[01/10 16:51:41    110s] (I)      Num of masks        :     1     1     1     1
[01/10 16:51:41    110s] (I)      Num of trim masks   :     0     0     0     0
[01/10 16:51:41    110s] (I)      --------------------------------------------------------
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] [NR-eGR] ============ Routing rule table ============
[01/10 16:51:41    110s] [NR-eGR] Rule id: 0  Nets: 71
[01/10 16:51:41    110s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 16:51:41    110s] (I)                    Layer    2    3     4 
[01/10 16:51:41    110s] (I)                    Pitch  560  560  1120 
[01/10 16:51:41    110s] (I)             #Used tracks    1    1     1 
[01/10 16:51:41    110s] (I)       #Fully used tracks    1    1     1 
[01/10 16:51:41    110s] [NR-eGR] ========================================
[01/10 16:51:41    110s] [NR-eGR] 
[01/10 16:51:41    110s] (I)      =============== Blocked Tracks ===============
[01/10 16:51:41    110s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:41    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 16:51:41    110s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:41    110s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 16:51:41    110s] (I)      |     2 |  192376 |   170939 |        88.86% |
[01/10 16:51:41    110s] (I)      |     3 |  192237 |   171837 |        89.39% |
[01/10 16:51:41    110s] (I)      |     4 |   96049 |    85803 |        89.33% |
[01/10 16:51:41    110s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:41    110s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2054.07 MB )
[01/10 16:51:41    110s] (I)      Reset routing kernel
[01/10 16:51:41    110s] (I)      Started Global Routing ( Curr Mem: 2054.07 MB )
[01/10 16:51:41    110s] (I)      totalPins=273  totalGlobalPin=264 (96.70%)
[01/10 16:51:41    110s] (I)      total 2D Cap : 55895 = (21478 H, 34417 V)
[01/10 16:51:41    110s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [2, 4]
[01/10 16:51:41    110s] (I)      
[01/10 16:51:41    110s] (I)      ============  Phase 1a Route ============
[01/10 16:51:41    110s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    110s] (I)      
[01/10 16:51:41    110s] (I)      ============  Phase 1b Route ============
[01/10 16:51:41    110s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    110s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.620800e+03um
[01/10 16:51:41    110s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[01/10 16:51:41    110s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 16:51:41    110s] (I)      
[01/10 16:51:41    110s] (I)      ============  Phase 1c Route ============
[01/10 16:51:41    110s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    110s] (I)      
[01/10 16:51:41    110s] (I)      ============  Phase 1d Route ============
[01/10 16:51:41    110s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    110s] (I)      
[01/10 16:51:41    110s] (I)      ============  Phase 1e Route ============
[01/10 16:51:41    110s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.620800e+03um
[01/10 16:51:41    110s] (I)      
[01/10 16:51:41    110s] (I)      ============  Phase 1l Route ============
[01/10 16:51:41    110s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 16:51:41    110s] (I)      Layer  2:      22835       308         0      167100       24720    (87.11%) 
[01/10 16:51:41    110s] (I)      Layer  3:      20722       229         0      166630       25190    (86.87%) 
[01/10 16:51:41    110s] (I)      Layer  4:      10387         0         0       84675       11235    (88.29%) 
[01/10 16:51:41    110s] (I)      Total:         53944       537         0      418405       61145    (87.25%) 
[01/10 16:51:41    110s] (I)      
[01/10 16:51:41    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 16:51:41    110s] [NR-eGR]                        OverCon            
[01/10 16:51:41    110s] [NR-eGR]                         #Gcell     %Gcell
[01/10 16:51:41    110s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 16:51:41    110s] [NR-eGR] ----------------------------------------------
[01/10 16:51:41    110s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    110s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    110s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    110s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    110s] [NR-eGR] ----------------------------------------------
[01/10 16:51:41    110s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    110s] [NR-eGR] 
[01/10 16:51:41    110s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2054.07 MB )
[01/10 16:51:41    110s] (I)      total 2D Cap : 56157 = (21546 H, 34611 V)
[01/10 16:51:41    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 16:51:41    110s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2054.1M
[01/10 16:51:41    110s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.011, REAL:0.011, MEM:2054.1M, EPOCH TIME: 1736508101.131379
[01/10 16:51:41    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:2054.1M, EPOCH TIME: 1736508101.131393
[01/10 16:51:41    110s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    110s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 16:51:41    110s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    110s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 16:51:41    110s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 16:51:41    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 16:51:41    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.131763
[01/10 16:51:41    110s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2054.1M, EPOCH TIME: 1736508101.131787
[01/10 16:51:41    110s] Starting Early Global Route wiring: mem = 2054.1M
[01/10 16:51:41    110s] (I)      ============= Track Assignment ============
[01/10 16:51:41    110s] (I)      Started Track Assignment (1T) ( Curr Mem: 2054.07 MB )
[01/10 16:51:41    110s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[01/10 16:51:41    110s] (I)      Run Multi-thread track assignment
[01/10 16:51:41    110s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2054.07 MB )
[01/10 16:51:41    110s] (I)      Started Export ( Curr Mem: 2054.07 MB )
[01/10 16:51:41    110s] [NR-eGR]                Length (um)  Vias 
[01/10 16:51:41    110s] [NR-eGR] ---------------------------------
[01/10 16:51:41    110s] [NR-eGR]  M1     (1H)             0   262 
[01/10 16:51:41    110s] [NR-eGR]  M2     (2V)          1349   372 
[01/10 16:51:41    110s] [NR-eGR]  M3     (3H)          1324     6 
[01/10 16:51:41    110s] [NR-eGR]  TOP_M  (4V)             4     0 
[01/10 16:51:41    110s] [NR-eGR] ---------------------------------
[01/10 16:51:41    110s] [NR-eGR]         Total         2677   640 
[01/10 16:51:41    110s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:51:41    110s] [NR-eGR] Total half perimeter of net bounding box: 1748um
[01/10 16:51:41    110s] [NR-eGR] Total length: 2677um, number of vias: 640
[01/10 16:51:41    110s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:51:41    110s] [NR-eGR] Total eGR-routed clock nets wire length: 848um, number of vias: 173
[01/10 16:51:41    110s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:51:41    110s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2054.07 MB )
[01/10 16:51:41    110s] Early Global Route wiring runtime: 0.00 seconds, mem = 2054.1M
[01/10 16:51:41    110s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.003, REAL:0.003, MEM:2054.1M, EPOCH TIME: 1736508101.134983
[01/10 16:51:41    110s] 0 delay mode for cte disabled.
[01/10 16:51:41    110s] SKP cleared!
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:01.0)***
[01/10 16:51:41    110s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2054.1M, EPOCH TIME: 1736508101.142534
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] All LLGs are deleted
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2054.1M, EPOCH TIME: 1736508101.142613
[01/10 16:51:41    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.142636
[01/10 16:51:41    110s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2054.1M, EPOCH TIME: 1736508101.142833
[01/10 16:51:41    110s] Start to check current routing status for nets...
[01/10 16:51:41    110s] All nets are already routed correctly.
[01/10 16:51:41    110s] End to check current routing status for nets (mem=2054.1M)
[01/10 16:51:41    110s] Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'preRoute' .
[01/10 16:51:41    110s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 16:51:41    110s] Type 'man IMPEXT-3530' for more detail.
[01/10 16:51:41    110s] PreRoute RC Extraction called for design luhn_top_module.
[01/10 16:51:41    110s] RC Extraction called in multi-corner(1) mode.
[01/10 16:51:41    110s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 16:51:41    110s] Type 'man IMPEXT-6197' for more detail.
[01/10 16:51:41    110s] RCMode: PreRoute
[01/10 16:51:41    110s]       RC Corner Indexes            0   
[01/10 16:51:41    110s] Capacitance Scaling Factor   : 1.00000 
[01/10 16:51:41    110s] Resistance Scaling Factor    : 1.00000 
[01/10 16:51:41    110s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 16:51:41    110s] Clock Res. Scaling Factor    : 1.00000 
[01/10 16:51:41    110s] Shrink Factor                : 1.00000
[01/10 16:51:41    110s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] Trim Metal Layers:
[01/10 16:51:41    110s] LayerId::1 widthSet size::1
[01/10 16:51:41    110s] LayerId::2 widthSet size::1
[01/10 16:51:41    110s] LayerId::3 widthSet size::1
[01/10 16:51:41    110s] LayerId::4 widthSet size::1
[01/10 16:51:41    110s] Updating RC grid for preRoute extraction ...
[01/10 16:51:41    110s] eee: pegSigSF::1.070000
[01/10 16:51:41    110s] Initializing multi-corner resistance tables ...
[01/10 16:51:41    110s] eee: l::1 avDens::0.121001 usedTrk::195.450714 availTrk::1615.286940 sigTrk::195.450714
[01/10 16:51:41    110s] eee: l::2 avDens::0.037761 usedTrk::41.675982 availTrk::1103.673673 sigTrk::41.675982
[01/10 16:51:41    110s] eee: l::3 avDens::0.021825 usedTrk::49.915358 availTrk::2287.055337 sigTrk::49.915358
[01/10 16:51:41    110s] eee: l::4 avDens::0.027235 usedTrk::45.785357 availTrk::1681.114739 sigTrk::45.785357
[01/10 16:51:41    110s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.496062 aWlH=0.000000 lMod=0 pMax=0.894400 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:51:41    110s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2054.074M)
[01/10 16:51:41    110s] Compute RC Scale Done ...
[01/10 16:51:41    110s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1788.4M, totSessionCpu=0:01:51 **
[01/10 16:51:41    110s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:51:41    110s] #################################################################################
[01/10 16:51:41    110s] # Design Stage: PreRoute
[01/10 16:51:41    110s] # Design Name: luhn_top_module
[01/10 16:51:41    110s] # Design Mode: 90nm
[01/10 16:51:41    110s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:51:41    110s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:51:41    110s] # Signoff Settings: SI Off 
[01/10 16:51:41    110s] #################################################################################
[01/10 16:51:41    110s] Calculate delays in BcWc mode...
[01/10 16:51:41    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 2061.7M, InitMEM = 2061.7M)
[01/10 16:51:41    110s] Start delay calculation (fullDC) (1 T). (MEM=2061.7)
[01/10 16:51:41    110s] End AAE Lib Interpolated Model. (MEM=2073.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:51:41    110s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:51:41    110s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:51:41    110s] Total number of fetched objects 79
[01/10 16:51:41    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:51:41    110s] End delay calculation. (MEM=2095.18 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:51:41    110s] End delay calculation (fullDC). (MEM=2095.18 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:51:41    110s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2095.2M) ***
[01/10 16:51:41    110s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:50.8/0:24:30.6 (0.1), mem = 2095.2M
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] =============================================================================================
[01/10 16:51:41    110s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[01/10 16:51:41    110s] =============================================================================================
[01/10 16:51:41    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:41    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ ExtractRC              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ TimingUpdate           ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ FullDelayCalc          ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    0.6
[01/10 16:51:41    110s] [ MISC                   ]          0:00:00.4  (  90.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 16:51:41    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    110s]  IncrReplace #1 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 16:51:41    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] *** Timing Is met
[01/10 16:51:41    110s] *** Check timing (0:00:00.0)
[01/10 16:51:41    110s] *** Timing Is met
[01/10 16:51:41    110s] *** Check timing (0:00:00.0)
[01/10 16:51:41    110s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/10 16:51:41    110s] Info: 7 io nets excluded
[01/10 16:51:41    110s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:51:41    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=2111.2M
[01/10 16:51:41    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=2111.2M
[01/10 16:51:41    110s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:51:41    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=2130.3M
[01/10 16:51:41    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:2130.3M, EPOCH TIME: 1736508101.328987
[01/10 16:51:41    110s] Processing tracks to init pin-track alignment.
[01/10 16:51:41    110s] z: 2, totalTracks: 1
[01/10 16:51:41    110s] z: 4, totalTracks: 1
[01/10 16:51:41    110s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:41    110s] All LLGs are deleted
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2130.3M, EPOCH TIME: 1736508101.331132
[01/10 16:51:41    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2130.3M, EPOCH TIME: 1736508101.331350
[01/10 16:51:41    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2130.3M, EPOCH TIME: 1736508101.331392
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2130.3M, EPOCH TIME: 1736508101.331459
[01/10 16:51:41    110s] Max number of tech site patterns supported in site array is 256.
[01/10 16:51:41    110s] Core basic site is CoreSite
[01/10 16:51:41    110s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2130.3M, EPOCH TIME: 1736508101.337519
[01/10 16:51:41    110s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:51:41    110s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:51:41    110s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2130.3M, EPOCH TIME: 1736508101.337620
[01/10 16:51:41    110s] Fast DP-INIT is on for default
[01/10 16:51:41    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:51:41    110s] Atter site array init, number of instance map data is 0.
[01/10 16:51:41    110s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2130.3M, EPOCH TIME: 1736508101.338777
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    110s] OPERPROF:     Starting CMU at level 3, MEM:2130.3M, EPOCH TIME: 1736508101.338907
[01/10 16:51:41    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2130.3M, EPOCH TIME: 1736508101.339102
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:41    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2130.3M, EPOCH TIME: 1736508101.339158
[01/10 16:51:41    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2130.3M, EPOCH TIME: 1736508101.339171
[01/10 16:51:41    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2130.3M, EPOCH TIME: 1736508101.339184
[01/10 16:51:41    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2130.3MB).
[01/10 16:51:41    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2130.3M, EPOCH TIME: 1736508101.339219
[01/10 16:51:41    110s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:51:41    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:51 mem=2130.3M
[01/10 16:51:41    110s] Begin: Area Reclaim Optimization
[01/10 16:51:41    110s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.9/0:24:30.6 (0.1), mem = 2130.3M
[01/10 16:51:41    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.5
[01/10 16:51:41    110s] ### Creating RouteCongInterface, started
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] #optDebug: {0, 1.000}
[01/10 16:51:41    110s] ### Creating RouteCongInterface, finished
[01/10 16:51:41    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=2130.3M
[01/10 16:51:41    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=2130.3M
[01/10 16:51:41    110s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2130.3M, EPOCH TIME: 1736508101.416581
[01/10 16:51:41    110s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2130.3M, EPOCH TIME: 1736508101.416671
[01/10 16:51:41    110s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.18
[01/10 16:51:41    110s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:41    110s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 16:51:41    110s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:41    110s] |   10.18%|        -|   0.000|   0.000|   0:00:00.0| 2146.3M|
[01/10 16:51:41    110s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:51:41    110s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2146.3M|
[01/10 16:51:41    110s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:51:41    110s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:41    110s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.18
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/10 16:51:41    110s] --------------------------------------------------------------
[01/10 16:51:41    110s] |                                   | Total     | Sequential |
[01/10 16:51:41    110s] --------------------------------------------------------------
[01/10 16:51:41    110s] | Num insts resized                 |       0  |       0    |
[01/10 16:51:41    110s] | Num insts undone                  |       0  |       0    |
[01/10 16:51:41    110s] | Num insts Downsized               |       0  |       0    |
[01/10 16:51:41    110s] | Num insts Samesized               |       0  |       0    |
[01/10 16:51:41    110s] | Num insts Upsized                 |       0  |       0    |
[01/10 16:51:41    110s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 16:51:41    110s] --------------------------------------------------------------
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 16:51:41    110s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[01/10 16:51:41    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.5
[01/10 16:51:41    110s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:51.0/0:24:30.7 (0.1), mem = 2146.3M
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] =============================================================================================
[01/10 16:51:41    110s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[01/10 16:51:41    110s] =============================================================================================
[01/10 16:51:41    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:41    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ OptimizationStep       ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ OptEval                ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    110s] [ MISC                   ]          0:00:00.1  (  94.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:51:41    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    110s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:51:41    110s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2127.2M, EPOCH TIME: 1736508101.420517
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2080.2M, EPOCH TIME: 1736508101.422160
[01/10 16:51:41    110s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:51:41    110s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2080.18M, totSessionCpu=0:01:51).
[01/10 16:51:41    110s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/10 16:51:41    110s] Info: 7 io nets excluded
[01/10 16:51:41    110s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:51:41    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=2080.2M
[01/10 16:51:41    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=2080.2M
[01/10 16:51:41    110s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:51:41    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=2137.4M
[01/10 16:51:41    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:2137.4M, EPOCH TIME: 1736508101.424078
[01/10 16:51:41    110s] Processing tracks to init pin-track alignment.
[01/10 16:51:41    110s] z: 2, totalTracks: 1
[01/10 16:51:41    110s] z: 4, totalTracks: 1
[01/10 16:51:41    110s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:41    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2137.4M, EPOCH TIME: 1736508101.426040
[01/10 16:51:41    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    110s] OPERPROF:     Starting CMU at level 3, MEM:2137.4M, EPOCH TIME: 1736508101.432914
[01/10 16:51:41    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2137.4M, EPOCH TIME: 1736508101.433120
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:41    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2137.4M, EPOCH TIME: 1736508101.433173
[01/10 16:51:41    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2137.4M, EPOCH TIME: 1736508101.433186
[01/10 16:51:41    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2137.4M, EPOCH TIME: 1736508101.433204
[01/10 16:51:41    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2137.4MB).
[01/10 16:51:41    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2137.4M, EPOCH TIME: 1736508101.433238
[01/10 16:51:41    110s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:51:41    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:51 mem=2137.4M
[01/10 16:51:41    110s] Begin: Area Reclaim Optimization
[01/10 16:51:41    110s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:51.0/0:24:30.7 (0.1), mem = 2137.4M
[01/10 16:51:41    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.6
[01/10 16:51:41    110s] ### Creating RouteCongInterface, started
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:51:41    110s] 
[01/10 16:51:41    110s] #optDebug: {0, 1.000}
[01/10 16:51:41    110s] ### Creating RouteCongInterface, finished
[01/10 16:51:41    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=2137.4M
[01/10 16:51:41    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=2137.4M
[01/10 16:51:41    111s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2137.4M, EPOCH TIME: 1736508101.509009
[01/10 16:51:41    111s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2137.4M, EPOCH TIME: 1736508101.509075
[01/10 16:51:41    111s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.18
[01/10 16:51:41    111s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:41    111s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 16:51:41    111s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:41    111s] |   10.18%|        -|   0.000|   0.000|   0:00:00.0| 2137.4M|
[01/10 16:51:41    111s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:51:41    111s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2138.4M|
[01/10 16:51:41    111s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2138.4M|
[01/10 16:51:41    111s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2138.4M|
[01/10 16:51:41    111s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:51:41    111s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[01/10 16:51:41    111s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2138.4M|
[01/10 16:51:41    111s] +---------+---------+--------+--------+------------+--------+
[01/10 16:51:41    111s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.18
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/10 16:51:41    111s] --------------------------------------------------------------
[01/10 16:51:41    111s] |                                   | Total     | Sequential |
[01/10 16:51:41    111s] --------------------------------------------------------------
[01/10 16:51:41    111s] | Num insts resized                 |       0  |       0    |
[01/10 16:51:41    111s] | Num insts undone                  |       0  |       0    |
[01/10 16:51:41    111s] | Num insts Downsized               |       0  |       0    |
[01/10 16:51:41    111s] | Num insts Samesized               |       0  |       0    |
[01/10 16:51:41    111s] | Num insts Upsized                 |       0  |       0    |
[01/10 16:51:41    111s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 16:51:41    111s] --------------------------------------------------------------
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 16:51:41    111s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[01/10 16:51:41    111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2138.4M, EPOCH TIME: 1736508101.514193
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2138.4M, EPOCH TIME: 1736508101.515668
[01/10 16:51:41    111s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2138.4M, EPOCH TIME: 1736508101.516106
[01/10 16:51:41    111s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2138.4M, EPOCH TIME: 1736508101.516142
[01/10 16:51:41    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2138.4M, EPOCH TIME: 1736508101.517879
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    111s] OPERPROF:       Starting CMU at level 4, MEM:2138.4M, EPOCH TIME: 1736508101.524796
[01/10 16:51:41    111s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2138.4M, EPOCH TIME: 1736508101.525019
[01/10 16:51:41    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2138.4M, EPOCH TIME: 1736508101.525075
[01/10 16:51:41    111s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2138.4M, EPOCH TIME: 1736508101.525090
[01/10 16:51:41    111s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2138.4M, EPOCH TIME: 1736508101.525104
[01/10 16:51:41    111s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2138.4M, EPOCH TIME: 1736508101.525127
[01/10 16:51:41    111s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2138.4M, EPOCH TIME: 1736508101.525158
[01/10 16:51:41    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.009, REAL:0.009, MEM:2138.4M, EPOCH TIME: 1736508101.525180
[01/10 16:51:41    111s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.009, REAL:0.009, MEM:2138.4M, EPOCH TIME: 1736508101.525192
[01/10 16:51:41    111s] TDRefine: refinePlace mode is spiral
[01/10 16:51:41    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37031.3
[01/10 16:51:41    111s] OPERPROF: Starting RefinePlace at level 1, MEM:2138.4M, EPOCH TIME: 1736508101.525220
[01/10 16:51:41    111s] *** Starting refinePlace (0:01:51 mem=2138.4M) ***
[01/10 16:51:41    111s] Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    111s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 16:51:41    111s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    111s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    111s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2138.4M, EPOCH TIME: 1736508101.526545
[01/10 16:51:41    111s] Starting refinePlace ...
[01/10 16:51:41    111s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    111s] One DDP V2 for no tweak run.
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/10 16:51:41    111s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/10 16:51:41    111s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:51:41    111s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:51:41    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2138.4MB) @(0:01:51 - 0:01:51).
[01/10 16:51:41    111s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 16:51:41    111s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2138.4MB
[01/10 16:51:41    111s] Statistics of distance of Instance movement in refine placement:
[01/10 16:51:41    111s]   maximum (X+Y) =         0.00 um
[01/10 16:51:41    111s]   mean    (X+Y) =         0.00 um
[01/10 16:51:41    111s] Summary Report:
[01/10 16:51:41    111s] Instances move: 0 (out of 130 movable)
[01/10 16:51:41    111s] Instances flipped: 0
[01/10 16:51:41    111s] Mean displacement: 0.00 um
[01/10 16:51:41    111s] Max displacement: 0.00 um 
[01/10 16:51:41    111s] Total instances moved : 0
[01/10 16:51:41    111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:2138.4M, EPOCH TIME: 1736508101.528471
[01/10 16:51:41    111s] Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
[01/10 16:51:41    111s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2138.4MB
[01/10 16:51:41    111s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2138.4MB) @(0:01:51 - 0:01:51).
[01/10 16:51:41    111s] *** Finished refinePlace (0:01:51 mem=2138.4M) ***
[01/10 16:51:41    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37031.3
[01/10 16:51:41    111s] OPERPROF: Finished RefinePlace at level 1, CPU:0.003, REAL:0.003, MEM:2138.4M, EPOCH TIME: 1736508101.528581
[01/10 16:51:41    111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2138.4M, EPOCH TIME: 1736508101.528962
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2138.4M, EPOCH TIME: 1736508101.530286
[01/10 16:51:41    111s] *** maximum move = 0.00 um ***
[01/10 16:51:41    111s] *** Finished re-routing un-routed nets (2138.4M) ***
[01/10 16:51:41    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:2138.4M, EPOCH TIME: 1736508101.530948
[01/10 16:51:41    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2138.4M, EPOCH TIME: 1736508101.532674
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    111s] OPERPROF:     Starting CMU at level 3, MEM:2138.4M, EPOCH TIME: 1736508101.539546
[01/10 16:51:41    111s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2138.4M, EPOCH TIME: 1736508101.539772
[01/10 16:51:41    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2138.4M, EPOCH TIME: 1736508101.539835
[01/10 16:51:41    111s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2138.4M, EPOCH TIME: 1736508101.539850
[01/10 16:51:41    111s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2138.4M, EPOCH TIME: 1736508101.539864
[01/10 16:51:41    111s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2138.4M, EPOCH TIME: 1736508101.539886
[01/10 16:51:41    111s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2138.4M, EPOCH TIME: 1736508101.539917
[01/10 16:51:41    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2138.4M, EPOCH TIME: 1736508101.539939
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2138.4M) ***
[01/10 16:51:41    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.6
[01/10 16:51:41    111s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:51.1/0:24:30.8 (0.1), mem = 2138.4M
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] =============================================================================================
[01/10 16:51:41    111s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.15-s110_1
[01/10 16:51:41    111s] =============================================================================================
[01/10 16:51:41    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:41    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    111s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptimizationStep       ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptEval                ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ RefinePlace            ]      1   0:00:00.0  (  25.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 16:51:41    111s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ MISC                   ]          0:00:00.1  (  69.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 16:51:41    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    111s]  AreaOpt #3 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:51:41    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2119.3M, EPOCH TIME: 1736508101.541374
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2081.3M, EPOCH TIME: 1736508101.542824
[01/10 16:51:41    111s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:51:41    111s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2081.34M, totSessionCpu=0:01:51).
[01/10 16:51:41    111s] **INFO: Flow update: Design timing is met.
[01/10 16:51:41    111s] Begin: GigaOpt postEco DRV Optimization
[01/10 16:51:41    111s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/10 16:51:41    111s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:51.1/0:24:30.8 (0.1), mem = 2081.3M
[01/10 16:51:41    111s] Info: 7 io nets excluded
[01/10 16:51:41    111s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:51:41    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.7
[01/10 16:51:41    111s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:51:41    111s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=2081.3M
[01/10 16:51:41    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:2081.3M, EPOCH TIME: 1736508101.553494
[01/10 16:51:41    111s] Processing tracks to init pin-track alignment.
[01/10 16:51:41    111s] z: 2, totalTracks: 1
[01/10 16:51:41    111s] z: 4, totalTracks: 1
[01/10 16:51:41    111s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:51:41    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2081.3M, EPOCH TIME: 1736508101.555414
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    111s] OPERPROF:     Starting CMU at level 3, MEM:2081.3M, EPOCH TIME: 1736508101.562301
[01/10 16:51:41    111s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2081.3M, EPOCH TIME: 1736508101.562509
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:51:41    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2081.3M, EPOCH TIME: 1736508101.562568
[01/10 16:51:41    111s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2081.3M, EPOCH TIME: 1736508101.562582
[01/10 16:51:41    111s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2081.3M, EPOCH TIME: 1736508101.562595
[01/10 16:51:41    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2081.3MB).
[01/10 16:51:41    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2081.3M, EPOCH TIME: 1736508101.562635
[01/10 16:51:41    111s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:51:41    111s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:51 mem=2081.3M
[01/10 16:51:41    111s] ### Creating RouteCongInterface, started
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] #optDebug: {0, 1.000}
[01/10 16:51:41    111s] ### Creating RouteCongInterface, finished
[01/10 16:51:41    111s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=2081.3M
[01/10 16:51:41    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=2081.3M
[01/10 16:51:41    111s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 16:51:41    111s] [GPS-DRV] maxDensity (design): 0.95
[01/10 16:51:41    111s] [GPS-DRV] maxLocalDensity: 0.98
[01/10 16:51:41    111s] [GPS-DRV] All active and enabled setup views
[01/10 16:51:41    111s] [GPS-DRV]     my_analysis_view_setup
[01/10 16:51:41    111s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 16:51:41    111s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 16:51:41    111s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/10 16:51:41    111s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/10 16:51:41    111s] [GPS-DRV] timing-driven DRV settings
[01/10 16:51:41    111s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 16:51:41    111s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2138.6M, EPOCH TIME: 1736508101.637360
[01/10 16:51:41    111s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2138.6M, EPOCH TIME: 1736508101.637396
[01/10 16:51:41    111s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:51:41    111s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/10 16:51:41    111s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:51:41    111s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 16:51:41    111s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:51:41    111s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 16:51:41    111s] |     0|     0|     0.00|     1|     1|    -3.12|     1|     1|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%|          |         |
[01/10 16:51:41    111s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 16:51:41    111s] |     0|     0|     0.00|     1|     1|    -3.12|     1|     1|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%| 0:00:00.0|  2138.6M|
[01/10 16:51:41    111s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] ###############################################################################
[01/10 16:51:41    111s] #
[01/10 16:51:41    111s] #  Large fanout net report:  
[01/10 16:51:41    111s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[01/10 16:51:41    111s] #     - current density: 10.18
[01/10 16:51:41    111s] #
[01/10 16:51:41    111s] #  List of high fanout nets:
[01/10 16:51:41    111s] #
[01/10 16:51:41    111s] ###############################################################################
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] =======================================================================
[01/10 16:51:41    111s]                 Reasons for remaining drv violations
[01/10 16:51:41    111s] =======================================================================
[01/10 16:51:41    111s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] MultiBuffering failure reasons
[01/10 16:51:41    111s] ------------------------------------------------
[01/10 16:51:41    111s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2138.6M) ***
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] Total-nets :: 71, Stn-nets :: 0, ratio :: 0 %, Total-len 2662.57, Stn-len 0
[01/10 16:51:41    111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2119.5M, EPOCH TIME: 1736508101.639590
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2081.5M, EPOCH TIME: 1736508101.641072
[01/10 16:51:41    111s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:51:41    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.7
[01/10 16:51:41    111s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:51.2/0:24:30.9 (0.1), mem = 2081.5M
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] =============================================================================================
[01/10 16:51:41    111s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[01/10 16:51:41    111s] =============================================================================================
[01/10 16:51:41    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:41    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    111s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:41    111s] [ MISC                   ]          0:00:00.1  (  85.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:51:41    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    111s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:51:41    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] End: GigaOpt postEco DRV Optimization
[01/10 16:51:41    111s] **INFO: Flow update: Design timing is met.
[01/10 16:51:41    111s] **INFO: Skipping refine place as no non-legal commits were detected
[01/10 16:51:41    111s] **INFO: Flow update: Design timing is met.
[01/10 16:51:41    111s] **INFO: Flow update: Design timing is met.
[01/10 16:51:41    111s] **INFO: Flow update: Design timing is met.
[01/10 16:51:41    111s] Register exp ratio and priority group on 0 nets on 79 nets : 
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] Active setup views:
[01/10 16:51:41    111s]  my_analysis_view_setup
[01/10 16:51:41    111s]   Dominating endpoints: 0
[01/10 16:51:41    111s]   Dominating TNS: -0.000
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'preRoute' .
[01/10 16:51:41    111s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 16:51:41    111s] Type 'man IMPEXT-3530' for more detail.
[01/10 16:51:41    111s] PreRoute RC Extraction called for design luhn_top_module.
[01/10 16:51:41    111s] RC Extraction called in multi-corner(1) mode.
[01/10 16:51:41    111s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 16:51:41    111s] Type 'man IMPEXT-6197' for more detail.
[01/10 16:51:41    111s] RCMode: PreRoute
[01/10 16:51:41    111s]       RC Corner Indexes            0   
[01/10 16:51:41    111s] Capacitance Scaling Factor   : 1.00000 
[01/10 16:51:41    111s] Resistance Scaling Factor    : 1.00000 
[01/10 16:51:41    111s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 16:51:41    111s] Clock Res. Scaling Factor    : 1.00000 
[01/10 16:51:41    111s] Shrink Factor                : 1.00000
[01/10 16:51:41    111s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 16:51:41    111s] RC Grid backup saved.
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] Trim Metal Layers:
[01/10 16:51:41    111s] LayerId::1 widthSet size::1
[01/10 16:51:41    111s] LayerId::2 widthSet size::1
[01/10 16:51:41    111s] LayerId::3 widthSet size::1
[01/10 16:51:41    111s] LayerId::4 widthSet size::1
[01/10 16:51:41    111s] Skipped RC grid update for preRoute extraction.
[01/10 16:51:41    111s] eee: pegSigSF::1.070000
[01/10 16:51:41    111s] Initializing multi-corner resistance tables ...
[01/10 16:51:41    111s] eee: l::1 avDens::0.121001 usedTrk::195.450714 availTrk::1615.286940 sigTrk::195.450714
[01/10 16:51:41    111s] eee: l::2 avDens::0.037761 usedTrk::41.675982 availTrk::1103.673673 sigTrk::41.675982
[01/10 16:51:41    111s] eee: l::3 avDens::0.021825 usedTrk::49.915358 availTrk::2287.055337 sigTrk::49.915358
[01/10 16:51:41    111s] eee: l::4 avDens::0.027235 usedTrk::45.785357 availTrk::1681.114739 sigTrk::45.785357
[01/10 16:51:41    111s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.894400 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:51:41    111s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2110.133M)
[01/10 16:51:41    111s] Skewing Data Summary (End_of_FINAL)
[01/10 16:51:41    111s] --------------------------------------------------
[01/10 16:51:41    111s]  Total skewed count:0
[01/10 16:51:41    111s] --------------------------------------------------
[01/10 16:51:41    111s] Starting delay calculation for Setup views
[01/10 16:51:41    111s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:51:41    111s] #################################################################################
[01/10 16:51:41    111s] # Design Stage: PreRoute
[01/10 16:51:41    111s] # Design Name: luhn_top_module
[01/10 16:51:41    111s] # Design Mode: 90nm
[01/10 16:51:41    111s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:51:41    111s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:51:41    111s] # Signoff Settings: SI Off 
[01/10 16:51:41    111s] #################################################################################
[01/10 16:51:41    111s] Calculate delays in BcWc mode...
[01/10 16:51:41    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 2108.1M, InitMEM = 2108.1M)
[01/10 16:51:41    111s] Start delay calculation (fullDC) (1 T). (MEM=2108.13)
[01/10 16:51:41    111s] End AAE Lib Interpolated Model. (MEM=2119.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:51:41    111s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:51:41    111s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:51:41    111s] Total number of fetched objects 79
[01/10 16:51:41    111s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:51:41    111s] End delay calculation. (MEM=2106.73 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:51:41    111s] End delay calculation (fullDC). (MEM=2106.73 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:51:41    111s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2106.7M) ***
[01/10 16:51:41    111s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:51 mem=2106.7M)
[01/10 16:51:41    111s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2106.73 MB )
[01/10 16:51:41    111s] (I)      ======================= Layers =======================
[01/10 16:51:41    111s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:41    111s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[01/10 16:51:41    111s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:41    111s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[01/10 16:51:41    111s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[01/10 16:51:41    111s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[01/10 16:51:41    111s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[01/10 16:51:41    111s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[01/10 16:51:41    111s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[01/10 16:51:41    111s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[01/10 16:51:41    111s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:41    111s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[01/10 16:51:41    111s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[01/10 16:51:41    111s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:51:41    111s] (I)      Started Import and model ( Curr Mem: 2106.73 MB )
[01/10 16:51:41    111s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:51:41    111s] (I)      == Non-default Options ==
[01/10 16:51:41    111s] (I)      Build term to term wires                           : false
[01/10 16:51:41    111s] (I)      Maximum routing layer                              : 4
[01/10 16:51:41    111s] (I)      Number of threads                                  : 1
[01/10 16:51:41    111s] (I)      Method to set GCell size                           : row
[01/10 16:51:41    111s] (I)      Counted 495 PG shapes. We will not process PG shapes layer by layer.
[01/10 16:51:41    111s] (I)      Use row-based GCell size
[01/10 16:51:41    111s] (I)      Use row-based GCell align
[01/10 16:51:41    111s] (I)      layer 0 area = 202000
[01/10 16:51:41    111s] (I)      layer 1 area = 202000
[01/10 16:51:41    111s] (I)      layer 2 area = 202000
[01/10 16:51:41    111s] (I)      layer 3 area = 562000
[01/10 16:51:41    111s] (I)      GCell unit size   : 5600
[01/10 16:51:41    111s] (I)      GCell multiplier  : 1
[01/10 16:51:41    111s] (I)      GCell row height  : 5600
[01/10 16:51:41    111s] (I)      Actual row height : 5600
[01/10 16:51:41    111s] (I)      GCell align ref   : 270000 270000
[01/10 16:51:41    111s] [NR-eGR] Track table information for default rule: 
[01/10 16:51:41    111s] [NR-eGR] M1 has single uniform track structure
[01/10 16:51:41    111s] [NR-eGR] M2 has single uniform track structure
[01/10 16:51:41    111s] [NR-eGR] M3 has single uniform track structure
[01/10 16:51:41    111s] [NR-eGR] TOP_M has single uniform track structure
[01/10 16:51:41    111s] (I)      ============== Default via ===============
[01/10 16:51:41    111s] (I)      +---+------------------+-----------------+
[01/10 16:51:41    111s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/10 16:51:41    111s] (I)      +---+------------------+-----------------+
[01/10 16:51:41    111s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[01/10 16:51:41    111s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[01/10 16:51:41    111s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[01/10 16:51:41    111s] (I)      +---+------------------+-----------------+
[01/10 16:51:41    111s] [NR-eGR] Read 540 PG shapes
[01/10 16:51:41    111s] [NR-eGR] Read 0 clock shapes
[01/10 16:51:41    111s] [NR-eGR] Read 0 other shapes
[01/10 16:51:41    111s] [NR-eGR] #Routing Blockages  : 0
[01/10 16:51:41    111s] [NR-eGR] #Instance Blockages : 895
[01/10 16:51:41    111s] [NR-eGR] #PG Blockages       : 540
[01/10 16:51:41    111s] [NR-eGR] #Halo Blockages     : 0
[01/10 16:51:41    111s] [NR-eGR] #Boundary Blockages : 0
[01/10 16:51:41    111s] [NR-eGR] #Clock Blockages    : 0
[01/10 16:51:41    111s] [NR-eGR] #Other Blockages    : 0
[01/10 16:51:41    111s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 16:51:41    111s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 16:51:41    111s] [NR-eGR] Read 71 nets ( ignored 0 )
[01/10 16:51:41    111s] (I)      early_global_route_priority property id does not exist.
[01/10 16:51:41    111s] (I)      Read Num Blocks=1435  Num Prerouted Wires=0  Num CS=0
[01/10 16:51:41    111s] (I)      Layer 1 (V) : #blockages 473 : #preroutes 0
[01/10 16:51:41    111s] (I)      Layer 2 (H) : #blockages 643 : #preroutes 0
[01/10 16:51:41    111s] (I)      Layer 3 (V) : #blockages 319 : #preroutes 0
[01/10 16:51:41    111s] (I)      Number of ignored nets                =      0
[01/10 16:51:41    111s] (I)      Number of connected nets              =      0
[01/10 16:51:41    111s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 16:51:41    111s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 16:51:41    111s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 16:51:41    111s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 16:51:41    111s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 16:51:41    111s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 16:51:41    111s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 16:51:41    111s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 16:51:41    111s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 16:51:41    111s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 16:51:41    111s] (I)      Ndr track 0 does not exist
[01/10 16:51:41    111s] (I)      ---------------------Grid Graph Info--------------------
[01/10 16:51:41    111s] (I)      Routing area        : (0, 0) - (775000, 775000)
[01/10 16:51:41    111s] (I)      Core area           : (270000, 270000) - (505000, 505000)
[01/10 16:51:41    111s] (I)      Site width          :   560  (dbu)
[01/10 16:51:41    111s] (I)      Row height          :  5600  (dbu)
[01/10 16:51:41    111s] (I)      GCell row height    :  5600  (dbu)
[01/10 16:51:41    111s] (I)      GCell width         :  5600  (dbu)
[01/10 16:51:41    111s] (I)      GCell height        :  5600  (dbu)
[01/10 16:51:41    111s] (I)      Grid                :   139   139     4
[01/10 16:51:41    111s] (I)      Layer numbers       :     1     2     3     4
[01/10 16:51:41    111s] (I)      Vertical capacity   :     0  5600     0  5600
[01/10 16:51:41    111s] (I)      Horizontal capacity :     0     0  5600     0
[01/10 16:51:41    111s] (I)      Default wire width  :   230   280   280   440
[01/10 16:51:41    111s] (I)      Default wire space  :   230   280   280   460
[01/10 16:51:41    111s] (I)      Default wire pitch  :   460   560   560   900
[01/10 16:51:41    111s] (I)      Default pitch size  :   460   560   560  1120
[01/10 16:51:41    111s] (I)      First track coord   :   640   360   640  1480
[01/10 16:51:41    111s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/10 16:51:41    111s] (I)      Total num of tracks :  1383  1384  1383   691
[01/10 16:51:41    111s] (I)      Num of masks        :     1     1     1     1
[01/10 16:51:41    111s] (I)      Num of trim masks   :     0     0     0     0
[01/10 16:51:41    111s] (I)      --------------------------------------------------------
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s] [NR-eGR] ============ Routing rule table ============
[01/10 16:51:41    111s] [NR-eGR] Rule id: 0  Nets: 71
[01/10 16:51:41    111s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 16:51:41    111s] (I)                    Layer    2    3     4 
[01/10 16:51:41    111s] (I)                    Pitch  560  560  1120 
[01/10 16:51:41    111s] (I)             #Used tracks    1    1     1 
[01/10 16:51:41    111s] (I)       #Fully used tracks    1    1     1 
[01/10 16:51:41    111s] [NR-eGR] ========================================
[01/10 16:51:41    111s] [NR-eGR] 
[01/10 16:51:41    111s] (I)      =============== Blocked Tracks ===============
[01/10 16:51:41    111s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:41    111s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 16:51:41    111s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:41    111s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 16:51:41    111s] (I)      |     2 |  192376 |   170939 |        88.86% |
[01/10 16:51:41    111s] (I)      |     3 |  192237 |   171837 |        89.39% |
[01/10 16:51:41    111s] (I)      |     4 |   96049 |    85803 |        89.33% |
[01/10 16:51:41    111s] (I)      +-------+---------+----------+---------------+
[01/10 16:51:41    111s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2106.73 MB )
[01/10 16:51:41    111s] (I)      Reset routing kernel
[01/10 16:51:41    111s] (I)      Started Global Routing ( Curr Mem: 2106.73 MB )
[01/10 16:51:41    111s] (I)      totalPins=273  totalGlobalPin=264 (96.70%)
[01/10 16:51:41    111s] (I)      total 2D Cap : 55895 = (21478 H, 34417 V)
[01/10 16:51:41    111s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [2, 4]
[01/10 16:51:41    111s] (I)      
[01/10 16:51:41    111s] (I)      ============  Phase 1a Route ============
[01/10 16:51:41    111s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    111s] (I)      
[01/10 16:51:41    111s] (I)      ============  Phase 1b Route ============
[01/10 16:51:41    111s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    111s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.620800e+03um
[01/10 16:51:41    111s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[01/10 16:51:41    111s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 16:51:41    111s] (I)      
[01/10 16:51:41    111s] (I)      ============  Phase 1c Route ============
[01/10 16:51:41    111s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    111s] (I)      
[01/10 16:51:41    111s] (I)      ============  Phase 1d Route ============
[01/10 16:51:41    111s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    111s] (I)      
[01/10 16:51:41    111s] (I)      ============  Phase 1e Route ============
[01/10 16:51:41    111s] (I)      Usage: 468 = (232 H, 236 V) = (1.08% H, 0.69% V) = (1.299e+03um H, 1.322e+03um V)
[01/10 16:51:41    111s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.620800e+03um
[01/10 16:51:41    111s] (I)      
[01/10 16:51:41    111s] (I)      ============  Phase 1l Route ============
[01/10 16:51:41    111s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 16:51:41    111s] (I)      Layer  2:      22835       308         0      167100       24720    (87.11%) 
[01/10 16:51:41    111s] (I)      Layer  3:      20722       229         0      166630       25190    (86.87%) 
[01/10 16:51:41    111s] (I)      Layer  4:      10387         0         0       84675       11235    (88.29%) 
[01/10 16:51:41    111s] (I)      Total:         53944       537         0      418405       61145    (87.25%) 
[01/10 16:51:41    111s] (I)      
[01/10 16:51:41    111s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 16:51:41    111s] [NR-eGR]                        OverCon            
[01/10 16:51:41    111s] [NR-eGR]                         #Gcell     %Gcell
[01/10 16:51:41    111s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 16:51:41    111s] [NR-eGR] ----------------------------------------------
[01/10 16:51:41    111s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    111s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    111s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    111s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    111s] [NR-eGR] ----------------------------------------------
[01/10 16:51:41    111s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 16:51:41    111s] [NR-eGR] 
[01/10 16:51:41    111s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2114.73 MB )
[01/10 16:51:41    111s] (I)      total 2D Cap : 56157 = (21546 H, 34611 V)
[01/10 16:51:41    111s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 16:51:41    111s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2114.73 MB )
[01/10 16:51:41    111s] (I)      ===================================== Runtime Summary =====================================
[01/10 16:51:41    111s] (I)       Step                                          %      Start     Finish      Real       CPU 
[01/10 16:51:41    111s] (I)      -------------------------------------------------------------------------------------------
[01/10 16:51:41    111s] (I)       Early Global Route kernel               100.00%  75.54 sec  75.56 sec  0.01 sec  0.01 sec 
[01/10 16:51:41    111s] (I)       +-Import and model                       30.09%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | +-Create place DB                       1.84%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | +-Import place data                   1.64%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Read instances and placement      0.63%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Read nets                         0.67%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | +-Create route DB                      17.81%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | +-Import route data (1T)             16.73%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Read blockages ( Layer 2-4 )      3.01%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Read routing blockages          0.01%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Read instance blockages         0.45%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Read PG blockages               0.39%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Read clock blockages            0.10%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Read other blockages            0.12%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Read halo blockages             0.01%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Read boundary cut boxes         0.01%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Read blackboxes                   0.11%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Read prerouted                    0.26%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Read unlegalized nets             0.03%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Read nets                         0.21%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Set up via pillars                0.02%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Initialize 3D grid graph          0.28%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Model blockage capacity           7.75%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Initialize 3D capacity          6.64%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | +-Read aux data                         0.01%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | +-Others data preparation               0.37%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | +-Create route kernel                   8.98%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       +-Global Routing                         52.67%  75.55 sec  75.56 sec  0.01 sec  0.01 sec 
[01/10 16:51:41    111s] (I)       | +-Initialization                        0.54%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | +-Net group 1                          45.41%  75.55 sec  75.56 sec  0.01 sec  0.01 sec 
[01/10 16:51:41    111s] (I)       | | +-Generate topology                   0.52%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | +-Phase 1a                            3.99%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Pattern routing (1T)              2.40%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Add via demand to 2D              1.10%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | +-Phase 1b                            0.41%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | +-Phase 1c                            0.06%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | +-Phase 1d                            0.06%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | +-Phase 1e                            0.81%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Route legalization                0.24%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | | +-Legalize Blockage Violations    0.04%  75.55 sec  75.55 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | +-Phase 1l                           32.82%  75.55 sec  75.56 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | | | +-Layer assignment (1T)            29.30%  75.55 sec  75.56 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | +-Clean cong LA                         0.01%  75.56 sec  75.56 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       +-Export 3D cong map                      7.59%  75.56 sec  75.56 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)       | +-Export 2D cong map                    1.56%  75.56 sec  75.56 sec  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)      ==================== Summary by functions =====================
[01/10 16:51:41    111s] (I)       Lv  Step                                %      Real       CPU 
[01/10 16:51:41    111s] (I)      ---------------------------------------------------------------
[01/10 16:51:41    111s] (I)        0  Early Global Route kernel     100.00%  0.01 sec  0.01 sec 
[01/10 16:51:41    111s] (I)        1  Global Routing                 52.67%  0.01 sec  0.01 sec 
[01/10 16:51:41    111s] (I)        1  Import and model               30.09%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        1  Export 3D cong map              7.59%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        2  Net group 1                    45.41%  0.01 sec  0.01 sec 
[01/10 16:51:41    111s] (I)        2  Create route DB                17.81%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        2  Create route kernel             8.98%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        2  Create place DB                 1.84%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        2  Export 2D cong map              1.56%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        2  Initialization                  0.54%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        2  Others data preparation         0.37%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Phase 1l                       32.82%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Import route data (1T)         16.73%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Phase 1a                        3.99%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Import place data               1.64%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Phase 1e                        0.81%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Generate topology               0.52%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Phase 1b                        0.41%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Phase 1c                        0.06%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        3  Phase 1d                        0.06%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Layer assignment (1T)          29.30%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Model blockage capacity         7.75%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Read blockages ( Layer 2-4 )    3.01%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Pattern routing (1T)            2.40%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Add via demand to 2D            1.10%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Read nets                       0.89%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Read instances and placement    0.63%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Initialize 3D grid graph        0.28%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Read prerouted                  0.26%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Route legalization              0.24%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Read blackboxes                 0.11%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Initialize 3D capacity          6.64%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Read instance blockages         0.45%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Read PG blockages               0.39%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Read other blockages            0.12%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Read clock blockages            0.10%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Legalize Blockage Violations    0.04%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[01/10 16:51:41    111s] OPERPROF: Starting HotSpotCal at level 1, MEM:2114.7M, EPOCH TIME: 1736508101.842006
[01/10 16:51:41    111s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    111s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 16:51:41    111s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    111s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 16:51:41    111s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    111s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 16:51:41    111s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 16:51:41    111s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2114.7M, EPOCH TIME: 1736508101.842412
[01/10 16:51:41    111s] [hotspot] Hotspot report including placement blocked areas
[01/10 16:51:41    111s] OPERPROF: Starting HotSpotCal at level 1, MEM:2114.7M, EPOCH TIME: 1736508101.842480
[01/10 16:51:41    111s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    111s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 16:51:41    111s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    111s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 16:51:41    111s] [hotspot] +------------+---------------+---------------+
[01/10 16:51:41    111s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 16:51:41    111s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 16:51:41    111s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2114.7M, EPOCH TIME: 1736508101.842828
[01/10 16:51:41    111s] Reported timing to dir ./timingReports
[01/10 16:51:41    111s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1827.9M, totSessionCpu=0:01:51 **
[01/10 16:51:41    111s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2058.7M, EPOCH TIME: 1736508101.846246
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] 
[01/10 16:51:41    111s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:41    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2058.7M, EPOCH TIME: 1736508101.853489
[01/10 16:51:41    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:41    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.092  |   N/A   | 28.092  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2078.2M, EPOCH TIME: 1736508102.513813
[01/10 16:51:42    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] 
[01/10 16:51:42    111s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:42    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2078.2M, EPOCH TIME: 1736508102.525551
[01/10 16:51:42    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] Density: 10.181%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2078.2M, EPOCH TIME: 1736508102.530052
[01/10 16:51:42    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] 
[01/10 16:51:42    111s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:51:42    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2078.2M, EPOCH TIME: 1736508102.541500
[01/10 16:51:42    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1831.7M, totSessionCpu=0:01:51 **
[01/10 16:51:42    111s] 
[01/10 16:51:42    111s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:51:42    111s] Deleting Lib Analyzer.
[01/10 16:51:42    111s] 
[01/10 16:51:42    111s] TimeStamp Deleting Cell Server End ...
[01/10 16:51:42    111s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/10 16:51:42    111s] Type 'man IMPOPT-3195' for more detail.
[01/10 16:51:42    111s] *** Finished optDesign ***
[01/10 16:51:42    111s] 
[01/10 16:51:42    111s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.3 real=0:00:06.4)
[01/10 16:51:42    111s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[01/10 16:51:42    111s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[01/10 16:51:42    111s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.7 real=0:00:00.7)
[01/10 16:51:42    111s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[01/10 16:51:42    111s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[01/10 16:51:42    111s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:51:42    111s] clean pInstBBox. size 0
[01/10 16:51:42    111s] All LLGs are deleted
[01/10 16:51:42    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:51:42    111s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2078.2M, EPOCH TIME: 1736508102.564625
[01/10 16:51:42    111s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2078.2M, EPOCH TIME: 1736508102.564679
[01/10 16:51:42    111s] Info: pop threads available for lower-level modules during optimization.
[01/10 16:51:42    111s] Disable CTE adjustment.
[01/10 16:51:42    111s] #optDebug: fT-D <X 1 0 0 0>
[01/10 16:51:42    111s] VSMManager cleared!
[01/10 16:51:42    111s] **place_opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 2031.2M **
[01/10 16:51:42    111s] *** Finished GigaPlace ***
[01/10 16:51:42    111s] 
[01/10 16:51:42    111s] *** Summary of all messages that are not suppressed in this session:
[01/10 16:51:42    111s] Severity  ID               Count  Summary                                  
[01/10 16:51:42    111s] WARNING   IMPMSMV-1810         3  Net %s, driver %s (cell %s) voltage %g d...
[01/10 16:51:42    111s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[01/10 16:51:42    111s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[01/10 16:51:42    111s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/10 16:51:42    111s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/10 16:51:42    111s] *** Message Summary: 12 warning(s), 0 error(s)
[01/10 16:51:42    111s] 
[01/10 16:51:42    111s] *** place_opt_design #1 [finish] : cpu/real = 0:00:04.5/0:00:05.4 (0.8), totSession cpu/real = 0:01:51.5/0:24:31.8 (0.1), mem = 2031.2M
[01/10 16:51:42    111s] 
[01/10 16:51:42    111s] =============================================================================================
[01/10 16:51:42    111s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[01/10 16:51:42    111s] =============================================================================================
[01/10 16:51:42    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:51:42    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:42    111s] [ InitOpt                ]      1   0:00:01.1  (  19.8 % )     0:00:01.5 /  0:00:01.2    0.8
[01/10 16:51:42    111s] [ GlobalOpt              ]      1   0:00:00.6  (  11.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 16:51:42    111s] [ DrvOpt                 ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:51:42    111s] [ SimplifyNetlist        ]      1   0:00:00.7  (  13.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:51:42    111s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 16:51:42    111s] [ AreaOpt                ]      3   0:00:00.7  (  13.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/10 16:51:42    111s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.4 % )     0:00:01.1 /  0:00:00.2    0.2
[01/10 16:51:42    111s] [ DrvReport              ]      2   0:00:00.6  (  11.9 % )     0:00:00.6 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:51:42    111s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 16:51:42    111s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ IncrReplace            ]      1   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/10 16:51:42    111s] [ RefinePlace            ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 16:51:42    111s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 16:51:42    111s] [ ExtractRC              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ TimingUpdate           ]     28   0:00:00.2  (   3.1 % )     0:00:00.5 /  0:00:00.3    0.5
[01/10 16:51:42    111s] [ FullDelayCalc          ]      3   0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:00.1    0.4
[01/10 16:51:42    111s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:51:42    111s] [ MISC                   ]          0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/10 16:51:42    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:42    111s]  place_opt_design #1 TOTAL          0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:04.5    0.8
[01/10 16:51:42    111s] ---------------------------------------------------------------------------------------------
[01/10 16:51:42    111s] 
[01/10 16:51:55    112s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[01/10 16:52:03    112s] <CMD> optDesign -postCTS
[01/10 16:52:03    112s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1780.9M, totSessionCpu=0:01:53 **
[01/10 16:52:03    112s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:52.7/0:24:52.7 (0.1), mem = 2031.4M
[01/10 16:52:03    112s] Info: 1 threads available for lower-level modules during optimization.
[01/10 16:52:03    112s] GigaOpt running with 1 threads.
[01/10 16:52:03    112s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:52.7/0:24:52.7 (0.1), mem = 2031.4M
[01/10 16:52:03    112s] **INFO: User settings:
[01/10 16:52:03    112s] setExtractRCMode -engine                   preRoute
[01/10 16:52:03    112s] setDelayCalMode -enable_high_fanout        true
[01/10 16:52:03    112s] setDelayCalMode -engine                    aae
[01/10 16:52:03    112s] setDelayCalMode -ignoreNetLoad             false
[01/10 16:52:03    112s] setDelayCalMode -socv_accuracy_mode        low
[01/10 16:52:03    112s] setOptMode -activeHoldViews                { my_analysis_view_hold }
[01/10 16:52:03    112s] setOptMode -activeSetupViews               { my_analysis_view_setup }
[01/10 16:52:03    112s] setOptMode -autoSetupViews                 { my_analysis_view_setup}
[01/10 16:52:03    112s] setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
[01/10 16:52:03    112s] setOptMode -drcMargin                      0
[01/10 16:52:03    112s] setOptMode -fixCap                         true
[01/10 16:52:03    112s] setOptMode -fixDrc                         true
[01/10 16:52:03    112s] setOptMode -fixFanoutLoad                  false
[01/10 16:52:03    112s] setOptMode -fixTran                        true
[01/10 16:52:03    112s] setOptMode -optimizeFF                     true
[01/10 16:52:03    112s] setOptMode -setupTargetSlack               0
[01/10 16:52:03    112s] setPlaceMode -place_design_floorplan_mode  false
[01/10 16:52:03    112s] setAnalysisMode -analysisType              bcwc
[01/10 16:52:03    112s] setAnalysisMode -checkType                 setup
[01/10 16:52:03    112s] setAnalysisMode -clkSrcPath                true
[01/10 16:52:03    112s] setAnalysisMode -clockPropagation          forcedIdeal
[01/10 16:52:03    112s] setAnalysisMode -usefulSkew                true
[01/10 16:52:03    112s] 
[01/10 16:52:03    112s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/10 16:52:03    112s] 
[01/10 16:52:03    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:52:03    112s] Summary for sequential cells identification: 
[01/10 16:52:03    112s]   Identified SBFF number: 114
[01/10 16:52:03    112s]   Identified MBFF number: 0
[01/10 16:52:03    112s]   Identified SB Latch number: 0
[01/10 16:52:03    112s]   Identified MB Latch number: 0
[01/10 16:52:03    112s]   Not identified SBFF number: 6
[01/10 16:52:03    112s]   Not identified MBFF number: 0
[01/10 16:52:03    112s]   Not identified SB Latch number: 0
[01/10 16:52:03    112s]   Not identified MB Latch number: 0
[01/10 16:52:03    112s]   Number of sequential cells which are not FFs: 83
[01/10 16:52:03    112s]  Visiting view : my_analysis_view_setup
[01/10 16:52:03    112s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:52:03    112s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:52:03    112s]  Visiting view : my_analysis_view_hold
[01/10 16:52:03    112s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:52:03    112s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:52:03    112s] TLC MultiMap info (StdDelay):
[01/10 16:52:03    112s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:52:03    112s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:52:03    112s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:52:03    112s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:52:03    112s]  Setting StdDelay to: 50.6ps
[01/10 16:52:03    112s] 
[01/10 16:52:03    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:52:03    112s] Need call spDPlaceInit before registerPrioInstLoc.
[01/10 16:52:03    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:2033.4M, EPOCH TIME: 1736508123.410366
[01/10 16:52:03    112s] Processing tracks to init pin-track alignment.
[01/10 16:52:03    112s] z: 2, totalTracks: 1
[01/10 16:52:03    112s] z: 4, totalTracks: 1
[01/10 16:52:03    112s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:52:03    112s] All LLGs are deleted
[01/10 16:52:03    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    112s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2033.4M, EPOCH TIME: 1736508123.412530
[01/10 16:52:03    112s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1736508123.412763
[01/10 16:52:03    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2033.4M, EPOCH TIME: 1736508123.412810
[01/10 16:52:03    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    112s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2033.4M, EPOCH TIME: 1736508123.412887
[01/10 16:52:03    112s] Max number of tech site patterns supported in site array is 256.
[01/10 16:52:03    112s] Core basic site is CoreSite
[01/10 16:52:03    112s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2033.4M, EPOCH TIME: 1736508123.419134
[01/10 16:52:03    112s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:52:03    112s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:52:03    112s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1736508123.419250
[01/10 16:52:03    112s] Fast DP-INIT is on for default
[01/10 16:52:03    112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:52:03    112s] Atter site array init, number of instance map data is 0.
[01/10 16:52:03    112s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2033.4M, EPOCH TIME: 1736508123.420419
[01/10 16:52:03    112s] 
[01/10 16:52:03    112s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:03    112s] OPERPROF:     Starting CMU at level 3, MEM:2033.4M, EPOCH TIME: 1736508123.420576
[01/10 16:52:03    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1736508123.420804
[01/10 16:52:03    112s] 
[01/10 16:52:03    112s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:52:03    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2033.4M, EPOCH TIME: 1736508123.420873
[01/10 16:52:03    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2033.4M, EPOCH TIME: 1736508123.420889
[01/10 16:52:03    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1736508123.420904
[01/10 16:52:03    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2033.4MB).
[01/10 16:52:03    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:2033.4M, EPOCH TIME: 1736508123.421065
[01/10 16:52:03    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2033.4M, EPOCH TIME: 1736508123.421120
[01/10 16:52:03    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2031.4M, EPOCH TIME: 1736508123.422495
[01/10 16:52:03    112s] 
[01/10 16:52:03    112s] Creating Lib Analyzer ...
[01/10 16:52:03    112s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:52:03    112s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[01/10 16:52:03    112s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:52:03    112s] 
[01/10 16:52:03    113s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:53 mem=2053.4M
[01/10 16:52:03    113s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:53 mem=2053.4M
[01/10 16:52:03    113s] Creating Lib Analyzer, finished. 
[01/10 16:52:03    113s] Effort level <high> specified for reg2reg path_group
[01/10 16:52:03    113s] Turning off fast DC mode.
[01/10 16:52:03    113s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1755.6M, totSessionCpu=0:01:53 **
[01/10 16:52:03    113s] *** optDesign -postCTS ***
[01/10 16:52:03    113s] DRC Margin: user margin 0.0; extra margin 0.2
[01/10 16:52:03    113s] Hold Target Slack: user slack 0
[01/10 16:52:03    113s] Setup Target Slack: user slack 0; extra slack 0.0
[01/10 16:52:03    113s] setUsefulSkewMode -ecoRoute false
[01/10 16:52:03    113s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/10 16:52:03    113s] Type 'man IMPOPT-3195' for more detail.
[01/10 16:52:03    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2035.9M, EPOCH TIME: 1736508123.983438
[01/10 16:52:03    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    113s] 
[01/10 16:52:03    113s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:03    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2035.9M, EPOCH TIME: 1736508123.990510
[01/10 16:52:03    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:03    113s] 
[01/10 16:52:03    113s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:52:03    113s] Deleting Lib Analyzer.
[01/10 16:52:03    113s] 
[01/10 16:52:03    113s] TimeStamp Deleting Cell Server End ...
[01/10 16:52:03    113s] Multi-VT timing optimization disabled based on library information.
[01/10 16:52:03    113s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:52:03    113s] 
[01/10 16:52:03    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:52:03    113s] Summary for sequential cells identification: 
[01/10 16:52:03    113s]   Identified SBFF number: 114
[01/10 16:52:03    113s]   Identified MBFF number: 0
[01/10 16:52:03    113s]   Identified SB Latch number: 0
[01/10 16:52:03    113s]   Identified MB Latch number: 0
[01/10 16:52:03    113s]   Not identified SBFF number: 6
[01/10 16:52:03    113s]   Not identified MBFF number: 0
[01/10 16:52:03    113s]   Not identified SB Latch number: 0
[01/10 16:52:03    113s]   Not identified MB Latch number: 0
[01/10 16:52:03    113s]   Number of sequential cells which are not FFs: 83
[01/10 16:52:03    113s]  Visiting view : my_analysis_view_setup
[01/10 16:52:04    113s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:52:04    113s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:52:04    113s]  Visiting view : my_analysis_view_hold
[01/10 16:52:04    113s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:52:04    113s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:52:04    113s] TLC MultiMap info (StdDelay):
[01/10 16:52:04    113s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:52:04    113s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:52:04    113s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:52:04    113s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:52:04    113s]  Setting StdDelay to: 50.6ps
[01/10 16:52:04    113s] 
[01/10 16:52:04    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:52:04    113s] 
[01/10 16:52:04    113s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:52:04    113s] 
[01/10 16:52:04    113s] TimeStamp Deleting Cell Server End ...
[01/10 16:52:04    113s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2035.9M, EPOCH TIME: 1736508124.020389
[01/10 16:52:04    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] All LLGs are deleted
[01/10 16:52:04    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2035.9M, EPOCH TIME: 1736508124.020452
[01/10 16:52:04    113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2035.9M, EPOCH TIME: 1736508124.020472
[01/10 16:52:04    113s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2029.9M, EPOCH TIME: 1736508124.020740
[01/10 16:52:04    113s] Start to check current routing status for nets...
[01/10 16:52:04    113s] All nets are already routed correctly.
[01/10 16:52:04    113s] End to check current routing status for nets (mem=2029.9M)
[01/10 16:52:04    113s] 
[01/10 16:52:04    113s] Creating Lib Analyzer ...
[01/10 16:52:04    113s] 
[01/10 16:52:04    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:52:04    113s] Summary for sequential cells identification: 
[01/10 16:52:04    113s]   Identified SBFF number: 114
[01/10 16:52:04    113s]   Identified MBFF number: 0
[01/10 16:52:04    113s]   Identified SB Latch number: 0
[01/10 16:52:04    113s]   Identified MB Latch number: 0
[01/10 16:52:04    113s]   Not identified SBFF number: 6
[01/10 16:52:04    113s]   Not identified MBFF number: 0
[01/10 16:52:04    113s]   Not identified SB Latch number: 0
[01/10 16:52:04    113s]   Not identified MB Latch number: 0
[01/10 16:52:04    113s]   Number of sequential cells which are not FFs: 83
[01/10 16:52:04    113s]  Visiting view : my_analysis_view_setup
[01/10 16:52:04    113s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:52:04    113s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:52:04    113s]  Visiting view : my_analysis_view_hold
[01/10 16:52:04    113s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:52:04    113s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:52:04    113s] TLC MultiMap info (StdDelay):
[01/10 16:52:04    113s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:52:04    113s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:52:04    113s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:52:04    113s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:52:04    113s]  Setting StdDelay to: 50.6ps
[01/10 16:52:04    113s] 
[01/10 16:52:04    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:52:04    113s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:52:04    113s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/10 16:52:04    113s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:52:04    113s] 
[01/10 16:52:04    113s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:54 mem=2035.9M
[01/10 16:52:04    113s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:54 mem=2035.9M
[01/10 16:52:04    113s] Creating Lib Analyzer, finished. 
[01/10 16:52:04    113s] #optDebug: Start CG creation (mem=2064.5M)
[01/10 16:52:04    113s]  ...initializing CG  maxDriveDist 4224.388000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 422.438000 
[01/10 16:52:04    113s] (cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s]  ...processing cgPrt (cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s]  ...processing cgEgp (cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s]  ...processing cgPbk (cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s]  ...processing cgNrb(cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s]  ...processing cgObs (cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s]  ...processing cgCon (cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s]  ...processing cgPdm (cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2141.1M)
[01/10 16:52:04    113s] Compute RC Scale Done ...
[01/10 16:52:04    113s] All LLGs are deleted
[01/10 16:52:04    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2124.5M, EPOCH TIME: 1736508124.602578
[01/10 16:52:04    113s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2124.5M, EPOCH TIME: 1736508124.602802
[01/10 16:52:04    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2124.5M, EPOCH TIME: 1736508124.602844
[01/10 16:52:04    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2124.5M, EPOCH TIME: 1736508124.602920
[01/10 16:52:04    113s] Max number of tech site patterns supported in site array is 256.
[01/10 16:52:04    113s] Core basic site is CoreSite
[01/10 16:52:04    113s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2124.5M, EPOCH TIME: 1736508124.608727
[01/10 16:52:04    113s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:52:04    113s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:52:04    113s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2124.5M, EPOCH TIME: 1736508124.608821
[01/10 16:52:04    113s] Fast DP-INIT is on for default
[01/10 16:52:04    113s] Atter site array init, number of instance map data is 0.
[01/10 16:52:04    113s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2124.5M, EPOCH TIME: 1736508124.609924
[01/10 16:52:04    113s] 
[01/10 16:52:04    113s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:04    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2124.5M, EPOCH TIME: 1736508124.610122
[01/10 16:52:04    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    113s] Starting delay calculation for Setup views
[01/10 16:52:04    113s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:52:04    113s] #################################################################################
[01/10 16:52:04    113s] # Design Stage: PreRoute
[01/10 16:52:04    113s] # Design Name: luhn_top_module
[01/10 16:52:04    113s] # Design Mode: 90nm
[01/10 16:52:04    113s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:52:04    113s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:52:04    113s] # Signoff Settings: SI Off 
[01/10 16:52:04    113s] #################################################################################
[01/10 16:52:04    114s] Calculate delays in BcWc mode...
[01/10 16:52:04    114s] Topological Sorting (REAL = 0:00:00.0, MEM = 2122.5M, InitMEM = 2122.5M)
[01/10 16:52:04    114s] Start delay calculation (fullDC) (1 T). (MEM=2122.51)
[01/10 16:52:04    114s] End AAE Lib Interpolated Model. (MEM=2134.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:52:04    114s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:52:04    114s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:52:04    114s] Total number of fetched objects 79
[01/10 16:52:04    114s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:52:04    114s] End delay calculation. (MEM=2113.84 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:52:04    114s] End delay calculation (fullDC). (MEM=2113.84 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:52:04    114s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2113.8M) ***
[01/10 16:52:04    114s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:54 mem=2113.8M)
[01/10 16:52:04    114s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.092  |   N/A   | 28.092  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2129.1M, EPOCH TIME: 1736508124.697572
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:04    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2129.1M, EPOCH TIME: 1736508124.704546
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] Density: 10.181%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1829.0M, totSessionCpu=0:01:54 **
[01/10 16:52:04    114s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:54.1/0:24:54.0 (0.1), mem = 2074.1M
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] =============================================================================================
[01/10 16:52:04    114s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[01/10 16:52:04    114s] =============================================================================================
[01/10 16:52:04    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 16:52:04    114s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ CellServerInit         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[01/10 16:52:04    114s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  73.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/10 16:52:04    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:52:04    114s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ TimingUpdate           ]      2   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/10 16:52:04    114s] [ FullDelayCalc          ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 16:52:04    114s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ MISC                   ]          0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] ** INFO : this run is activating low effort ccoptDesign flow
[01/10 16:52:04    114s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:52:04    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=2074.1M
[01/10 16:52:04    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2074.1M, EPOCH TIME: 1736508124.707729
[01/10 16:52:04    114s] Processing tracks to init pin-track alignment.
[01/10 16:52:04    114s] z: 2, totalTracks: 1
[01/10 16:52:04    114s] z: 4, totalTracks: 1
[01/10 16:52:04    114s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:52:04    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2074.1M, EPOCH TIME: 1736508124.709635
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 16:52:04    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2074.1M, EPOCH TIME: 1736508124.716408
[01/10 16:52:04    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2074.1M, EPOCH TIME: 1736508124.716437
[01/10 16:52:04    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2074.1M, EPOCH TIME: 1736508124.716460
[01/10 16:52:04    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2074.1MB).
[01/10 16:52:04    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2074.1M, EPOCH TIME: 1736508124.716496
[01/10 16:52:04    114s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:52:04    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=2074.1M
[01/10 16:52:04    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2074.1M, EPOCH TIME: 1736508124.716695
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2074.1M, EPOCH TIME: 1736508124.717999
[01/10 16:52:04    114s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:52:04    114s] OPTC: m1 20.0 20.0
[01/10 16:52:04    114s] #optDebug: fT-E <X 2 0 0 1>
[01/10 16:52:04    114s] -congRepairInPostCTS false                 # bool, default=false, private
[01/10 16:52:04    114s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 101.2
[01/10 16:52:04    114s] Begin: GigaOpt Route Type Constraints Refinement
[01/10 16:52:04    114s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.1/0:24:54.0 (0.1), mem = 2074.1M
[01/10 16:52:04    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.8
[01/10 16:52:04    114s] ### Creating RouteCongInterface, started
[01/10 16:52:04    114s] {MMLU 0 0 79}
[01/10 16:52:04    114s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=2074.1M
[01/10 16:52:04    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=2074.1M
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] #optDebug: {0, 1.000}
[01/10 16:52:04    114s] ### Creating RouteCongInterface, finished
[01/10 16:52:04    114s] Updated routing constraints on 0 nets.
[01/10 16:52:04    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.8
[01/10 16:52:04    114s] Bottom Preferred Layer:
[01/10 16:52:04    114s]     None
[01/10 16:52:04    114s] Via Pillar Rule:
[01/10 16:52:04    114s]     None
[01/10 16:52:04    114s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:54.1/0:24:54.0 (0.1), mem = 2074.1M
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] =============================================================================================
[01/10 16:52:04    114s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.15-s110_1
[01/10 16:52:04    114s] =============================================================================================
[01/10 16:52:04    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  52.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ MISC                   ]          0:00:00.0  (  47.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] End: GigaOpt Route Type Constraints Refinement
[01/10 16:52:04    114s] *** Starting optimizing excluded clock nets MEM= 2074.1M) ***
[01/10 16:52:04    114s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2074.1M) ***
[01/10 16:52:04    114s] *** Starting optimizing excluded clock nets MEM= 2074.1M) ***
[01/10 16:52:04    114s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2074.1M) ***
[01/10 16:52:04    114s] Begin: GigaOpt high fanout net optimization
[01/10 16:52:04    114s] GigaOpt HFN: use maxLocalDensity 1.2
[01/10 16:52:04    114s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/10 16:52:04    114s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.1/0:24:54.0 (0.1), mem = 2074.1M
[01/10 16:52:04    114s] Info: 7 io nets excluded
[01/10 16:52:04    114s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:52:04    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.9
[01/10 16:52:04    114s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:52:04    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=2074.1M
[01/10 16:52:04    114s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 16:52:04    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2074.1M, EPOCH TIME: 1736508124.732120
[01/10 16:52:04    114s] Processing tracks to init pin-track alignment.
[01/10 16:52:04    114s] z: 2, totalTracks: 1
[01/10 16:52:04    114s] z: 4, totalTracks: 1
[01/10 16:52:04    114s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:52:04    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2074.1M, EPOCH TIME: 1736508124.734088
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 16:52:04    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2074.1M, EPOCH TIME: 1736508124.740997
[01/10 16:52:04    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2074.1M, EPOCH TIME: 1736508124.741024
[01/10 16:52:04    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2074.1M, EPOCH TIME: 1736508124.741039
[01/10 16:52:04    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2074.1MB).
[01/10 16:52:04    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2074.1M, EPOCH TIME: 1736508124.741075
[01/10 16:52:04    114s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:52:04    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=2074.1M
[01/10 16:52:04    114s] ### Creating RouteCongInterface, started
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] #optDebug: {0, 1.000}
[01/10 16:52:04    114s] ### Creating RouteCongInterface, finished
[01/10 16:52:04    114s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=2074.1M
[01/10 16:52:04    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=2074.1M
[01/10 16:52:04    114s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 16:52:04    114s] Total-nets :: 71, Stn-nets :: 0, ratio :: 0 %, Total-len 2662.57, Stn-len 0
[01/10 16:52:04    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2112.3M, EPOCH TIME: 1736508124.834941
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2074.3M, EPOCH TIME: 1736508124.836399
[01/10 16:52:04    114s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:52:04    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.9
[01/10 16:52:04    114s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:54.2/0:24:54.1 (0.1), mem = 2074.3M
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] =============================================================================================
[01/10 16:52:04    114s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[01/10 16:52:04    114s] =============================================================================================
[01/10 16:52:04    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:04    114s] [ MISC                   ]          0:00:00.1  (  89.7 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:52:04    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/10 16:52:04    114s] End: GigaOpt high fanout net optimization
[01/10 16:52:04    114s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:52:04    114s] Deleting Lib Analyzer.
[01/10 16:52:04    114s] Begin: GigaOpt Global Optimization
[01/10 16:52:04    114s] *info: use new DP (enabled)
[01/10 16:52:04    114s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/10 16:52:04    114s] Info: 7 io nets excluded
[01/10 16:52:04    114s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:52:04    114s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.2/0:24:54.1 (0.1), mem = 2090.3M
[01/10 16:52:04    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.10
[01/10 16:52:04    114s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:52:04    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=2090.3M
[01/10 16:52:04    114s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 16:52:04    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2090.3M, EPOCH TIME: 1736508124.870526
[01/10 16:52:04    114s] Processing tracks to init pin-track alignment.
[01/10 16:52:04    114s] z: 2, totalTracks: 1
[01/10 16:52:04    114s] z: 4, totalTracks: 1
[01/10 16:52:04    114s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:52:04    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2090.3M, EPOCH TIME: 1736508124.872602
[01/10 16:52:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 16:52:04    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2090.3M, EPOCH TIME: 1736508124.879569
[01/10 16:52:04    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2090.3M, EPOCH TIME: 1736508124.879598
[01/10 16:52:04    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2090.3M, EPOCH TIME: 1736508124.879626
[01/10 16:52:04    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2090.3MB).
[01/10 16:52:04    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2090.3M, EPOCH TIME: 1736508124.879659
[01/10 16:52:04    114s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:52:04    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=2090.3M
[01/10 16:52:04    114s] ### Creating RouteCongInterface, started
[01/10 16:52:04    114s] 
[01/10 16:52:04    114s] Creating Lib Analyzer ...
[01/10 16:52:04    114s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:52:04    114s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/10 16:52:04    114s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:52:04    114s] 
[01/10 16:52:05    114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=2090.3M
[01/10 16:52:05    114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:55 mem=2090.3M
[01/10 16:52:05    114s] Creating Lib Analyzer, finished. 
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s] #optDebug: {0, 1.000}
[01/10 16:52:05    114s] ### Creating RouteCongInterface, finished
[01/10 16:52:05    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=2090.3M
[01/10 16:52:05    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=2090.3M
[01/10 16:52:05    114s] *info: 7 io nets excluded
[01/10 16:52:05    114s] *info: 1 clock net excluded
[01/10 16:52:05    114s] *info: 334 no-driver nets excluded.
[01/10 16:52:05    114s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2154.5M, EPOCH TIME: 1736508125.473954
[01/10 16:52:05    114s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2154.5M, EPOCH TIME: 1736508125.474032
[01/10 16:52:05    114s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/10 16:52:05    114s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
[01/10 16:52:05    114s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|             End Point              |
[01/10 16:52:05    114s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
[01/10 16:52:05    114s] |   0.000|   0.000|   10.18%|   0:00:00.0| 2155.5M|my_analysis_view_setup|       NA| NA                                 |
[01/10 16:52:05    114s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------------+
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2155.5M) ***
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2155.5M) ***
[01/10 16:52:05    114s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/10 16:52:05    114s] Total-nets :: 71, Stn-nets :: 0, ratio :: 0 %, Total-len 2662.57, Stn-len 0
[01/10 16:52:05    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2136.4M, EPOCH TIME: 1736508125.538562
[01/10 16:52:05    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:52:05    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2096.4M, EPOCH TIME: 1736508125.540269
[01/10 16:52:05    114s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:52:05    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.10
[01/10 16:52:05    114s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:54.9/0:24:54.8 (0.1), mem = 2096.4M
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s] =============================================================================================
[01/10 16:52:05    114s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.15-s110_1
[01/10 16:52:05    114s] =============================================================================================
[01/10 16:52:05    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:05    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:05    114s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:05    114s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  71.2 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:52:05    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:05    114s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:05    114s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:05    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:52:05    114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:05    114s] [ TransformInit          ]      1   0:00:00.1  (  14.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:52:05    114s] [ MISC                   ]          0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:52:05    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:05    114s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:52:05    114s] ---------------------------------------------------------------------------------------------
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s] End: GigaOpt Global Optimization
[01/10 16:52:05    114s] *** Timing Is met
[01/10 16:52:05    114s] *** Check timing (0:00:00.0)
[01/10 16:52:05    114s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:52:05    114s] Deleting Lib Analyzer.
[01/10 16:52:05    114s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/10 16:52:05    114s] Info: 7 io nets excluded
[01/10 16:52:05    114s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:52:05    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=2096.4M
[01/10 16:52:05    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=2096.4M
[01/10 16:52:05    114s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/10 16:52:05    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2096.4M, EPOCH TIME: 1736508125.546809
[01/10 16:52:05    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:05    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2096.4M, EPOCH TIME: 1736508125.553837
[01/10 16:52:05    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] **INFO: Flow update: Design timing is met.
[01/10 16:52:05    114s] **INFO: Flow update: Design timing is met.
[01/10 16:52:05    114s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/10 16:52:05    114s] Info: 7 io nets excluded
[01/10 16:52:05    114s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:52:05    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=2094.4M
[01/10 16:52:05    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=2094.4M
[01/10 16:52:05    114s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:52:05    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:55 mem=2151.7M
[01/10 16:52:05    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2151.7M, EPOCH TIME: 1736508125.581011
[01/10 16:52:05    114s] Processing tracks to init pin-track alignment.
[01/10 16:52:05    114s] z: 2, totalTracks: 1
[01/10 16:52:05    114s] z: 4, totalTracks: 1
[01/10 16:52:05    114s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:52:05    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2151.7M, EPOCH TIME: 1736508125.582909
[01/10 16:52:05    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 16:52:05    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2151.7M, EPOCH TIME: 1736508125.589512
[01/10 16:52:05    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2151.7M, EPOCH TIME: 1736508125.589537
[01/10 16:52:05    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2151.7M, EPOCH TIME: 1736508125.589558
[01/10 16:52:05    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2151.7MB).
[01/10 16:52:05    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2151.7M, EPOCH TIME: 1736508125.589591
[01/10 16:52:05    114s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:52:05    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=2151.7M
[01/10 16:52:05    114s] Begin: Area Reclaim Optimization
[01/10 16:52:05    114s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.9/0:24:54.9 (0.1), mem = 2151.7M
[01/10 16:52:05    114s] 
[01/10 16:52:05    114s] Creating Lib Analyzer ...
[01/10 16:52:05    114s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:52:05    114s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/10 16:52:05    114s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:52:05    114s] 
[01/10 16:52:06    115s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=2155.7M
[01/10 16:52:06    115s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:55 mem=2155.7M
[01/10 16:52:06    115s] Creating Lib Analyzer, finished. 
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.11
[01/10 16:52:06    115s] ### Creating RouteCongInterface, started
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] #optDebug: {0, 1.000}
[01/10 16:52:06    115s] ### Creating RouteCongInterface, finished
[01/10 16:52:06    115s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=2155.7M
[01/10 16:52:06    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=2155.7M
[01/10 16:52:06    115s] Usable buffer cells for single buffer setup transform:
[01/10 16:52:06    115s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[01/10 16:52:06    115s] Number of usable buffer cells above: 13
[01/10 16:52:06    115s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2155.7M, EPOCH TIME: 1736508126.172665
[01/10 16:52:06    115s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2155.7M, EPOCH TIME: 1736508126.172704
[01/10 16:52:06    115s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.18
[01/10 16:52:06    115s] +---------+---------+--------+--------+------------+--------+
[01/10 16:52:06    115s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 16:52:06    115s] +---------+---------+--------+--------+------------+--------+
[01/10 16:52:06    115s] |   10.18%|        -|   0.000|   0.000|   0:00:00.0| 2155.7M|
[01/10 16:52:06    115s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:52:06    115s] |   10.18%|        0|   0.000|   0.000|   0:00:00.0| 2156.7M|
[01/10 16:52:06    115s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:52:06    115s] +---------+---------+--------+--------+------------+--------+
[01/10 16:52:06    115s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.18
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/10 16:52:06    115s] --------------------------------------------------------------
[01/10 16:52:06    115s] |                                   | Total     | Sequential |
[01/10 16:52:06    115s] --------------------------------------------------------------
[01/10 16:52:06    115s] | Num insts resized                 |       0  |       0    |
[01/10 16:52:06    115s] | Num insts undone                  |       0  |       0    |
[01/10 16:52:06    115s] | Num insts Downsized               |       0  |       0    |
[01/10 16:52:06    115s] | Num insts Samesized               |       0  |       0    |
[01/10 16:52:06    115s] | Num insts Upsized                 |       0  |       0    |
[01/10 16:52:06    115s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 16:52:06    115s] --------------------------------------------------------------
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 16:52:06    115s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.11
[01/10 16:52:06    115s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:55.5/0:24:55.4 (0.1), mem = 2156.7M
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] =============================================================================================
[01/10 16:52:06    115s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.15-s110_1
[01/10 16:52:06    115s] =============================================================================================
[01/10 16:52:06    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  86.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:52:06    115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptEval                ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ MISC                   ]          0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2137.6M, EPOCH TIME: 1736508126.176620
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2099.6M, EPOCH TIME: 1736508126.178089
[01/10 16:52:06    115s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:52:06    115s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2099.59M, totSessionCpu=0:01:56).
[01/10 16:52:06    115s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/10 16:52:06    115s] Info: 7 io nets excluded
[01/10 16:52:06    115s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:52:06    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=2099.6M
[01/10 16:52:06    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=2099.6M
[01/10 16:52:06    115s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:52:06    115s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=2156.8M
[01/10 16:52:06    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.8M, EPOCH TIME: 1736508126.181266
[01/10 16:52:06    115s] Processing tracks to init pin-track alignment.
[01/10 16:52:06    115s] z: 2, totalTracks: 1
[01/10 16:52:06    115s] z: 4, totalTracks: 1
[01/10 16:52:06    115s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:52:06    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.8M, EPOCH TIME: 1736508126.183159
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 16:52:06    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2156.8M, EPOCH TIME: 1736508126.190054
[01/10 16:52:06    115s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.8M, EPOCH TIME: 1736508126.190081
[01/10 16:52:06    115s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2156.8M, EPOCH TIME: 1736508126.190098
[01/10 16:52:06    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2156.8MB).
[01/10 16:52:06    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2156.8M, EPOCH TIME: 1736508126.190133
[01/10 16:52:06    115s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:52:06    115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=2156.8M
[01/10 16:52:06    115s] Begin: Area Reclaim Optimization
[01/10 16:52:06    115s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.5/0:24:55.5 (0.1), mem = 2156.8M
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.12
[01/10 16:52:06    115s] ### Creating RouteCongInterface, started
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] #optDebug: {0, 1.000}
[01/10 16:52:06    115s] ### Creating RouteCongInterface, finished
[01/10 16:52:06    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=2156.8M
[01/10 16:52:06    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=2156.8M
[01/10 16:52:06    115s] Usable buffer cells for single buffer setup transform:
[01/10 16:52:06    115s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[01/10 16:52:06    115s] Number of usable buffer cells above: 13
[01/10 16:52:06    115s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2156.8M, EPOCH TIME: 1736508126.267759
[01/10 16:52:06    115s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2156.8M, EPOCH TIME: 1736508126.267804
[01/10 16:52:06    115s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 10.18
[01/10 16:52:06    115s] +---------+---------+--------+--------+------------+--------+
[01/10 16:52:06    115s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/10 16:52:06    115s] +---------+---------+--------+--------+------------+--------+
[01/10 16:52:06    115s] |   10.18%|        -|   0.100|   0.000|   0:00:00.0| 2156.8M|
[01/10 16:52:06    115s] |   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
[01/10 16:52:06    115s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:52:06    115s] |   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
[01/10 16:52:06    115s] |   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
[01/10 16:52:06    115s] |   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
[01/10 16:52:06    115s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[01/10 16:52:06    115s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[01/10 16:52:06    115s] |   10.18%|        0|   0.100|   0.000|   0:00:00.0| 2156.8M|
[01/10 16:52:06    115s] +---------+---------+--------+--------+------------+--------+
[01/10 16:52:06    115s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 10.18
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/10 16:52:06    115s] --------------------------------------------------------------
[01/10 16:52:06    115s] |                                   | Total     | Sequential |
[01/10 16:52:06    115s] --------------------------------------------------------------
[01/10 16:52:06    115s] | Num insts resized                 |       0  |       0    |
[01/10 16:52:06    115s] | Num insts undone                  |       0  |       0    |
[01/10 16:52:06    115s] | Num insts Downsized               |       0  |       0    |
[01/10 16:52:06    115s] | Num insts Samesized               |       0  |       0    |
[01/10 16:52:06    115s] | Num insts Upsized                 |       0  |       0    |
[01/10 16:52:06    115s] | Num multiple commits+uncommits    |       0  |       -    |
[01/10 16:52:06    115s] --------------------------------------------------------------
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/10 16:52:06    115s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[01/10 16:52:06    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2156.8M, EPOCH TIME: 1736508126.273595
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2156.8M, EPOCH TIME: 1736508126.275091
[01/10 16:52:06    115s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2156.8M, EPOCH TIME: 1736508126.275516
[01/10 16:52:06    115s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2156.8M, EPOCH TIME: 1736508126.275552
[01/10 16:52:06    115s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2156.8M, EPOCH TIME: 1736508126.277364
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:06    115s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2156.8M, EPOCH TIME: 1736508126.284278
[01/10 16:52:06    115s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2156.8M, EPOCH TIME: 1736508126.284306
[01/10 16:52:06    115s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2156.8M, EPOCH TIME: 1736508126.284321
[01/10 16:52:06    115s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2156.8M, EPOCH TIME: 1736508126.284343
[01/10 16:52:06    115s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2156.8M, EPOCH TIME: 1736508126.284373
[01/10 16:52:06    115s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.009, REAL:0.009, MEM:2156.8M, EPOCH TIME: 1736508126.284397
[01/10 16:52:06    115s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.009, REAL:0.009, MEM:2156.8M, EPOCH TIME: 1736508126.284408
[01/10 16:52:06    115s] TDRefine: refinePlace mode is spiral
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37031.4
[01/10 16:52:06    115s] OPERPROF: Starting RefinePlace at level 1, MEM:2156.8M, EPOCH TIME: 1736508126.284430
[01/10 16:52:06    115s] *** Starting refinePlace (0:01:56 mem=2156.8M) ***
[01/10 16:52:06    115s] Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:06    115s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 16:52:06    115s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:52:06    115s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:52:06    115s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2156.8M, EPOCH TIME: 1736508126.285762
[01/10 16:52:06    115s] Starting refinePlace ...
[01/10 16:52:06    115s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:52:06    115s] One DDP V2 for no tweak run.
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/10 16:52:06    115s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/10 16:52:06    115s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:52:06    115s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:52:06    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2156.8MB) @(0:01:56 - 0:01:56).
[01/10 16:52:06    115s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/10 16:52:06    115s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.8MB
[01/10 16:52:06    115s] Statistics of distance of Instance movement in refine placement:
[01/10 16:52:06    115s]   maximum (X+Y) =         0.00 um
[01/10 16:52:06    115s]   mean    (X+Y) =         0.00 um
[01/10 16:52:06    115s] Summary Report:
[01/10 16:52:06    115s] Instances move: 0 (out of 130 movable)
[01/10 16:52:06    115s] Instances flipped: 0
[01/10 16:52:06    115s] Mean displacement: 0.00 um
[01/10 16:52:06    115s] Max displacement: 0.00 um 
[01/10 16:52:06    115s] Total instances moved : 0
[01/10 16:52:06    115s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:2156.8M, EPOCH TIME: 1736508126.287678
[01/10 16:52:06    115s] Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
[01/10 16:52:06    115s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.8MB
[01/10 16:52:06    115s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2156.8MB) @(0:01:56 - 0:01:56).
[01/10 16:52:06    115s] *** Finished refinePlace (0:01:56 mem=2156.8M) ***
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37031.4
[01/10 16:52:06    115s] OPERPROF: Finished RefinePlace at level 1, CPU:0.003, REAL:0.003, MEM:2156.8M, EPOCH TIME: 1736508126.287788
[01/10 16:52:06    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2156.8M, EPOCH TIME: 1736508126.288156
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2156.8M, EPOCH TIME: 1736508126.289515
[01/10 16:52:06    115s] *** maximum move = 0.00 um ***
[01/10 16:52:06    115s] *** Finished re-routing un-routed nets (2156.8M) ***
[01/10 16:52:06    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.8M, EPOCH TIME: 1736508126.290192
[01/10 16:52:06    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.8M, EPOCH TIME: 1736508126.291974
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:06    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2156.8M, EPOCH TIME: 1736508126.298932
[01/10 16:52:06    115s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.8M, EPOCH TIME: 1736508126.298969
[01/10 16:52:06    115s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2156.8M, EPOCH TIME: 1736508126.298986
[01/10 16:52:06    115s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2156.8M, EPOCH TIME: 1736508126.299009
[01/10 16:52:06    115s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2156.8M, EPOCH TIME: 1736508126.299041
[01/10 16:52:06    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2156.8M, EPOCH TIME: 1736508126.299063
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2156.8M) ***
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.12
[01/10 16:52:06    115s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:55.7/0:24:55.6 (0.1), mem = 2156.8M
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] =============================================================================================
[01/10 16:52:06    115s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.15-s110_1
[01/10 16:52:06    115s] =============================================================================================
[01/10 16:52:06    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptimizationStep       ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptEval                ]      6   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ RefinePlace            ]      1   0:00:00.0  (  24.6 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 16:52:06    115s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ MISC                   ]          0:00:00.1  (  69.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2137.7M, EPOCH TIME: 1736508126.300474
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2099.7M, EPOCH TIME: 1736508126.301877
[01/10 16:52:06    115s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:52:06    115s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2099.75M, totSessionCpu=0:01:56).
[01/10 16:52:06    115s] postCtsLateCongRepair #1 0
[01/10 16:52:06    115s] postCtsLateCongRepair #1 0
[01/10 16:52:06    115s] postCtsLateCongRepair #1 0
[01/10 16:52:06    115s] postCtsLateCongRepair #1 0
[01/10 16:52:06    115s] Starting local wire reclaim
[01/10 16:52:06    115s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[01/10 16:52:06    115s] ThreeLayerMode is on. Timing-driven placement option disabled.
[01/10 16:52:06    115s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2099.7M, EPOCH TIME: 1736508126.319439
[01/10 16:52:06    115s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2099.7M, EPOCH TIME: 1736508126.319472
[01/10 16:52:06    115s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2099.7M, EPOCH TIME: 1736508126.319494
[01/10 16:52:06    115s] Processing tracks to init pin-track alignment.
[01/10 16:52:06    115s] z: 2, totalTracks: 1
[01/10 16:52:06    115s] z: 4, totalTracks: 1
[01/10 16:52:06    115s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:52:06    115s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2099.7M, EPOCH TIME: 1736508126.321297
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 16:52:06    115s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.007, REAL:0.007, MEM:2099.7M, EPOCH TIME: 1736508126.328175
[01/10 16:52:06    115s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2099.7M, EPOCH TIME: 1736508126.328211
[01/10 16:52:06    115s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2099.7M, EPOCH TIME: 1736508126.328226
[01/10 16:52:06    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2099.7MB).
[01/10 16:52:06    115s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.009, REAL:0.009, MEM:2099.7M, EPOCH TIME: 1736508126.328263
[01/10 16:52:06    115s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.009, REAL:0.009, MEM:2099.7M, EPOCH TIME: 1736508126.328274
[01/10 16:52:06    115s] TDRefine: refinePlace mode is spiral
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37031.5
[01/10 16:52:06    115s] OPERPROF:   Starting RefinePlace at level 2, MEM:2099.7M, EPOCH TIME: 1736508126.328296
[01/10 16:52:06    115s] *** Starting refinePlace (0:01:56 mem=2099.7M) ***
[01/10 16:52:06    115s] Total net bbox length = 1.748e+03 (8.339e+02 9.142e+02) (ext = 5.492e+02)
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:06    115s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:52:06    115s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:52:06    115s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2099.7M, EPOCH TIME: 1736508126.329642
[01/10 16:52:06    115s] Starting refinePlace ...
[01/10 16:52:06    115s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:52:06    115s] One DDP V2 for no tweak run.
[01/10 16:52:06    115s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2099.7M, EPOCH TIME: 1736508126.330071
[01/10 16:52:06    115s] OPERPROF:         Starting spMPad at level 5, MEM:2099.7M, EPOCH TIME: 1736508126.330200
[01/10 16:52:06    115s] OPERPROF:           Starting spContextMPad at level 6, MEM:2099.7M, EPOCH TIME: 1736508126.330219
[01/10 16:52:06    115s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2099.7M, EPOCH TIME: 1736508126.330230
[01/10 16:52:06    115s] MP Top (130): mp=1.050. U=0.102.
[01/10 16:52:06    115s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2099.7M, EPOCH TIME: 1736508126.330289
[01/10 16:52:06    115s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2099.7M, EPOCH TIME: 1736508126.330312
[01/10 16:52:06    115s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2099.7M, EPOCH TIME: 1736508126.330323
[01/10 16:52:06    115s] OPERPROF:             Starting InitSKP at level 7, MEM:2099.7M, EPOCH TIME: 1736508126.330429
[01/10 16:52:06    115s] no activity file in design. spp won't run.
[01/10 16:52:06    115s] no activity file in design. spp won't run.
[01/10 16:52:06    115s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[01/10 16:52:06    115s] SKP cleared!
[01/10 16:52:06    115s] OPERPROF:             Finished InitSKP at level 7, CPU:0.002, REAL:0.002, MEM:2099.7M, EPOCH TIME: 1736508126.331997
[01/10 16:52:06    115s] **WARN: AAE based timing driven is off.
[01/10 16:52:06    115s] Init TDGP AAE failed.
[01/10 16:52:06    115s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.002, REAL:0.002, MEM:2099.7M, EPOCH TIME: 1736508126.332024
[01/10 16:52:06    115s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.002, REAL:0.002, MEM:2099.7M, EPOCH TIME: 1736508126.332035
[01/10 16:52:06    115s] Build timing info failed.
[01/10 16:52:06    115s] AAE Timing clean up.
[01/10 16:52:06    115s] Tweakage: fix icg 1, fix clk 0.
[01/10 16:52:06    115s] Tweakage: density cost 1, scale 0.4.
[01/10 16:52:06    115s] Tweakage: activity cost 0, scale 1.0.
[01/10 16:52:06    115s] OPERPROF:         Starting CoreOperation at level 5, MEM:2099.7M, EPOCH TIME: 1736508126.332060
[01/10 16:52:06    115s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2099.7M, EPOCH TIME: 1736508126.332111
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 3 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 3 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage swap 0 pairs.
[01/10 16:52:06    115s] Tweakage move 0 insts.
[01/10 16:52:06    115s] Tweakage move 0 insts.
[01/10 16:52:06    115s] Tweakage move 0 insts.
[01/10 16:52:06    115s] Tweakage move 12 insts.
[01/10 16:52:06    115s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.005, REAL:0.005, MEM:2099.7M, EPOCH TIME: 1736508126.337444
[01/10 16:52:06    115s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.005, REAL:0.005, MEM:2099.7M, EPOCH TIME: 1736508126.337472
[01/10 16:52:06    115s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.007, REAL:0.007, MEM:2099.7M, EPOCH TIME: 1736508126.337496
[01/10 16:52:06    115s] Move report: Congestion aware Tweak moves 20 insts, mean move: 6.94 um, max move: 21.84 um 
[01/10 16:52:06    115s] 	Max move on inst (g23851__1617): (485.04, 370.80) --> (490.08, 387.60)
[01/10 16:52:06    115s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2099.7mb) @(0:01:56 - 0:01:56).
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/10 16:52:06    115s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/10 16:52:06    115s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:52:06    115s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/10 16:52:06    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2099.7MB) @(0:01:56 - 0:01:56).
[01/10 16:52:06    115s] Move report: Detail placement moves 20 insts, mean move: 6.94 um, max move: 21.84 um 
[01/10 16:52:06    115s] 	Max move on inst (g23851__1617): (485.04, 370.80) --> (490.08, 387.60)
[01/10 16:52:06    115s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2099.7MB
[01/10 16:52:06    115s] Statistics of distance of Instance movement in refine placement:
[01/10 16:52:06    115s]   maximum (X+Y) =        21.84 um
[01/10 16:52:06    115s]   inst (g23851__1617) with max move: (485.04, 370.8) -> (490.08, 387.6)
[01/10 16:52:06    115s]   mean    (X+Y) =         6.94 um
[01/10 16:52:06    115s] Summary Report:
[01/10 16:52:06    115s] Instances move: 20 (out of 130 movable)
[01/10 16:52:06    115s] Instances flipped: 0
[01/10 16:52:06    115s] Mean displacement: 6.94 um
[01/10 16:52:06    115s] Max displacement: 21.84 um (Instance: g23851__1617) (485.04, 370.8) -> (490.08, 387.6)
[01/10 16:52:06    115s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mx02d1
[01/10 16:52:06    115s] Total instances moved : 20
[01/10 16:52:06    115s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.009, REAL:0.009, MEM:2099.7M, EPOCH TIME: 1736508126.339101
[01/10 16:52:06    115s] Total net bbox length = 1.719e+03 (8.054e+02 9.136e+02) (ext = 5.469e+02)
[01/10 16:52:06    115s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2099.7MB
[01/10 16:52:06    115s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2099.7MB) @(0:01:56 - 0:01:56).
[01/10 16:52:06    115s] *** Finished refinePlace (0:01:56 mem=2099.7M) ***
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37031.5
[01/10 16:52:06    115s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.011, REAL:0.011, MEM:2099.7M, EPOCH TIME: 1736508126.339203
[01/10 16:52:06    115s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2099.7M, EPOCH TIME: 1736508126.339216
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2099.7M, EPOCH TIME: 1736508126.340574
[01/10 16:52:06    115s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.021, REAL:0.021, MEM:2099.7M, EPOCH TIME: 1736508126.340604
[01/10 16:52:06    115s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:52:06    115s] #################################################################################
[01/10 16:52:06    115s] # Design Stage: PreRoute
[01/10 16:52:06    115s] # Design Name: luhn_top_module
[01/10 16:52:06    115s] # Design Mode: 90nm
[01/10 16:52:06    115s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:52:06    115s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:52:06    115s] # Signoff Settings: SI Off 
[01/10 16:52:06    115s] #################################################################################
[01/10 16:52:06    115s] Calculate delays in BcWc mode...
[01/10 16:52:06    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 2088.2M, InitMEM = 2088.2M)
[01/10 16:52:06    115s] Start delay calculation (fullDC) (1 T). (MEM=2088.23)
[01/10 16:52:06    115s] End AAE Lib Interpolated Model. (MEM=2099.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:52:06    115s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:52:06    115s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:52:06    115s] Total number of fetched objects 79
[01/10 16:52:06    115s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:52:06    115s] End delay calculation. (MEM=2116.18 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:52:06    115s] End delay calculation (fullDC). (MEM=2116.18 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:52:06    115s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2116.2M) ***
[01/10 16:52:06    115s] eGR doReRoute: optGuide
[01/10 16:52:06    115s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2116.2M, EPOCH TIME: 1736508126.457066
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] All LLGs are deleted
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2116.2M, EPOCH TIME: 1736508126.457112
[01/10 16:52:06    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2116.2M, EPOCH TIME: 1736508126.457132
[01/10 16:52:06    115s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2072.2M, EPOCH TIME: 1736508126.457328
[01/10 16:52:06    115s] {MMLU 0 0 79}
[01/10 16:52:06    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=2072.2M
[01/10 16:52:06    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=2072.2M
[01/10 16:52:06    115s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2072.18 MB )
[01/10 16:52:06    115s] (I)      ======================= Layers =======================
[01/10 16:52:06    115s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:52:06    115s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[01/10 16:52:06    115s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:52:06    115s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[01/10 16:52:06    115s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[01/10 16:52:06    115s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[01/10 16:52:06    115s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[01/10 16:52:06    115s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[01/10 16:52:06    115s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[01/10 16:52:06    115s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[01/10 16:52:06    115s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:52:06    115s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[01/10 16:52:06    115s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[01/10 16:52:06    115s] (I)      +-----+----+--------------+---------+--------+-------+
[01/10 16:52:06    115s] (I)      Started Import and model ( Curr Mem: 2072.18 MB )
[01/10 16:52:06    115s] (I)      Default pattern map key = luhn_top_module_default.
[01/10 16:52:06    115s] (I)      == Non-default Options ==
[01/10 16:52:06    115s] (I)      Maximum routing layer                              : 4
[01/10 16:52:06    115s] (I)      Number of threads                                  : 1
[01/10 16:52:06    115s] (I)      Method to set GCell size                           : row
[01/10 16:52:06    115s] (I)      Counted 495 PG shapes. We will not process PG shapes layer by layer.
[01/10 16:52:06    115s] (I)      Use row-based GCell size
[01/10 16:52:06    115s] (I)      Use row-based GCell align
[01/10 16:52:06    115s] (I)      layer 0 area = 202000
[01/10 16:52:06    115s] (I)      layer 1 area = 202000
[01/10 16:52:06    115s] (I)      layer 2 area = 202000
[01/10 16:52:06    115s] (I)      layer 3 area = 562000
[01/10 16:52:06    115s] (I)      GCell unit size   : 5600
[01/10 16:52:06    115s] (I)      GCell multiplier  : 1
[01/10 16:52:06    115s] (I)      GCell row height  : 5600
[01/10 16:52:06    115s] (I)      Actual row height : 5600
[01/10 16:52:06    115s] (I)      GCell align ref   : 270000 270000
[01/10 16:52:06    115s] [NR-eGR] Track table information for default rule: 
[01/10 16:52:06    115s] [NR-eGR] M1 has single uniform track structure
[01/10 16:52:06    115s] [NR-eGR] M2 has single uniform track structure
[01/10 16:52:06    115s] [NR-eGR] M3 has single uniform track structure
[01/10 16:52:06    115s] [NR-eGR] TOP_M has single uniform track structure
[01/10 16:52:06    115s] (I)      ============== Default via ===============
[01/10 16:52:06    115s] (I)      +---+------------------+-----------------+
[01/10 16:52:06    115s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[01/10 16:52:06    115s] (I)      +---+------------------+-----------------+
[01/10 16:52:06    115s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[01/10 16:52:06    115s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[01/10 16:52:06    115s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[01/10 16:52:06    115s] (I)      +---+------------------+-----------------+
[01/10 16:52:06    115s] [NR-eGR] Read 540 PG shapes
[01/10 16:52:06    115s] [NR-eGR] Read 0 clock shapes
[01/10 16:52:06    115s] [NR-eGR] Read 0 other shapes
[01/10 16:52:06    115s] [NR-eGR] #Routing Blockages  : 0
[01/10 16:52:06    115s] [NR-eGR] #Instance Blockages : 895
[01/10 16:52:06    115s] [NR-eGR] #PG Blockages       : 540
[01/10 16:52:06    115s] [NR-eGR] #Halo Blockages     : 0
[01/10 16:52:06    115s] [NR-eGR] #Boundary Blockages : 0
[01/10 16:52:06    115s] [NR-eGR] #Clock Blockages    : 0
[01/10 16:52:06    115s] [NR-eGR] #Other Blockages    : 0
[01/10 16:52:06    115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/10 16:52:06    115s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/10 16:52:06    115s] [NR-eGR] Read 71 nets ( ignored 0 )
[01/10 16:52:06    115s] (I)      early_global_route_priority property id does not exist.
[01/10 16:52:06    115s] (I)      Read Num Blocks=1435  Num Prerouted Wires=0  Num CS=0
[01/10 16:52:06    115s] (I)      Layer 1 (V) : #blockages 473 : #preroutes 0
[01/10 16:52:06    115s] (I)      Layer 2 (H) : #blockages 643 : #preroutes 0
[01/10 16:52:06    115s] (I)      Layer 3 (V) : #blockages 319 : #preroutes 0
[01/10 16:52:06    115s] (I)      Number of ignored nets                =      0
[01/10 16:52:06    115s] (I)      Number of connected nets              =      0
[01/10 16:52:06    115s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/10 16:52:06    115s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/10 16:52:06    115s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/10 16:52:06    115s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/10 16:52:06    115s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/10 16:52:06    115s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/10 16:52:06    115s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/10 16:52:06    115s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/10 16:52:06    115s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/10 16:52:06    115s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/10 16:52:06    115s] (I)      Ndr track 0 does not exist
[01/10 16:52:06    115s] (I)      ---------------------Grid Graph Info--------------------
[01/10 16:52:06    115s] (I)      Routing area        : (0, 0) - (775000, 775000)
[01/10 16:52:06    115s] (I)      Core area           : (270000, 270000) - (505000, 505000)
[01/10 16:52:06    115s] (I)      Site width          :   560  (dbu)
[01/10 16:52:06    115s] (I)      Row height          :  5600  (dbu)
[01/10 16:52:06    115s] (I)      GCell row height    :  5600  (dbu)
[01/10 16:52:06    115s] (I)      GCell width         :  5600  (dbu)
[01/10 16:52:06    115s] (I)      GCell height        :  5600  (dbu)
[01/10 16:52:06    115s] (I)      Grid                :   139   139     4
[01/10 16:52:06    115s] (I)      Layer numbers       :     1     2     3     4
[01/10 16:52:06    115s] (I)      Vertical capacity   :     0  5600     0  5600
[01/10 16:52:06    115s] (I)      Horizontal capacity :     0     0  5600     0
[01/10 16:52:06    115s] (I)      Default wire width  :   230   280   280   440
[01/10 16:52:06    115s] (I)      Default wire space  :   230   280   280   460
[01/10 16:52:06    115s] (I)      Default wire pitch  :   460   560   560   900
[01/10 16:52:06    115s] (I)      Default pitch size  :   460   560   560  1120
[01/10 16:52:06    115s] (I)      First track coord   :   640   360   640  1480
[01/10 16:52:06    115s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[01/10 16:52:06    115s] (I)      Total num of tracks :  1383  1384  1383   691
[01/10 16:52:06    115s] (I)      Num of masks        :     1     1     1     1
[01/10 16:52:06    115s] (I)      Num of trim masks   :     0     0     0     0
[01/10 16:52:06    115s] (I)      --------------------------------------------------------
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] [NR-eGR] ============ Routing rule table ============
[01/10 16:52:06    115s] [NR-eGR] Rule id: 0  Nets: 71
[01/10 16:52:06    115s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/10 16:52:06    115s] (I)                    Layer    2    3     4 
[01/10 16:52:06    115s] (I)                    Pitch  560  560  1120 
[01/10 16:52:06    115s] (I)             #Used tracks    1    1     1 
[01/10 16:52:06    115s] (I)       #Fully used tracks    1    1     1 
[01/10 16:52:06    115s] [NR-eGR] ========================================
[01/10 16:52:06    115s] [NR-eGR] 
[01/10 16:52:06    115s] (I)      =============== Blocked Tracks ===============
[01/10 16:52:06    115s] (I)      +-------+---------+----------+---------------+
[01/10 16:52:06    115s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/10 16:52:06    115s] (I)      +-------+---------+----------+---------------+
[01/10 16:52:06    115s] (I)      |     1 |       0 |        0 |         0.00% |
[01/10 16:52:06    115s] (I)      |     2 |  192376 |   170939 |        88.86% |
[01/10 16:52:06    115s] (I)      |     3 |  192237 |   171837 |        89.39% |
[01/10 16:52:06    115s] (I)      |     4 |   96049 |    85803 |        89.33% |
[01/10 16:52:06    115s] (I)      +-------+---------+----------+---------------+
[01/10 16:52:06    115s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2072.18 MB )
[01/10 16:52:06    115s] (I)      Reset routing kernel
[01/10 16:52:06    115s] (I)      Started Global Routing ( Curr Mem: 2072.18 MB )
[01/10 16:52:06    115s] (I)      totalPins=273  totalGlobalPin=264 (96.70%)
[01/10 16:52:06    115s] (I)      total 2D Cap : 55895 = (21478 H, 34417 V)
[01/10 16:52:06    115s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [2, 4]
[01/10 16:52:06    115s] (I)      
[01/10 16:52:06    115s] (I)      ============  Phase 1a Route ============
[01/10 16:52:06    115s] (I)      Usage: 458 = (228 H, 230 V) = (1.06% H, 0.67% V) = (1.277e+03um H, 1.288e+03um V)
[01/10 16:52:06    115s] (I)      
[01/10 16:52:06    115s] (I)      ============  Phase 1b Route ============
[01/10 16:52:06    115s] (I)      Usage: 458 = (228 H, 230 V) = (1.06% H, 0.67% V) = (1.277e+03um H, 1.288e+03um V)
[01/10 16:52:06    115s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.564800e+03um
[01/10 16:52:06    115s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[01/10 16:52:06    115s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/10 16:52:06    115s] (I)      
[01/10 16:52:06    115s] (I)      ============  Phase 1c Route ============
[01/10 16:52:06    115s] (I)      Usage: 458 = (228 H, 230 V) = (1.06% H, 0.67% V) = (1.277e+03um H, 1.288e+03um V)
[01/10 16:52:06    115s] (I)      
[01/10 16:52:06    115s] (I)      ============  Phase 1d Route ============
[01/10 16:52:06    115s] (I)      Usage: 458 = (228 H, 230 V) = (1.06% H, 0.67% V) = (1.277e+03um H, 1.288e+03um V)
[01/10 16:52:06    115s] (I)      
[01/10 16:52:06    115s] (I)      ============  Phase 1e Route ============
[01/10 16:52:06    115s] (I)      Usage: 458 = (228 H, 230 V) = (1.06% H, 0.67% V) = (1.277e+03um H, 1.288e+03um V)
[01/10 16:52:06    115s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 2.564800e+03um
[01/10 16:52:06    115s] (I)      
[01/10 16:52:06    115s] (I)      ============  Phase 1l Route ============
[01/10 16:52:06    115s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/10 16:52:06    115s] (I)      Layer  2:      22835       300         0      167100       24720    (87.11%) 
[01/10 16:52:06    115s] (I)      Layer  3:      20722       225         0      166630       25190    (86.87%) 
[01/10 16:52:06    115s] (I)      Layer  4:      10387         0         0       84675       11235    (88.29%) 
[01/10 16:52:06    115s] (I)      Total:         53944       525         0      418405       61145    (87.25%) 
[01/10 16:52:06    115s] (I)      
[01/10 16:52:06    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/10 16:52:06    115s] [NR-eGR]                        OverCon            
[01/10 16:52:06    115s] [NR-eGR]                         #Gcell     %Gcell
[01/10 16:52:06    115s] [NR-eGR]        Layer             (1-0)    OverCon
[01/10 16:52:06    115s] [NR-eGR] ----------------------------------------------
[01/10 16:52:06    115s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/10 16:52:06    115s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/10 16:52:06    115s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/10 16:52:06    115s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[01/10 16:52:06    115s] [NR-eGR] ----------------------------------------------
[01/10 16:52:06    115s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/10 16:52:06    115s] [NR-eGR] 
[01/10 16:52:06    115s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2080.18 MB )
[01/10 16:52:06    115s] (I)      total 2D Cap : 56157 = (21546 H, 34611 V)
[01/10 16:52:06    115s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/10 16:52:06    115s] (I)      ============= Track Assignment ============
[01/10 16:52:06    115s] (I)      Started Track Assignment (1T) ( Curr Mem: 2080.18 MB )
[01/10 16:52:06    115s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[01/10 16:52:06    115s] (I)      Run Multi-thread track assignment
[01/10 16:52:06    115s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2080.18 MB )
[01/10 16:52:06    115s] (I)      Started Export ( Curr Mem: 2080.18 MB )
[01/10 16:52:06    115s] [NR-eGR]                Length (um)  Vias 
[01/10 16:52:06    115s] [NR-eGR] ---------------------------------
[01/10 16:52:06    115s] [NR-eGR]  M1     (1H)             0   262 
[01/10 16:52:06    115s] [NR-eGR]  M2     (2V)          1313   356 
[01/10 16:52:06    115s] [NR-eGR]  M3     (3H)          1303     6 
[01/10 16:52:06    115s] [NR-eGR]  TOP_M  (4V)             4     0 
[01/10 16:52:06    115s] [NR-eGR] ---------------------------------
[01/10 16:52:06    115s] [NR-eGR]         Total         2620   624 
[01/10 16:52:06    115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:52:06    115s] [NR-eGR] Total half perimeter of net bounding box: 1719um
[01/10 16:52:06    115s] [NR-eGR] Total length: 2620um, number of vias: 624
[01/10 16:52:06    115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:52:06    115s] [NR-eGR] Total eGR-routed clock nets wire length: 824um, number of vias: 167
[01/10 16:52:06    115s] [NR-eGR] --------------------------------------------------------------------------
[01/10 16:52:06    115s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2070.66 MB )
[01/10 16:52:06    115s] Saved RC grid cleaned up.
[01/10 16:52:06    115s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2070.66 MB )
[01/10 16:52:06    115s] (I)      ====================================== Runtime Summary ======================================
[01/10 16:52:06    115s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/10 16:52:06    115s] (I)      ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s] (I)       Early Global Route kernel               100.00%  100.18 sec  100.20 sec  0.03 sec  0.03 sec 
[01/10 16:52:06    115s] (I)       +-Import and model                       14.21%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Create place DB                       0.79%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Import place data                   0.69%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Read instances and placement      0.30%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Read nets                         0.24%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Create route DB                       8.53%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Import route data (1T)              8.06%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Read blockages ( Layer 2-4 )      1.41%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Read routing blockages          0.00%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Read instance blockages         0.19%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Read PG blockages               0.18%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Read clock blockages            0.06%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Read other blockages            0.08%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Read halo blockages             0.01%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Read boundary cut boxes         0.00%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Read blackboxes                   0.02%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Read prerouted                    0.12%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Read unlegalized nets             0.01%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Read nets                         0.11%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Set up via pillars                0.01%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Initialize 3D grid graph          0.11%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Model blockage capacity           3.85%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Initialize 3D capacity          3.30%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Read aux data                         0.00%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Others data preparation               0.24%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Create route kernel                   4.15%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       +-Global Routing                         23.63%  100.18 sec  100.19 sec  0.01 sec  0.01 sec 
[01/10 16:52:06    115s] (I)       | +-Initialization                        0.28%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Net group 1                          20.35%  100.18 sec  100.19 sec  0.01 sec  0.01 sec 
[01/10 16:52:06    115s] (I)       | | +-Generate topology                   0.25%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Phase 1a                            1.81%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Pattern routing (1T)              1.09%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Add via demand to 2D              0.50%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Phase 1b                            0.19%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Phase 1c                            0.03%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Phase 1d                            0.03%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Phase 1e                            0.38%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Route legalization                0.10%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | | +-Legalize Blockage Violations    0.02%  100.18 sec  100.18 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Phase 1l                           14.44%  100.18 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | | +-Layer assignment (1T)            12.88%  100.18 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Clean cong LA                         0.00%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       +-Export 3D cong map                      3.37%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Export 2D cong map                    0.73%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       +-Extract Global 3D Wires                 0.03%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       +-Track Assignment (1T)                   7.28%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Initialization                        0.05%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Track Assignment Kernel               6.78%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Free Memory                           0.00%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       +-Export                                 46.27%  100.19 sec  100.20 sec  0.01 sec  0.01 sec 
[01/10 16:52:06    115s] (I)       | +-Export DB wires                       0.69%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Export all nets                     0.41%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | | +-Set wire vias                       0.09%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Report wirelength                     2.55%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Update net boxes                      0.72%  100.19 sec  100.19 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)       | +-Update timing                        41.91%  100.19 sec  100.20 sec  0.01 sec  0.01 sec 
[01/10 16:52:06    115s] (I)       +-Postprocess design                      0.12%  100.20 sec  100.20 sec  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)      ==================== Summary by functions =====================
[01/10 16:52:06    115s] (I)       Lv  Step                                %      Real       CPU 
[01/10 16:52:06    115s] (I)      ---------------------------------------------------------------
[01/10 16:52:06    115s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[01/10 16:52:06    115s] (I)        1  Export                         46.27%  0.01 sec  0.01 sec 
[01/10 16:52:06    115s] (I)        1  Global Routing                 23.63%  0.01 sec  0.01 sec 
[01/10 16:52:06    115s] (I)        1  Import and model               14.21%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        1  Track Assignment (1T)           7.28%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        1  Export 3D cong map              3.37%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        1  Postprocess design              0.12%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Update timing                  41.91%  0.01 sec  0.01 sec 
[01/10 16:52:06    115s] (I)        2  Net group 1                    20.35%  0.01 sec  0.01 sec 
[01/10 16:52:06    115s] (I)        2  Create route DB                 8.53%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Track Assignment Kernel         6.78%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Create route kernel             4.15%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Report wirelength               2.55%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Create place DB                 0.79%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Export 2D cong map              0.73%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Update net boxes                0.72%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Export DB wires                 0.69%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Initialization                  0.33%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Others data preparation         0.24%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Phase 1l                       14.44%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Import route data (1T)          8.06%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Phase 1a                        1.81%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Import place data               0.69%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Export all nets                 0.41%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Phase 1e                        0.38%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Generate topology               0.25%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Phase 1b                        0.19%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Set wire vias                   0.09%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Layer assignment (1T)          12.88%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Model blockage capacity         3.85%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Read blockages ( Layer 2-4 )    1.41%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Pattern routing (1T)            1.09%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Add via demand to 2D            0.50%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Read nets                       0.35%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Read instances and placement    0.30%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Read prerouted                  0.12%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Initialize 3D grid graph        0.11%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Route legalization              0.10%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Initialize 3D capacity          3.30%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Read instance blockages         0.19%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Read PG blockages               0.18%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Read other blockages            0.08%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Read clock blockages            0.06%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Legalize Blockage Violations    0.02%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[01/10 16:52:06    115s] Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'preRoute' .
[01/10 16:52:06    115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 16:52:06    115s] Type 'man IMPEXT-3530' for more detail.
[01/10 16:52:06    115s] PreRoute RC Extraction called for design luhn_top_module.
[01/10 16:52:06    115s] RC Extraction called in multi-corner(1) mode.
[01/10 16:52:06    115s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 16:52:06    115s] Type 'man IMPEXT-6197' for more detail.
[01/10 16:52:06    115s] RCMode: PreRoute
[01/10 16:52:06    115s]       RC Corner Indexes            0   
[01/10 16:52:06    115s] Capacitance Scaling Factor   : 1.00000 
[01/10 16:52:06    115s] Resistance Scaling Factor    : 1.00000 
[01/10 16:52:06    115s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 16:52:06    115s] Clock Res. Scaling Factor    : 1.00000 
[01/10 16:52:06    115s] Shrink Factor                : 1.00000
[01/10 16:52:06    115s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] Trim Metal Layers:
[01/10 16:52:06    115s] LayerId::1 widthSet size::1
[01/10 16:52:06    115s] LayerId::2 widthSet size::1
[01/10 16:52:06    115s] LayerId::3 widthSet size::1
[01/10 16:52:06    115s] LayerId::4 widthSet size::1
[01/10 16:52:06    115s] Updating RC grid for preRoute extraction ...
[01/10 16:52:06    115s] eee: pegSigSF::1.070000
[01/10 16:52:06    115s] Initializing multi-corner resistance tables ...
[01/10 16:52:06    115s] eee: l::1 avDens::0.121001 usedTrk::195.450714 availTrk::1615.286940 sigTrk::195.450714
[01/10 16:52:06    115s] eee: l::2 avDens::0.037181 usedTrk::41.035982 availTrk::1103.673673 sigTrk::41.035982
[01/10 16:52:06    115s] eee: l::3 avDens::0.021663 usedTrk::49.545357 availTrk::2287.055337 sigTrk::49.545357
[01/10 16:52:06    115s] eee: l::4 avDens::0.027229 usedTrk::45.775357 availTrk::1681.114739 sigTrk::45.775357
[01/10 16:52:06    115s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.498755 aWlH=0.000000 lMod=0 pMax=0.895100 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:52:06    115s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2070.664M)
[01/10 16:52:06    115s] Compute RC Scale Done ...
[01/10 16:52:06    115s] OPERPROF: Starting HotSpotCal at level 1, MEM:2089.7M, EPOCH TIME: 1736508126.495127
[01/10 16:52:06    115s] [hotspot] +------------+---------------+---------------+
[01/10 16:52:06    115s] [hotspot] |            |   max hotspot | total hotspot |
[01/10 16:52:06    115s] [hotspot] +------------+---------------+---------------+
[01/10 16:52:06    115s] [hotspot] | normalized |          0.00 |          0.00 |
[01/10 16:52:06    115s] [hotspot] +------------+---------------+---------------+
[01/10 16:52:06    115s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 16:52:06    115s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 16:52:06    115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2089.7M, EPOCH TIME: 1736508126.495510
[01/10 16:52:06    115s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/10 16:52:06    115s] Begin: GigaOpt Route Type Constraints Refinement
[01/10 16:52:06    115s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.8/0:24:55.8 (0.1), mem = 2089.7M
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.13
[01/10 16:52:06    115s] ### Creating RouteCongInterface, started
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] #optDebug: {0, 1.000}
[01/10 16:52:06    115s] ### Creating RouteCongInterface, finished
[01/10 16:52:06    115s] Updated routing constraints on 0 nets.
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.13
[01/10 16:52:06    115s] Bottom Preferred Layer:
[01/10 16:52:06    115s]     None
[01/10 16:52:06    115s] Via Pillar Rule:
[01/10 16:52:06    115s]     None
[01/10 16:52:06    115s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.8/0:24:55.8 (0.1), mem = 2089.7M
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] =============================================================================================
[01/10 16:52:06    115s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.15-s110_1
[01/10 16:52:06    115s] =============================================================================================
[01/10 16:52:06    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  52.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] [ MISC                   ]          0:00:00.0  (  47.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    115s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] End: GigaOpt Route Type Constraints Refinement
[01/10 16:52:06    115s] skip EGR on cluster skew clock nets.
[01/10 16:52:06    115s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:52:06    115s] #################################################################################
[01/10 16:52:06    115s] # Design Stage: PreRoute
[01/10 16:52:06    115s] # Design Name: luhn_top_module
[01/10 16:52:06    115s] # Design Mode: 90nm
[01/10 16:52:06    115s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:52:06    115s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:52:06    115s] # Signoff Settings: SI Off 
[01/10 16:52:06    115s] #################################################################################
[01/10 16:52:06    115s] Calculate delays in BcWc mode...
[01/10 16:52:06    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 2087.7M, InitMEM = 2087.7M)
[01/10 16:52:06    115s] Start delay calculation (fullDC) (1 T). (MEM=2087.74)
[01/10 16:52:06    115s] End AAE Lib Interpolated Model. (MEM=2099.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:52:06    115s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:52:06    115s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:52:06    115s] Total number of fetched objects 79
[01/10 16:52:06    115s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:52:06    115s] End delay calculation. (MEM=2117.88 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:52:06    115s] End delay calculation (fullDC). (MEM=2117.88 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:52:06    115s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2117.9M) ***
[01/10 16:52:06    115s] Begin: GigaOpt postEco DRV Optimization
[01/10 16:52:06    115s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/10 16:52:06    115s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.9/0:24:55.8 (0.1), mem = 2117.9M
[01/10 16:52:06    115s] Info: 7 io nets excluded
[01/10 16:52:06    115s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:52:06    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.14
[01/10 16:52:06    115s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:52:06    115s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=2117.9M
[01/10 16:52:06    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2117.9M, EPOCH TIME: 1736508126.564581
[01/10 16:52:06    115s] Processing tracks to init pin-track alignment.
[01/10 16:52:06    115s] z: 2, totalTracks: 1
[01/10 16:52:06    115s] z: 4, totalTracks: 1
[01/10 16:52:06    115s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:52:06    115s] All LLGs are deleted
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2117.9M, EPOCH TIME: 1736508126.566744
[01/10 16:52:06    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1736508126.566972
[01/10 16:52:06    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2117.9M, EPOCH TIME: 1736508126.567017
[01/10 16:52:06    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    115s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2117.9M, EPOCH TIME: 1736508126.567085
[01/10 16:52:06    115s] Max number of tech site patterns supported in site array is 256.
[01/10 16:52:06    115s] Core basic site is CoreSite
[01/10 16:52:06    115s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2117.9M, EPOCH TIME: 1736508126.573199
[01/10 16:52:06    115s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:52:06    115s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:52:06    115s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1736508126.573294
[01/10 16:52:06    115s] Fast DP-INIT is on for default
[01/10 16:52:06    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:52:06    115s] Atter site array init, number of instance map data is 0.
[01/10 16:52:06    115s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2117.9M, EPOCH TIME: 1736508126.574453
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 16:52:06    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2117.9M, EPOCH TIME: 1736508126.574626
[01/10 16:52:06    115s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2117.9M, EPOCH TIME: 1736508126.574644
[01/10 16:52:06    115s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1736508126.574661
[01/10 16:52:06    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2117.9MB).
[01/10 16:52:06    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2117.9M, EPOCH TIME: 1736508126.574695
[01/10 16:52:06    115s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:52:06    115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=2117.9M
[01/10 16:52:06    115s] ### Creating RouteCongInterface, started
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[01/10 16:52:06    115s] 
[01/10 16:52:06    115s] #optDebug: {0, 1.000}
[01/10 16:52:06    115s] ### Creating RouteCongInterface, finished
[01/10 16:52:06    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=2117.9M
[01/10 16:52:06    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=2117.9M
[01/10 16:52:06    116s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 16:52:06    116s] [GPS-DRV] maxDensity (design): 0.95
[01/10 16:52:06    116s] [GPS-DRV] maxLocalDensity: 0.98
[01/10 16:52:06    116s] [GPS-DRV] All active and enabled setup views
[01/10 16:52:06    116s] [GPS-DRV]     my_analysis_view_setup
[01/10 16:52:06    116s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 16:52:06    116s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/10 16:52:06    116s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/10 16:52:06    116s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/10 16:52:06    116s] [GPS-DRV] timing-driven DRV settings
[01/10 16:52:06    116s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 16:52:06    116s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2152.2M, EPOCH TIME: 1736508126.653595
[01/10 16:52:06    116s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2152.2M, EPOCH TIME: 1736508126.653638
[01/10 16:52:06    116s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:52:06    116s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/10 16:52:06    116s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:52:06    116s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 16:52:06    116s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:52:06    116s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 16:52:06    116s] |     0|     0|     0.00|     1|     1|    -3.12|     1|     1|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%|          |         |
[01/10 16:52:06    116s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 16:52:06    116s] |     0|     0|     0.00|     1|     1|    -3.12|     1|     1|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%| 0:00:00.0|  2168.2M|
[01/10 16:52:06    116s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] ###############################################################################
[01/10 16:52:06    116s] #
[01/10 16:52:06    116s] #  Large fanout net report:  
[01/10 16:52:06    116s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[01/10 16:52:06    116s] #     - current density: 10.18
[01/10 16:52:06    116s] #
[01/10 16:52:06    116s] #  List of high fanout nets:
[01/10 16:52:06    116s] #
[01/10 16:52:06    116s] ###############################################################################
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] =======================================================================
[01/10 16:52:06    116s]                 Reasons for remaining drv violations
[01/10 16:52:06    116s] =======================================================================
[01/10 16:52:06    116s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] MultiBuffering failure reasons
[01/10 16:52:06    116s] ------------------------------------------------
[01/10 16:52:06    116s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2168.2M) ***
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] Total-nets :: 71, Stn-nets :: 0, ratio :: 0 %, Total-len 2605.45, Stn-len 0
[01/10 16:52:06    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2149.1M, EPOCH TIME: 1736508126.656328
[01/10 16:52:06    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:52:06    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2107.1M, EPOCH TIME: 1736508126.658054
[01/10 16:52:06    116s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:52:06    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.14
[01/10 16:52:06    116s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:56.0/0:24:55.9 (0.1), mem = 2107.1M
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] =============================================================================================
[01/10 16:52:06    116s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.15-s110_1
[01/10 16:52:06    116s] =============================================================================================
[01/10 16:52:06    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:06    116s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    116s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/10 16:52:06    116s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:06    116s] [ MISC                   ]          0:00:00.1  (  85.0 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:52:06    116s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    116s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:52:06    116s] ---------------------------------------------------------------------------------------------
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] End: GigaOpt postEco DRV Optimization
[01/10 16:52:06    116s] **INFO: Flow update: Design timing is met.
[01/10 16:52:06    116s] **INFO: Skipping refine place as no non-legal commits were detected
[01/10 16:52:06    116s] **INFO: Flow update: Design timing is met.
[01/10 16:52:06    116s] **INFO: Flow update: Design timing is met.
[01/10 16:52:06    116s] **INFO: Flow update: Design timing is met.
[01/10 16:52:06    116s] #optDebug: fT-D <X 1 0 0 0>
[01/10 16:52:06    116s] Register exp ratio and priority group on 0 nets on 79 nets : 
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] Active setup views:
[01/10 16:52:06    116s]  my_analysis_view_setup
[01/10 16:52:06    116s]   Dominating endpoints: 0
[01/10 16:52:06    116s]   Dominating TNS: -0.000
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'preRoute' .
[01/10 16:52:06    116s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 16:52:06    116s] Type 'man IMPEXT-3530' for more detail.
[01/10 16:52:06    116s] PreRoute RC Extraction called for design luhn_top_module.
[01/10 16:52:06    116s] RC Extraction called in multi-corner(1) mode.
[01/10 16:52:06    116s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 16:52:06    116s] Type 'man IMPEXT-6197' for more detail.
[01/10 16:52:06    116s] RCMode: PreRoute
[01/10 16:52:06    116s]       RC Corner Indexes            0   
[01/10 16:52:06    116s] Capacitance Scaling Factor   : 1.00000 
[01/10 16:52:06    116s] Resistance Scaling Factor    : 1.00000 
[01/10 16:52:06    116s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 16:52:06    116s] Clock Res. Scaling Factor    : 1.00000 
[01/10 16:52:06    116s] Shrink Factor                : 1.00000
[01/10 16:52:06    116s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s] Trim Metal Layers:
[01/10 16:52:06    116s] LayerId::1 widthSet size::1
[01/10 16:52:06    116s] LayerId::2 widthSet size::1
[01/10 16:52:06    116s] LayerId::3 widthSet size::1
[01/10 16:52:06    116s] LayerId::4 widthSet size::1
[01/10 16:52:06    116s] Updating RC grid for preRoute extraction ...
[01/10 16:52:06    116s] eee: pegSigSF::1.070000
[01/10 16:52:06    116s] Initializing multi-corner resistance tables ...
[01/10 16:52:06    116s] eee: l::1 avDens::0.121001 usedTrk::195.450714 availTrk::1615.286940 sigTrk::195.450714
[01/10 16:52:06    116s] eee: l::2 avDens::0.037181 usedTrk::41.035982 availTrk::1103.673673 sigTrk::41.035982
[01/10 16:52:06    116s] eee: l::3 avDens::0.021663 usedTrk::49.545357 availTrk::2287.055337 sigTrk::49.545357
[01/10 16:52:06    116s] eee: l::4 avDens::0.027229 usedTrk::45.775357 availTrk::1681.114739 sigTrk::45.775357
[01/10 16:52:06    116s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.498755 aWlH=0.000000 lMod=0 pMax=0.895100 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:52:06    116s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2135.777M)
[01/10 16:52:06    116s] Starting delay calculation for Setup views
[01/10 16:52:06    116s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/10 16:52:06    116s] #################################################################################
[01/10 16:52:06    116s] # Design Stage: PreRoute
[01/10 16:52:06    116s] # Design Name: luhn_top_module
[01/10 16:52:06    116s] # Design Mode: 90nm
[01/10 16:52:06    116s] # Analysis Mode: MMMC Non-OCV 
[01/10 16:52:06    116s] # Parasitics Mode: No SPEF/RCDB 
[01/10 16:52:06    116s] # Signoff Settings: SI Off 
[01/10 16:52:06    116s] #################################################################################
[01/10 16:52:06    116s] Calculate delays in BcWc mode...
[01/10 16:52:06    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 2133.8M, InitMEM = 2133.8M)
[01/10 16:52:06    116s] Start delay calculation (fullDC) (1 T). (MEM=2133.78)
[01/10 16:52:06    116s] End AAE Lib Interpolated Model. (MEM=2145.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:52:06    116s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:52:06    116s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:52:06    116s] Total number of fetched objects 79
[01/10 16:52:06    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:52:06    116s] End delay calculation. (MEM=2120.56 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:52:06    116s] End delay calculation (fullDC). (MEM=2120.56 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:52:06    116s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2120.6M) ***
[01/10 16:52:06    116s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:56 mem=2120.6M)
[01/10 16:52:06    116s] Reported timing to dir ./timingReports
[01/10 16:52:06    116s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1842.8M, totSessionCpu=0:01:56 **
[01/10 16:52:06    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2077.6M, EPOCH TIME: 1736508126.752052
[01/10 16:52:06    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    116s] 
[01/10 16:52:06    116s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:06    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2077.6M, EPOCH TIME: 1736508126.758794
[01/10 16:52:06    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:06    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.091  |   N/A   | 28.091  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2093.0M, EPOCH TIME: 1736508127.449559
[01/10 16:52:07    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] 
[01/10 16:52:07    116s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:07    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2093.0M, EPOCH TIME: 1736508127.456732
[01/10 16:52:07    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] Density: 10.181%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2093.0M, EPOCH TIME: 1736508127.460008
[01/10 16:52:07    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] 
[01/10 16:52:07    116s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:52:07    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2093.0M, EPOCH TIME: 1736508127.466899
[01/10 16:52:07    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1843.6M, totSessionCpu=0:01:56 **
[01/10 16:52:07    116s] 
[01/10 16:52:07    116s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:52:07    116s] Deleting Lib Analyzer.
[01/10 16:52:07    116s] 
[01/10 16:52:07    116s] TimeStamp Deleting Cell Server End ...
[01/10 16:52:07    116s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/10 16:52:07    116s] Type 'man IMPOPT-3195' for more detail.
[01/10 16:52:07    116s] *** Finished optDesign ***
[01/10 16:52:07    116s] 
[01/10 16:52:07    116s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.3 real=0:00:05.0)
[01/10 16:52:07    116s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[01/10 16:52:07    116s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[01/10 16:52:07    116s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[01/10 16:52:07    116s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:52:07    116s] Info: Destroy the CCOpt slew target map.
[01/10 16:52:07    116s] clean pInstBBox. size 0
[01/10 16:52:07    116s] All LLGs are deleted
[01/10 16:52:07    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:52:07    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2093.0M, EPOCH TIME: 1736508127.492561
[01/10 16:52:07    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2093.0M, EPOCH TIME: 1736508127.492620
[01/10 16:52:07    116s] Info: pop threads available for lower-level modules during optimization.
[01/10 16:52:07    116s] *** optDesign #1 [finish] : cpu/real = 0:00:03.4/0:00:04.1 (0.8), totSession cpu/real = 0:01:56.2/0:24:56.8 (0.1), mem = 2093.0M
[01/10 16:52:07    116s] 
[01/10 16:52:07    116s] =============================================================================================
[01/10 16:52:07    116s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[01/10 16:52:07    116s] =============================================================================================
[01/10 16:52:07    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:52:07    116s] ---------------------------------------------------------------------------------------------
[01/10 16:52:07    116s] [ InitOpt                ]      1   0:00:01.2  (  29.3 % )     0:00:01.3 /  0:00:01.3    1.0
[01/10 16:52:07    116s] [ GlobalOpt              ]      1   0:00:00.7  (  16.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:52:07    116s] [ DrvOpt                 ]      2   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.1
[01/10 16:52:07    116s] [ AreaOpt                ]      2   0:00:00.7  (  16.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:52:07    116s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.4 % )     0:00:00.8 /  0:00:00.2    0.2
[01/10 16:52:07    116s] [ DrvReport              ]      2   0:00:00.7  (  16.5 % )     0:00:00.7 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 16:52:07    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ RefinePlace            ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/10 16:52:07    116s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[01/10 16:52:07    116s] [ ExtractRC              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ TimingUpdate           ]     24   0:00:00.1  (   2.5 % )     0:00:00.2 /  0:00:00.2    0.9
[01/10 16:52:07    116s] [ FullDelayCalc          ]      4   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:52:07    116s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:52:07    116s] [ MISC                   ]          0:00:00.3  (   7.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/10 16:52:07    116s] ---------------------------------------------------------------------------------------------
[01/10 16:52:07    116s]  optDesign #1 TOTAL                 0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:03.4    0.8
[01/10 16:52:07    116s] ---------------------------------------------------------------------------------------------
[01/10 16:52:07    116s] 
[01/10 16:52:50    118s] <CMD> fit
[01/10 16:53:21    120s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[01/10 16:53:21    120s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[01/10 16:53:21    120s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[01/10 16:53:21    120s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[01/10 16:53:21    120s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[01/10 16:53:21    120s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[01/10 16:53:21    120s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[01/10 16:53:21    120s] <CMD> routeDesign -globalDetail
[01/10 16:53:21    120s] ### Time Record (routeDesign) is installed.
[01/10 16:53:21    120s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.13 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/10 16:53:21    120s] #**INFO: setDesignMode -flowEffort standard
[01/10 16:53:21    120s] #**INFO: setDesignMode -powerEffort none
[01/10 16:53:21    120s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/10 16:53:21    120s] **INFO: User settings:
[01/10 16:53:21    120s] setNanoRouteMode -drouteEndIteration           1
[01/10 16:53:21    120s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/10 16:53:21    120s] setNanoRouteMode -grouteExpTdStdDelay          50.6
[01/10 16:53:21    120s] setNanoRouteMode -routeBottomRoutingLayer      1
[01/10 16:53:21    120s] setNanoRouteMode -routeTopRoutingLayer         4
[01/10 16:53:21    120s] setNanoRouteMode -routeWithSiDriven            false
[01/10 16:53:21    120s] setNanoRouteMode -routeWithTimingDriven        false
[01/10 16:53:21    120s] setExtractRCMode -engine                       preRoute
[01/10 16:53:21    120s] setDelayCalMode -enable_high_fanout            true
[01/10 16:53:21    120s] setDelayCalMode -engine                        aae
[01/10 16:53:21    120s] setDelayCalMode -ignoreNetLoad                 false
[01/10 16:53:21    120s] setDelayCalMode -socv_accuracy_mode            low
[01/10 16:53:21    120s] setSIMode -separate_delta_delay_on_data        true
[01/10 16:53:21    120s] 
[01/10 16:53:21    120s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/10 16:53:21    120s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/10 16:53:21    120s] OPERPROF: Starting checkPlace at level 1, MEM:2052.0M, EPOCH TIME: 1736508201.640593
[01/10 16:53:21    120s] Processing tracks to init pin-track alignment.
[01/10 16:53:21    120s] z: 2, totalTracks: 1
[01/10 16:53:21    120s] z: 4, totalTracks: 1
[01/10 16:53:21    120s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:53:21    120s] All LLGs are deleted
[01/10 16:53:21    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:53:21    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:53:21    120s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2052.0M, EPOCH TIME: 1736508201.642930
[01/10 16:53:21    120s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1736508201.643245
[01/10 16:53:21    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2052.0M, EPOCH TIME: 1736508201.643278
[01/10 16:53:21    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:53:21    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:53:21    120s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2052.0M, EPOCH TIME: 1736508201.643373
[01/10 16:53:21    120s] Max number of tech site patterns supported in site array is 256.
[01/10 16:53:21    120s] Core basic site is CoreSite
[01/10 16:53:21    120s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2052.0M, EPOCH TIME: 1736508201.643453
[01/10 16:53:21    120s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 16:53:21    120s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 16:53:21    120s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1736508201.643547
[01/10 16:53:21    120s] SiteArray: non-trimmed site array dimensions = 41 x 419
[01/10 16:53:21    120s] SiteArray: use 106,496 bytes
[01/10 16:53:21    120s] SiteArray: current memory after site array memory allocation 2052.0M
[01/10 16:53:21    120s] SiteArray: FP blocked sites are writable
[01/10 16:53:21    120s] SiteArray: number of non floorplan blocked sites for llg default is 17179
[01/10 16:53:21    120s] Atter site array init, number of instance map data is 0.
[01/10 16:53:21    120s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2052.0M, EPOCH TIME: 1736508201.644164
[01/10 16:53:21    120s] 
[01/10 16:53:21    120s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:53:21    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2052.0M, EPOCH TIME: 1736508201.644324
[01/10 16:53:21    120s] Begin checking placement ... (start mem=2052.0M, init mem=2052.0M)
[01/10 16:53:21    120s] Begin checking exclusive groups violation ...
[01/10 16:53:21    120s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 16:53:21    120s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 16:53:21    120s] 
[01/10 16:53:21    120s] Running CheckPlace using 1 thread in normal mode...
[01/10 16:53:21    120s] 
[01/10 16:53:21    120s] ...checkPlace normal is done!
[01/10 16:53:21    120s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2052.0M, EPOCH TIME: 1736508201.645323
[01/10 16:53:21    120s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1736508201.645401
[01/10 16:53:21    120s] *info: Placed = 130           
[01/10 16:53:21    120s] *info: Unplaced = 0           
[01/10 16:53:21    120s] Placement Density:10.18%(5485/53873)
[01/10 16:53:21    120s] Placement Density (including fixed std cells):10.18%(5485/53873)
[01/10 16:53:21    120s] All LLGs are deleted
[01/10 16:53:21    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:53:21    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:53:21    120s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2052.0M, EPOCH TIME: 1736508201.645640
[01/10 16:53:21    120s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1736508201.645881
[01/10 16:53:21    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:53:21    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:53:21    120s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2052.0M)
[01/10 16:53:21    120s] OPERPROF: Finished checkPlace at level 1, CPU:0.006, REAL:0.006, MEM:2052.0M, EPOCH TIME: 1736508201.646614
[01/10 16:53:21    120s] 
[01/10 16:53:21    120s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/10 16:53:21    120s] *** Changed status on (0) nets in Clock.
[01/10 16:53:21    120s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2052.0M) ***
[01/10 16:53:21    120s] 
[01/10 16:53:21    120s] globalDetailRoute
[01/10 16:53:21    120s] 
[01/10 16:53:21    120s] #Start globalDetailRoute on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### Time Record (globalDetailRoute) is installed.
[01/10 16:53:21    120s] ### Time Record (Pre Callback) is installed.
[01/10 16:53:21    120s] ### Time Record (Pre Callback) is uninstalled.
[01/10 16:53:21    120s] ### Time Record (DB Import) is installed.
[01/10 16:53:21    120s] ### Time Record (Timing Data Generation) is installed.
[01/10 16:53:21    120s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 16:53:21    120s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/10 16:53:21    120s] ### Net info: total nets: 490
[01/10 16:53:21    120s] ### Net info: dirty nets: 301
[01/10 16:53:21    120s] ### Net info: marked as disconnected nets: 0
[01/10 16:53:21    120s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/10 16:53:21    120s] #num needed restored net=0
[01/10 16:53:21    120s] #need_extraction net=0 (total=490)
[01/10 16:53:21    120s] ### Net info: fully routed nets: 0
[01/10 16:53:21    120s] ### Net info: trivial (< 2 pins) nets: 355
[01/10 16:53:21    120s] ### Net info: unrouted nets: 135
[01/10 16:53:21    120s] ### Net info: re-extraction nets: 0
[01/10 16:53:21    120s] ### Net info: ignored nets: 0
[01/10 16:53:21    120s] ### Net info: skip routing nets: 0
[01/10 16:53:21    120s] ### import design signature (5): route=421101527 fixed_route=421101527 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2005680525 dirty_area=0 del_dirty_area=0 cell=2004932486 placement=1005237903 pin_access=1 inst_pattern=1
[01/10 16:53:21    120s] ### Time Record (DB Import) is uninstalled.
[01/10 16:53:21    120s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[01/10 16:53:21    120s] #RTESIG:78da95d2c14ec3300c0050ce7c8595ed50a46dc46e93265724ae8026e03a6534ed2a75a9
[01/10 16:53:21    120s] #       94a407fe9e2071192a0df3d54f8eed78b57e7fdc0323dca1d806447e4078da13718db425
[01/10 16:53:21    120s] #       ceab7bc2434abd3db0dbd5faf9e5954a050845efa2edacdfc014ac876063ec5d77f743b4
[01/10 16:53:21    120s] #       82d60cc142711cc76103cda733e7fe031adb9a6988bf782534f0e58ac8395d969c43480a
[01/10 16:53:21    120s] #       a29ffef92c62555ec505bf860ba941f09de4df01453b8c26ceb72db4cccf266b9147b592
[01/10 16:53:21    120s] #       b9bfc15a23b053df9d181421fa9499774a11b0108d6b8c6f92b56e3aff254b606e747649
[01/10 16:53:21    120s] #       513aad8bf5cd1a29a1cadc162a016cb9f764f21b4d482fa19b2fe4b1f245
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### Time Record (Data Preparation) is installed.
[01/10 16:53:21    120s] #RTESIG:78da95d2b14ec330100660669ee2e47608525b7c97d8b15724564015b056863869a4d491
[01/10 16:53:21    120s] #       6c67e0ed3188a528c4d4eb7df2ef3bdf6afd7abf0746b843b10d88fc80f0b027e21a694b
[01/10 16:53:21    120s] #       9c57b78487547ab963d7abf5e3d333950a108ade45db59bf8129580fc1c6d8bbeee68768
[01/10 16:53:21    120s] #       05ad198285e26d1c870d341fce9cfa77686c6ba621fee295d0c0976f44cee9fcca3984a4
[01/10 16:53:21    120s] #       20fae99fb18855791117fc122ea406c177927f1d28da613471fed942cb7c6fb21679542b
[01/10 16:53:21    120s] #       99fb1bac35023bf6dd914111a24f9579a714010bd1b8c6f82659eba6d35fb204e6466717
[01/10 16:53:21    120s] #       952601ecbb83e5604a3b7836e759232554992544950273592a3ffa84f412bafa04cfd0fe
[01/10 16:53:21    120s] #       fa
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### Time Record (Data Preparation) is uninstalled.
[01/10 16:53:21    120s] ### Time Record (Global Routing) is installed.
[01/10 16:53:21    120s] ### Time Record (Global Routing) is uninstalled.
[01/10 16:53:21    120s] #Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
[01/10 16:53:21    120s] #Total number of routable nets = 135.
[01/10 16:53:21    120s] #Total number of nets in the design = 490.
[01/10 16:53:21    120s] #135 routable nets do not have any wires.
[01/10 16:53:21    120s] #135 nets will be global routed.
[01/10 16:53:21    120s] ### Time Record (Data Preparation) is installed.
[01/10 16:53:21    120s] #Start routing data preparation on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Minimum voltage of a net in the design = 0.000.
[01/10 16:53:21    120s] #Maximum voltage of a net in the design = 1.980.
[01/10 16:53:21    120s] #Voltage range [0.000 - 1.980] has 413 nets.
[01/10 16:53:21    120s] #Voltage range [0.000 - 0.000] has 75 nets.
[01/10 16:53:21    120s] #Voltage range [1.620 - 1.980] has 2 nets.
[01/10 16:53:21    120s] #Build and mark too close pins for the same net.
[01/10 16:53:21    120s] ### Time Record (Cell Pin Access) is installed.
[01/10 16:53:21    120s] #Rebuild pin access data for design.
[01/10 16:53:21    120s] #Initial pin access analysis.
[01/10 16:53:21    120s] #Detail pin access analysis.
[01/10 16:53:21    120s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 16:53:21    120s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[01/10 16:53:21    120s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[01/10 16:53:21    120s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[01/10 16:53:21    120s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[01/10 16:53:21    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.94 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #Regenerating Ggrids automatically.
[01/10 16:53:21    120s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[01/10 16:53:21    120s] #Using automatically generated G-grids.
[01/10 16:53:21    120s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 16:53:21    120s] #Done routing data preparation.
[01/10 16:53:21    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.97 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Finished routing data preparation on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Cpu time = 00:00:00
[01/10 16:53:21    120s] #Elapsed time = 00:00:00
[01/10 16:53:21    120s] #Increased memory = 8.31 (MB)
[01/10 16:53:21    120s] #Total memory = 1806.97 (MB)
[01/10 16:53:21    120s] #Peak memory = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### Time Record (Data Preparation) is uninstalled.
[01/10 16:53:21    120s] ### Time Record (Global Routing) is installed.
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Start global routing on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Start global routing initialization on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Number of eco nets is 0
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Start global routing data preparation on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### build_merged_routing_blockage_rect_list starts on Fri Jan 10 16:53:21 2025 with memory = 1806.97 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] #Start routing resource analysis on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### init_is_bin_blocked starts on Fri Jan 10 16:53:21 2025 with memory = 1806.97 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### adjust_flow_cap starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### adjust_flow_per_partial_route_obs starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### set_via_blocked starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### copy_flow starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] #Routing resource analysis is done on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### report_flow_cap starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #  Resource Analysis:
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/10 16:53:21    120s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/10 16:53:21    120s] #  --------------------------------------------------------------
[01/10 16:53:21    120s] #  M1             H         113        1270        8464    88.23%
[01/10 16:53:21    120s] #  M2             V         159        1225        8464    86.94%
[01/10 16:53:21    120s] #  M3             H         148        1235        8464    86.47%
[01/10 16:53:21    120s] #  TOP_M          V          75         616        8464    87.58%
[01/10 16:53:21    120s] #  --------------------------------------------------------------
[01/10 16:53:21    120s] #  Total                    496      89.67%       33856    87.31%
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### analyze_m2_tracks starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### report_initial_resource starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### mark_pg_pins_accessibility starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### set_net_region starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Global routing data preparation is done on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### prepare_level starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### init level 1 starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### Level 1 hgrid = 92 X 92
[01/10 16:53:21    120s] ### prepare_level_flow starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Global routing initialization is done on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #start global routing iteration 1...
[01/10 16:53:21    120s] ### init_flow_edge starts on Fri Jan 10 16:53:21 2025 with memory = 1807.54 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### routing at level 1 (topmost level) iter 0
[01/10 16:53:21    120s] ### measure_qor starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### measure_congestion starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #start global routing iteration 2...
[01/10 16:53:21    120s] ### routing at level 1 (topmost level) iter 1
[01/10 16:53:21    120s] ### measure_qor starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### measure_congestion starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### route_end starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
[01/10 16:53:21    120s] #Total number of routable nets = 135.
[01/10 16:53:21    120s] #Total number of nets in the design = 490.
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #135 routable nets have routed wires.
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Routed nets constraints summary:
[01/10 16:53:21    120s] #-----------------------------
[01/10 16:53:21    120s] #        Rules   Unconstrained  
[01/10 16:53:21    120s] #-----------------------------
[01/10 16:53:21    120s] #      Default             135  
[01/10 16:53:21    120s] #-----------------------------
[01/10 16:53:21    120s] #        Total             135  
[01/10 16:53:21    120s] #-----------------------------
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Routing constraints summary of the whole design:
[01/10 16:53:21    120s] #-----------------------------
[01/10 16:53:21    120s] #        Rules   Unconstrained  
[01/10 16:53:21    120s] #-----------------------------
[01/10 16:53:21    120s] #      Default             135  
[01/10 16:53:21    120s] #-----------------------------
[01/10 16:53:21    120s] #        Total             135  
[01/10 16:53:21    120s] #-----------------------------
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### adjust_flow_per_partial_route_obs starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### cal_base_flow starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### init_flow_edge starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### cal_flow starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### report_overcon starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #                 OverCon          
[01/10 16:53:21    120s] #                  #Gcell    %Gcell
[01/10 16:53:21    120s] #     Layer           (1)   OverCon  Flow/Cap
[01/10 16:53:21    120s] #  ----------------------------------------------
[01/10 16:53:21    120s] #  M1            0(0.00%)   (0.00%)     0.31  
[01/10 16:53:21    120s] #  M2            0(0.00%)   (0.00%)     0.10  
[01/10 16:53:21    120s] #  M3            0(0.00%)   (0.00%)     0.09  
[01/10 16:53:21    120s] #  TOP_M         0(0.00%)   (0.00%)     0.03  
[01/10 16:53:21    120s] #  ----------------------------------------------
[01/10 16:53:21    120s] #     Total      0(0.00%)   (0.00%)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/10 16:53:21    120s] #  Overflow after GR: 0.00% H + 0.00% V
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### cal_base_flow starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### init_flow_edge starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### cal_flow starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### generate_cong_map_content starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### Sync with Inovus CongMap starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #Hotspot report including placement blocked areas
[01/10 16:53:21    120s] OPERPROF: Starting HotSpotCal at level 1, MEM:2063.8M, EPOCH TIME: 1736508201.716104
[01/10 16:53:21    120s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 16:53:21    120s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/10 16:53:21    120s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 16:53:21    120s] [hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 16:53:21    120s] [hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 16:53:21    120s] [hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 16:53:21    120s] [hotspot] |    TOP_M(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 16:53:21    120s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 16:53:21    120s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[01/10 16:53:21    120s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 16:53:21    120s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/10 16:53:21    120s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 16:53:21    120s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 16:53:21    120s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/10 16:53:21    120s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 16:53:21    120s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:2063.8M, EPOCH TIME: 1736508201.718030
[01/10 16:53:21    120s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### update starts on Fri Jan 10 16:53:21 2025 with memory = 1808.55 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #Complete Global Routing.
[01/10 16:53:21    120s] #Total wire length = 3049 um.
[01/10 16:53:21    120s] #Total half perimeter of net bounding box = 4016 um.
[01/10 16:53:21    120s] #Total wire length on LAYER M1 = 0 um.
[01/10 16:53:21    120s] #Total wire length on LAYER M2 = 1554 um.
[01/10 16:53:21    120s] #Total wire length on LAYER M3 = 1495 um.
[01/10 16:53:21    120s] #Total wire length on LAYER TOP_M = 0 um.
[01/10 16:53:21    120s] #Total number of vias = 537
[01/10 16:53:21    120s] #Up-Via Summary (total 537):
[01/10 16:53:21    120s] #           
[01/10 16:53:21    120s] #-----------------------
[01/10 16:53:21    120s] # M1                345
[01/10 16:53:21    120s] # M2                192
[01/10 16:53:21    120s] #-----------------------
[01/10 16:53:21    120s] #                   537 
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### report_overcon starts on Fri Jan 10 16:53:21 2025 with memory = 1809.79 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### report_overcon starts on Fri Jan 10 16:53:21 2025 with memory = 1809.79 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #Max overcon = 0 track.
[01/10 16:53:21    120s] #Total overcon = 0.00%.
[01/10 16:53:21    120s] #Worst layer Gcell overcon rate = 0.00%.
[01/10 16:53:21    120s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### global_route design signature (8): route=1616632473 net_attr=1344386005
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Global routing statistics:
[01/10 16:53:21    120s] #Cpu time = 00:00:00
[01/10 16:53:21    120s] #Elapsed time = 00:00:00
[01/10 16:53:21    120s] #Increased memory = 2.49 (MB)
[01/10 16:53:21    120s] #Total memory = 1809.46 (MB)
[01/10 16:53:21    120s] #Peak memory = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Finished global routing on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### Time Record (Global Routing) is uninstalled.
[01/10 16:53:21    120s] ### Time Record (Data Preparation) is installed.
[01/10 16:53:21    120s] ### Time Record (Data Preparation) is uninstalled.
[01/10 16:53:21    120s] ### track-assign external-init starts on Fri Jan 10 16:53:21 2025 with memory = 1809.00 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### Time Record (Track Assignment) is installed.
[01/10 16:53:21    120s] ### Time Record (Track Assignment) is uninstalled.
[01/10 16:53:21    120s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.00 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### track-assign engine-init starts on Fri Jan 10 16:53:21 2025 with memory = 1809.00 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] ### Time Record (Track Assignment) is installed.
[01/10 16:53:21    120s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### track-assign core-engine starts on Fri Jan 10 16:53:21 2025 with memory = 1809.00 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #Start Track Assignment.
[01/10 16:53:21    120s] #Done with 139 horizontal wires in 3 hboxes and 146 vertical wires in 3 hboxes.
[01/10 16:53:21    120s] #Done with 15 horizontal wires in 3 hboxes and 18 vertical wires in 3 hboxes.
[01/10 16:53:21    120s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Track assignment summary:
[01/10 16:53:21    120s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/10 16:53:21    120s] #------------------------------------------------------------------------
[01/10 16:53:21    120s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[01/10 16:53:21    120s] # M2          1564.92 	  0.00%  	  0.00% 	  0.00%
[01/10 16:53:21    120s] # M3          1483.16 	  0.05%  	  0.00% 	  0.04%
[01/10 16:53:21    120s] # TOP_M          0.00 	  0.00%  	  0.00% 	  0.00%
[01/10 16:53:21    120s] #------------------------------------------------------------------------
[01/10 16:53:21    120s] # All        3048.08  	  0.03% 	  0.00% 	  0.00%
[01/10 16:53:21    120s] #Complete Track Assignment.
[01/10 16:53:21    120s] #Total wire length = 3010 um.
[01/10 16:53:21    120s] #Total half perimeter of net bounding box = 4016 um.
[01/10 16:53:21    120s] #Total wire length on LAYER M1 = 0 um.
[01/10 16:53:21    120s] #Total wire length on LAYER M2 = 1539 um.
[01/10 16:53:21    120s] #Total wire length on LAYER M3 = 1471 um.
[01/10 16:53:21    120s] #Total wire length on LAYER TOP_M = 0 um.
[01/10 16:53:21    120s] #Total number of vias = 537
[01/10 16:53:21    120s] #Up-Via Summary (total 537):
[01/10 16:53:21    120s] #           
[01/10 16:53:21    120s] #-----------------------
[01/10 16:53:21    120s] # M1                345
[01/10 16:53:21    120s] # M2                192
[01/10 16:53:21    120s] #-----------------------
[01/10 16:53:21    120s] #                   537 
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] ### track_assign design signature (11): route=295155025
[01/10 16:53:21    120s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    120s] ### Time Record (Track Assignment) is uninstalled.
[01/10 16:53:21    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.16 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/10 16:53:21    120s] #Cpu time = 00:00:00
[01/10 16:53:21    120s] #Elapsed time = 00:00:00
[01/10 16:53:21    120s] #Increased memory = 10.50 (MB)
[01/10 16:53:21    120s] #Total memory = 1809.16 (MB)
[01/10 16:53:21    120s] #Peak memory = 1853.27 (MB)
[01/10 16:53:21    120s] ### Time Record (Detail Routing) is installed.
[01/10 16:53:21    120s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[01/10 16:53:21    120s] #
[01/10 16:53:21    120s] #Start Detail Routing..
[01/10 16:53:21    120s] #start initial detail routing ...
[01/10 16:53:21    120s] ### Design has 0 dirty nets
[01/10 16:53:21    121s] ### Routing stats: routing = 8.97% drc-check-only = 1.68%
[01/10 16:53:21    121s] #   number of violations = 0
[01/10 16:53:21    121s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.80 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    121s] #Complete Detail Routing.
[01/10 16:53:21    121s] #Total wire length = 3353 um.
[01/10 16:53:21    121s] #Total half perimeter of net bounding box = 4016 um.
[01/10 16:53:21    121s] #Total wire length on LAYER M1 = 220 um.
[01/10 16:53:21    121s] #Total wire length on LAYER M2 = 1783 um.
[01/10 16:53:21    121s] #Total wire length on LAYER M3 = 1350 um.
[01/10 16:53:21    121s] #Total wire length on LAYER TOP_M = 0 um.
[01/10 16:53:21    121s] #Total number of vias = 597
[01/10 16:53:21    121s] #Up-Via Summary (total 597):
[01/10 16:53:21    121s] #           
[01/10 16:53:21    121s] #-----------------------
[01/10 16:53:21    121s] # M1                393
[01/10 16:53:21    121s] # M2                204
[01/10 16:53:21    121s] #-----------------------
[01/10 16:53:21    121s] #                   597 
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] #Total number of DRC violations = 0
[01/10 16:53:21    121s] ### Time Record (Detail Routing) is uninstalled.
[01/10 16:53:21    121s] #Cpu time = 00:00:00
[01/10 16:53:21    121s] #Elapsed time = 00:00:00
[01/10 16:53:21    121s] #Increased memory = 2.64 (MB)
[01/10 16:53:21    121s] #Total memory = 1811.80 (MB)
[01/10 16:53:21    121s] #Peak memory = 1853.27 (MB)
[01/10 16:53:21    121s] ### Time Record (Post Route Wire Spreading) is installed.
[01/10 16:53:21    121s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] #Start Post Route wire spreading..
[01/10 16:53:21    121s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] #Start DRC checking..
[01/10 16:53:21    121s] #   number of violations = 0
[01/10 16:53:21    121s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.33 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    121s] #CELL_VIEW luhn_top_module,init has no DRC violation.
[01/10 16:53:21    121s] #Total number of DRC violations = 0
[01/10 16:53:21    121s] #Total number of process antenna violations = 0
[01/10 16:53:21    121s] #Total number of net violated process antenna rule = 0
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] #Start data preparation for wire spreading...
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] #Data preparation is done on Fri Jan 10 16:53:21 2025
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] ### track-assign engine-init starts on Fri Jan 10 16:53:21 2025 with memory = 1811.33 (MB), peak = 1853.27 (MB)
[01/10 16:53:21    121s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] #Start Post Route Wire Spread.
[01/10 16:53:21    121s] #Done with 12 horizontal wires in 6 hboxes and 11 vertical wires in 6 hboxes.
[01/10 16:53:21    121s] #Complete Post Route Wire Spread.
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] #Total wire length = 3381 um.
[01/10 16:53:21    121s] #Total half perimeter of net bounding box = 4016 um.
[01/10 16:53:21    121s] #Total wire length on LAYER M1 = 221 um.
[01/10 16:53:21    121s] #Total wire length on LAYER M2 = 1794 um.
[01/10 16:53:21    121s] #Total wire length on LAYER M3 = 1365 um.
[01/10 16:53:21    121s] #Total wire length on LAYER TOP_M = 0 um.
[01/10 16:53:21    121s] #Total number of vias = 597
[01/10 16:53:21    121s] #Up-Via Summary (total 597):
[01/10 16:53:21    121s] #           
[01/10 16:53:21    121s] #-----------------------
[01/10 16:53:21    121s] # M1                393
[01/10 16:53:21    121s] # M2                204
[01/10 16:53:21    121s] #-----------------------
[01/10 16:53:21    121s] #                   597 
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[01/10 16:53:21    121s] #
[01/10 16:53:21    121s] #Start DRC checking..
[01/10 16:53:22    121s] #   number of violations = 0
[01/10 16:53:22    121s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.76 (MB), peak = 1853.27 (MB)
[01/10 16:53:22    121s] #CELL_VIEW luhn_top_module,init has no DRC violation.
[01/10 16:53:22    121s] #Total number of DRC violations = 0
[01/10 16:53:22    121s] #Total number of process antenna violations = 0
[01/10 16:53:22    121s] #Total number of net violated process antenna rule = 0
[01/10 16:53:22    121s] #   number of violations = 0
[01/10 16:53:22    121s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.76 (MB), peak = 1853.27 (MB)
[01/10 16:53:22    121s] #CELL_VIEW luhn_top_module,init has no DRC violation.
[01/10 16:53:22    121s] #Total number of DRC violations = 0
[01/10 16:53:22    121s] #Total number of process antenna violations = 0
[01/10 16:53:22    121s] #Total number of net violated process antenna rule = 0
[01/10 16:53:22    121s] #Post Route wire spread is done.
[01/10 16:53:22    121s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/10 16:53:22    121s] #Total wire length = 3381 um.
[01/10 16:53:22    121s] #Total half perimeter of net bounding box = 4016 um.
[01/10 16:53:22    121s] #Total wire length on LAYER M1 = 221 um.
[01/10 16:53:22    121s] #Total wire length on LAYER M2 = 1794 um.
[01/10 16:53:22    121s] #Total wire length on LAYER M3 = 1365 um.
[01/10 16:53:22    121s] #Total wire length on LAYER TOP_M = 0 um.
[01/10 16:53:22    121s] #Total number of vias = 597
[01/10 16:53:22    121s] #Up-Via Summary (total 597):
[01/10 16:53:22    121s] #           
[01/10 16:53:22    121s] #-----------------------
[01/10 16:53:22    121s] # M1                393
[01/10 16:53:22    121s] # M2                204
[01/10 16:53:22    121s] #-----------------------
[01/10 16:53:22    121s] #                   597 
[01/10 16:53:22    121s] #
[01/10 16:53:22    121s] #detailRoute Statistics:
[01/10 16:53:22    121s] #Cpu time = 00:00:00
[01/10 16:53:22    121s] #Elapsed time = 00:00:00
[01/10 16:53:22    121s] #Increased memory = 2.60 (MB)
[01/10 16:53:22    121s] #Total memory = 1811.76 (MB)
[01/10 16:53:22    121s] #Peak memory = 1853.27 (MB)
[01/10 16:53:22    121s] ### global_detail_route design signature (29): route=1183729020 flt_obj=0 vio=1905142130 shield_wire=1
[01/10 16:53:22    121s] ### Time Record (DB Export) is installed.
[01/10 16:53:22    121s] ### export design design signature (30): route=1183729020 fixed_route=421101527 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1180595944 dirty_area=0 del_dirty_area=0 cell=2004932486 placement=1005237903 pin_access=1825142497 inst_pattern=1
[01/10 16:53:22    121s] #	no debugging net set
[01/10 16:53:22    121s] ### Time Record (DB Export) is uninstalled.
[01/10 16:53:22    121s] ### Time Record (Post Callback) is installed.
[01/10 16:53:22    121s] ### Time Record (Post Callback) is uninstalled.
[01/10 16:53:22    121s] #
[01/10 16:53:22    121s] #globalDetailRoute statistics:
[01/10 16:53:22    121s] #Cpu time = 00:00:00
[01/10 16:53:22    121s] #Elapsed time = 00:00:00
[01/10 16:53:22    121s] #Increased memory = -6.69 (MB)
[01/10 16:53:22    121s] #Total memory = 1790.21 (MB)
[01/10 16:53:22    121s] #Peak memory = 1853.27 (MB)
[01/10 16:53:22    121s] #Number of warnings = 1
[01/10 16:53:22    121s] #Total number of warnings = 4
[01/10 16:53:22    121s] #Number of fails = 0
[01/10 16:53:22    121s] #Total number of fails = 0
[01/10 16:53:22    121s] #Complete globalDetailRoute on Fri Jan 10 16:53:22 2025
[01/10 16:53:22    121s] #
[01/10 16:53:22    121s] ### import design signature (31): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1825142497 inst_pattern=1
[01/10 16:53:22    121s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 16:53:22    121s] #Default setup view is reset to my_analysis_view_setup.
[01/10 16:53:22    121s] #Default setup view is reset to my_analysis_view_setup.
[01/10 16:53:22    121s] AAE_INFO: Post Route call back at the end of routeDesign
[01/10 16:53:22    121s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1773.32 (MB), peak = 1853.27 (MB)
[01/10 16:53:22    121s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 16:53:22    121s] 
[01/10 16:53:22    121s] ### Time Record (routeDesign) is uninstalled.
[01/10 16:53:22    121s] ### 
[01/10 16:53:22    121s] ###   Scalability Statistics
[01/10 16:53:22    121s] ### 
[01/10 16:53:22    121s] ### --------------------------------+----------------+----------------+----------------+
[01/10 16:53:22    121s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/10 16:53:22    121s] ### --------------------------------+----------------+----------------+----------------+
[01/10 16:53:22    121s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[01/10 16:53:22    121s] ### --------------------------------+----------------+----------------+----------------+
[01/10 16:53:22    121s] ### 
[01/10 16:53:47    122s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/10 16:54:15    124s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[01/10 16:54:24    124s] <CMD> optDesign -postRoute
[01/10 16:54:24    124s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1773.3M, totSessionCpu=0:02:05 **
[01/10 16:54:24    124s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:04.9/0:27:14.2 (0.1), mem = 2016.3M
[01/10 16:54:24    124s] Info: 1 threads available for lower-level modules during optimization.
[01/10 16:54:24    124s] GigaOpt running with 1 threads.
[01/10 16:54:24    124s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:04.9/0:27:14.2 (0.1), mem = 2016.3M
[01/10 16:54:24    124s] **INFO: User settings:
[01/10 16:54:24    124s] setNanoRouteMode -drouteEndIteration                            1
[01/10 16:54:24    124s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/10 16:54:24    124s] setNanoRouteMode -grouteExpTdStdDelay                           50.6
[01/10 16:54:24    124s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/10 16:54:24    124s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/10 16:54:24    124s] setNanoRouteMode -routeTopRoutingLayer                          4
[01/10 16:54:24    124s] setNanoRouteMode -routeWithSiDriven                             false
[01/10 16:54:24    124s] setNanoRouteMode -routeWithTimingDriven                         false
[01/10 16:54:24    124s] setExtractRCMode -engine                                        preRoute
[01/10 16:54:24    124s] setUsefulSkewMode -ecoRoute                                     false
[01/10 16:54:24    124s] setDelayCalMode -enable_high_fanout                             true
[01/10 16:54:24    124s] setDelayCalMode -engine                                         aae
[01/10 16:54:24    124s] setDelayCalMode -ignoreNetLoad                                  false
[01/10 16:54:24    124s] setDelayCalMode -socv_accuracy_mode                             low
[01/10 16:54:24    124s] setOptMode -activeSetupViews                                    { my_analysis_view_setup }
[01/10 16:54:24    124s] setOptMode -autoSetupViews                                      { my_analysis_view_setup}
[01/10 16:54:24    124s] setOptMode -autoTDGRSetupViews                                  { my_analysis_view_setup}
[01/10 16:54:24    124s] setOptMode -drcMargin                                           0
[01/10 16:54:24    124s] setOptMode -fixCap                                              true
[01/10 16:54:24    124s] setOptMode -fixDrc                                              true
[01/10 16:54:24    124s] setOptMode -fixFanoutLoad                                       false
[01/10 16:54:24    124s] setOptMode -fixTran                                             true
[01/10 16:54:24    124s] setOptMode -optimizeFF                                          true
[01/10 16:54:24    124s] setOptMode -setupTargetSlack                                    0
[01/10 16:54:24    124s] setSIMode -separate_delta_delay_on_data                         true
[01/10 16:54:24    124s] setPlaceMode -place_design_floorplan_mode                       false
[01/10 16:54:24    124s] setAnalysisMode -analysisType                                   onChipVariation
[01/10 16:54:24    124s] setAnalysisMode -checkType                                      setup
[01/10 16:54:24    124s] setAnalysisMode -clkSrcPath                                     true
[01/10 16:54:24    124s] setAnalysisMode -clockPropagation                               sdcControl
[01/10 16:54:24    124s] setAnalysisMode -cppr                                           both
[01/10 16:54:24    124s] setAnalysisMode -usefulSkew                                     true
[01/10 16:54:24    124s] 
[01/10 16:54:24    124s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/10 16:54:24    124s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/10 16:54:24    124s] 
[01/10 16:54:24    124s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:54:24    124s] Summary for sequential cells identification: 
[01/10 16:54:24    124s]   Identified SBFF number: 114
[01/10 16:54:24    124s]   Identified MBFF number: 0
[01/10 16:54:24    124s]   Identified SB Latch number: 0
[01/10 16:54:24    124s]   Identified MB Latch number: 0
[01/10 16:54:24    124s]   Not identified SBFF number: 6
[01/10 16:54:24    124s]   Not identified MBFF number: 0
[01/10 16:54:24    124s]   Not identified SB Latch number: 0
[01/10 16:54:24    124s]   Not identified MB Latch number: 0
[01/10 16:54:24    124s]   Number of sequential cells which are not FFs: 83
[01/10 16:54:24    124s]  Visiting view : my_analysis_view_setup
[01/10 16:54:24    124s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:54:24    124s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:54:24    124s]  Visiting view : my_analysis_view_hold
[01/10 16:54:24    124s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:54:24    124s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:54:24    124s] TLC MultiMap info (StdDelay):
[01/10 16:54:24    124s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:54:24    124s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:54:24    124s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:54:24    124s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:54:24    124s]  Setting StdDelay to: 50.6ps
[01/10 16:54:24    124s] 
[01/10 16:54:24    124s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:54:24    124s] Need call spDPlaceInit before registerPrioInstLoc.
[01/10 16:54:24    124s] Switching SI Aware to true by default in postroute mode   
[01/10 16:54:24    124s] AAE_INFO: switching -siAware from false to true ...
[01/10 16:54:24    124s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/10 16:54:24    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:2025.8M, EPOCH TIME: 1736508264.984737
[01/10 16:54:24    124s] Processing tracks to init pin-track alignment.
[01/10 16:54:24    124s] z: 2, totalTracks: 1
[01/10 16:54:24    124s] z: 4, totalTracks: 1
[01/10 16:54:24    124s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:54:24    124s] All LLGs are deleted
[01/10 16:54:24    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:24    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:24    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2025.8M, EPOCH TIME: 1736508264.987216
[01/10 16:54:24    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2025.8M, EPOCH TIME: 1736508264.987493
[01/10 16:54:24    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2025.8M, EPOCH TIME: 1736508264.987553
[01/10 16:54:24    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:24    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:24    124s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2025.8M, EPOCH TIME: 1736508264.987650
[01/10 16:54:24    124s] Max number of tech site patterns supported in site array is 256.
[01/10 16:54:24    124s] Core basic site is CoreSite
[01/10 16:54:24    124s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2025.8M, EPOCH TIME: 1736508264.994209
[01/10 16:54:24    124s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 16:54:24    124s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 16:54:24    124s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2025.8M, EPOCH TIME: 1736508264.994336
[01/10 16:54:24    124s] SiteArray: non-trimmed site array dimensions = 41 x 419
[01/10 16:54:24    124s] SiteArray: use 106,496 bytes
[01/10 16:54:24    124s] SiteArray: current memory after site array memory allocation 2025.8M
[01/10 16:54:24    124s] SiteArray: FP blocked sites are writable
[01/10 16:54:24    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:54:24    124s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2025.8M, EPOCH TIME: 1736508264.994939
[01/10 16:54:24    124s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2025.8M, EPOCH TIME: 1736508264.994974
[01/10 16:54:24    124s] SiteArray: number of non floorplan blocked sites for llg default is 17179
[01/10 16:54:24    124s] Atter site array init, number of instance map data is 0.
[01/10 16:54:24    124s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2025.8M, EPOCH TIME: 1736508264.995791
[01/10 16:54:24    124s] 
[01/10 16:54:24    124s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:24    124s] OPERPROF:     Starting CMU at level 3, MEM:2025.8M, EPOCH TIME: 1736508264.995942
[01/10 16:54:24    124s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2025.8M, EPOCH TIME: 1736508264.996154
[01/10 16:54:24    124s] 
[01/10 16:54:24    124s] Bad Lib Cell Checking (CMU) is done! (0)
[01/10 16:54:24    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2025.8M, EPOCH TIME: 1736508264.996207
[01/10 16:54:24    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2025.8M, EPOCH TIME: 1736508264.996222
[01/10 16:54:24    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2025.8M, EPOCH TIME: 1736508264.996236
[01/10 16:54:24    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2025.8MB).
[01/10 16:54:24    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2025.8M, EPOCH TIME: 1736508264.996355
[01/10 16:54:24    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2025.8M, EPOCH TIME: 1736508264.996409
[01/10 16:54:24    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:24    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:24    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:24    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:24    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2023.8M, EPOCH TIME: 1736508264.997754
[01/10 16:54:24    124s] 
[01/10 16:54:24    124s] Trim Metal Layers:
[01/10 16:54:24    124s] LayerId::1 widthSet size::1
[01/10 16:54:24    124s] LayerId::2 widthSet size::1
[01/10 16:54:24    124s] LayerId::3 widthSet size::1
[01/10 16:54:24    124s] LayerId::4 widthSet size::1
[01/10 16:54:24    124s] Updating RC grid for preRoute extraction ...
[01/10 16:54:24    124s] eee: pegSigSF::1.070000
[01/10 16:54:24    124s] Initializing multi-corner resistance tables ...
[01/10 16:54:25    124s] eee: l::1 avDens::0.123174 usedTrk::198.960714 availTrk::1615.286940 sigTrk::198.960714
[01/10 16:54:25    124s] eee: l::2 avDens::0.041677 usedTrk::44.029107 availTrk::1056.425762 sigTrk::44.029107
[01/10 16:54:25    124s] eee: l::3 avDens::0.020424 usedTrk::45.053929 availTrk::2205.947375 sigTrk::45.053929
[01/10 16:54:25    124s] eee: l::4 avDens::0.027188 usedTrk::45.705357 availTrk::1681.114739 sigTrk::45.705357
[01/10 16:54:25    124s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.381401 aWlH=0.000000 lMod=0 pMax=0.864800 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:54:25    124s] 
[01/10 16:54:25    124s] Creating Lib Analyzer ...
[01/10 16:54:25    124s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[01/10 16:54:25    124s] Type 'man IMPOPT-7077' for more detail.
[01/10 16:54:25    124s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:54:25    124s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[01/10 16:54:25    124s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:54:25    124s] 
[01/10 16:54:25    125s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:05 mem=2045.8M
[01/10 16:54:25    125s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:05 mem=2045.8M
[01/10 16:54:25    125s] Creating Lib Analyzer, finished. 
[01/10 16:54:25    125s] Effort level <high> specified for reg2reg path_group
[01/10 16:54:25    125s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/10 16:54:25    125s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1794.7M, totSessionCpu=0:02:05 **
[01/10 16:54:25    125s] Existing Dirty Nets : 0
[01/10 16:54:25    125s] New Signature Flow (optDesignCheckOptions) ....
[01/10 16:54:25    125s] #Taking db snapshot
[01/10 16:54:25    125s] #Taking db snapshot ... done
[01/10 16:54:25    125s] OPERPROF: Starting checkPlace at level 1, MEM:2047.8M, EPOCH TIME: 1736508265.540441
[01/10 16:54:25    125s] Processing tracks to init pin-track alignment.
[01/10 16:54:25    125s] z: 2, totalTracks: 1
[01/10 16:54:25    125s] z: 4, totalTracks: 1
[01/10 16:54:25    125s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:54:25    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.8M, EPOCH TIME: 1736508265.542010
[01/10 16:54:25    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:25    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2047.8M, EPOCH TIME: 1736508265.547767
[01/10 16:54:25    125s] Begin checking placement ... (start mem=2047.8M, init mem=2047.8M)
[01/10 16:54:25    125s] Begin checking exclusive groups violation ...
[01/10 16:54:25    125s] There are 0 groups to check, max #box is 0, total #box is 0
[01/10 16:54:25    125s] Finished checking exclusive groups violations. Found 0 Vio.
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] Running CheckPlace using 1 thread in normal mode...
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] ...checkPlace normal is done!
[01/10 16:54:25    125s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2047.8M, EPOCH TIME: 1736508265.548744
[01/10 16:54:25    125s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2047.8M, EPOCH TIME: 1736508265.548805
[01/10 16:54:25    125s] *info: Placed = 130           
[01/10 16:54:25    125s] *info: Unplaced = 0           
[01/10 16:54:25    125s] Placement Density:10.18%(5485/53873)
[01/10 16:54:25    125s] Placement Density (including fixed std cells):10.18%(5485/53873)
[01/10 16:54:25    125s] All LLGs are deleted
[01/10 16:54:25    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:54:25    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2047.8M, EPOCH TIME: 1736508265.549440
[01/10 16:54:25    125s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2047.8M, EPOCH TIME: 1736508265.549629
[01/10 16:54:25    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2047.8M)
[01/10 16:54:25    125s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.010, MEM:2047.8M, EPOCH TIME: 1736508265.550343
[01/10 16:54:25    125s]  Initial DC engine is -> aae
[01/10 16:54:25    125s]  
[01/10 16:54:25    125s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[01/10 16:54:25    125s]  
[01/10 16:54:25    125s]  
[01/10 16:54:25    125s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[01/10 16:54:25    125s]  
[01/10 16:54:25    125s] Reset EOS DB
[01/10 16:54:25    125s] Ignoring AAE DB Resetting ...
[01/10 16:54:25    125s]  Set Options for AAE Based Opt flow 
[01/10 16:54:25    125s] *** optDesign -postRoute ***
[01/10 16:54:25    125s] DRC Margin: user margin 0.0; extra margin 0
[01/10 16:54:25    125s] Setup Target Slack: user slack 0
[01/10 16:54:25    125s] Hold Target Slack: user slack 0
[01/10 16:54:25    125s] Opt: RC extraction mode changed to 'detail'
[01/10 16:54:25    125s] All LLGs are deleted
[01/10 16:54:25    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.8M, EPOCH TIME: 1736508265.582794
[01/10 16:54:25    125s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2047.8M, EPOCH TIME: 1736508265.583014
[01/10 16:54:25    125s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2047.8M, EPOCH TIME: 1736508265.583058
[01/10 16:54:25    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2047.8M, EPOCH TIME: 1736508265.583122
[01/10 16:54:25    125s] Max number of tech site patterns supported in site array is 256.
[01/10 16:54:25    125s] Core basic site is CoreSite
[01/10 16:54:25    125s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2047.8M, EPOCH TIME: 1736508265.589017
[01/10 16:54:25    125s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:54:25    125s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/10 16:54:25    125s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2047.8M, EPOCH TIME: 1736508265.589119
[01/10 16:54:25    125s] Fast DP-INIT is on for default
[01/10 16:54:25    125s] Atter site array init, number of instance map data is 0.
[01/10 16:54:25    125s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2047.8M, EPOCH TIME: 1736508265.590220
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:25    125s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2047.8M, EPOCH TIME: 1736508265.590433
[01/10 16:54:25    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:54:25    125s] Deleting Lib Analyzer.
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] TimeStamp Deleting Cell Server End ...
[01/10 16:54:25    125s] Multi-VT timing optimization disabled based on library information.
[01/10 16:54:25    125s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:54:25    125s] Summary for sequential cells identification: 
[01/10 16:54:25    125s]   Identified SBFF number: 114
[01/10 16:54:25    125s]   Identified MBFF number: 0
[01/10 16:54:25    125s]   Identified SB Latch number: 0
[01/10 16:54:25    125s]   Identified MB Latch number: 0
[01/10 16:54:25    125s]   Not identified SBFF number: 6
[01/10 16:54:25    125s]   Not identified MBFF number: 0
[01/10 16:54:25    125s]   Not identified SB Latch number: 0
[01/10 16:54:25    125s]   Not identified MB Latch number: 0
[01/10 16:54:25    125s]   Number of sequential cells which are not FFs: 83
[01/10 16:54:25    125s]  Visiting view : my_analysis_view_setup
[01/10 16:54:25    125s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:54:25    125s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:54:25    125s]  Visiting view : my_analysis_view_hold
[01/10 16:54:25    125s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:54:25    125s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:54:25    125s] TLC MultiMap info (StdDelay):
[01/10 16:54:25    125s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:54:25    125s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:54:25    125s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:54:25    125s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:54:25    125s]  Setting StdDelay to: 50.6ps
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] TimeStamp Deleting Cell Server End ...
[01/10 16:54:25    125s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:05.6/0:27:14.9 (0.1), mem = 2047.8M
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] =============================================================================================
[01/10 16:54:25    125s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.15-s110_1
[01/10 16:54:25    125s] =============================================================================================
[01/10 16:54:25    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:54:25    125s] ---------------------------------------------------------------------------------------------
[01/10 16:54:25    125s] [ CellServerInit         ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:25    125s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  76.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:54:25    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:25    125s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:25    125s] [ CheckPlace             ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 16:54:25    125s] [ MISC                   ]          0:00:00.1  (  20.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:54:25    125s] ---------------------------------------------------------------------------------------------
[01/10 16:54:25    125s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:54:25    125s] ---------------------------------------------------------------------------------------------
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] ** INFO : this run is activating 'postRoute' automaton
[01/10 16:54:25    125s] **INFO: flowCheckPoint #1 InitialSummary
[01/10 16:54:25    125s] Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'postRoute' at effort level 'low' .
[01/10 16:54:25    125s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 16:54:25    125s] Type 'man IMPEXT-3530' for more detail.
[01/10 16:54:25    125s] PostRoute (effortLevel low) RC Extraction called for design luhn_top_module.
[01/10 16:54:25    125s] RC Extraction called in multi-corner(1) mode.
[01/10 16:54:25    125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 16:54:25    125s] Type 'man IMPEXT-6197' for more detail.
[01/10 16:54:25    125s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[01/10 16:54:25    125s] * Layer Id             : 1 - M1
[01/10 16:54:25    125s]       Thickness        : 0.54
[01/10 16:54:25    125s]       Min Width        : 0.23
[01/10 16:54:25    125s]       Layer Dielectric : 4.1
[01/10 16:54:25    125s] * Layer Id             : 2 - M2
[01/10 16:54:25    125s]       Thickness        : 0.54
[01/10 16:54:25    125s]       Min Width        : 0.28
[01/10 16:54:25    125s]       Layer Dielectric : 4.1
[01/10 16:54:25    125s] * Layer Id             : 3 - M3
[01/10 16:54:25    125s]       Thickness        : 0.54
[01/10 16:54:25    125s]       Min Width        : 0.28
[01/10 16:54:25    125s]       Layer Dielectric : 4.1
[01/10 16:54:25    125s] * Layer Id             : 4 - M4
[01/10 16:54:25    125s]       Thickness        : 0.84
[01/10 16:54:25    125s]       Min Width        : 0.44
[01/10 16:54:25    125s]       Layer Dielectric : 4.1
[01/10 16:54:25    125s] extractDetailRC Option : -outfile /tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d  -basic
[01/10 16:54:25    125s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[01/10 16:54:25    125s]       RC Corner Indexes            0   
[01/10 16:54:25    125s] Capacitance Scaling Factor   : 1.00000 
[01/10 16:54:25    125s] Coupling Cap. Scaling Factor : 1.00000 
[01/10 16:54:25    125s] Resistance Scaling Factor    : 1.00000 
[01/10 16:54:25    125s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 16:54:25    125s] Clock Res. Scaling Factor    : 1.00000 
[01/10 16:54:25    125s] Shrink Factor                : 1.00000
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] Trim Metal Layers:
[01/10 16:54:25    125s] LayerId::1 widthSet size::1
[01/10 16:54:25    125s] LayerId::2 widthSet size::1
[01/10 16:54:25    125s] LayerId::3 widthSet size::1
[01/10 16:54:25    125s] LayerId::4 widthSet size::1
[01/10 16:54:25    125s] eee: pegSigSF::1.070000
[01/10 16:54:25    125s] Initializing multi-corner resistance tables ...
[01/10 16:54:25    125s] eee: l::1 avDens::0.123174 usedTrk::198.960714 availTrk::1615.286940 sigTrk::198.960714
[01/10 16:54:25    125s] eee: l::2 avDens::0.041677 usedTrk::44.029107 availTrk::1056.425762 sigTrk::44.029107
[01/10 16:54:25    125s] eee: l::3 avDens::0.020424 usedTrk::45.053929 availTrk::2205.947375 sigTrk::45.053929
[01/10 16:54:25    125s] eee: l::4 avDens::0.027188 usedTrk::45.705357 availTrk::1681.114739 sigTrk::45.705357
[01/10 16:54:25    125s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.381401 aWlH=0.000000 lMod=0 pMax=0.864800 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:54:25    125s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2047.8M)
[01/10 16:54:25    125s] Creating parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d' for storing RC.
[01/10 16:54:25    125s] Extracted 10.338% (CPU Time= 0:00:00.0  MEM= 2063.8M)
[01/10 16:54:25    125s] Extracted 20.2783% (CPU Time= 0:00:00.0  MEM= 2063.8M)
[01/10 16:54:25    125s] Extracted 30.2187% (CPU Time= 0:00:00.0  MEM= 2063.8M)
[01/10 16:54:25    125s] Extracted 40.3579% (CPU Time= 0:00:00.0  MEM= 2087.8M)
[01/10 16:54:25    125s] Extracted 50.2982% (CPU Time= 0:00:00.0  MEM= 2087.8M)
[01/10 16:54:25    125s] Extracted 60.2386% (CPU Time= 0:00:00.0  MEM= 2087.8M)
[01/10 16:54:25    125s] Extracted 70.3777% (CPU Time= 0:00:00.0  MEM= 2087.8M)
[01/10 16:54:25    125s] Extracted 80.3181% (CPU Time= 0:00:00.0  MEM= 2087.8M)
[01/10 16:54:25    125s] Extracted 90.2584% (CPU Time= 0:00:00.0  MEM= 2087.8M)
[01/10 16:54:25    125s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2087.8M)
[01/10 16:54:25    125s] Number of Extracted Resistors     : 932
[01/10 16:54:25    125s] Number of Extracted Ground Cap.   : 955
[01/10 16:54:25    125s] Number of Extracted Coupling Cap. : 880
[01/10 16:54:25    125s] Opening parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d' for reading (mem: 2056.586M)
[01/10 16:54:25    125s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/10 16:54:25    125s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2056.6M)
[01/10 16:54:25    125s] Creating parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb_Filter.rcdb.d' for storing RC.
[01/10 16:54:25    125s] Closing parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d': 71 access done (mem: 2060.586M)
[01/10 16:54:25    125s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2060.586M)
[01/10 16:54:25    125s] Opening parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d' for reading (mem: 2060.586M)
[01/10 16:54:25    125s] processing rcdb (/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d) for hinst (top) of cell (luhn_top_module);
[01/10 16:54:25    125s] Closing parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d': 0 access done (mem: 2060.586M)
[01/10 16:54:25    125s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2060.586M)
[01/10 16:54:25    125s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2060.586M)
[01/10 16:54:25    125s] Opening parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d' for reading (mem: 2060.586M)
[01/10 16:54:25    125s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2060.6M)
[01/10 16:54:25    125s] 
[01/10 16:54:25    125s] Trim Metal Layers:
[01/10 16:54:25    125s] LayerId::1 widthSet size::1
[01/10 16:54:25    125s] LayerId::2 widthSet size::1
[01/10 16:54:25    125s] LayerId::3 widthSet size::1
[01/10 16:54:25    125s] LayerId::4 widthSet size::1
[01/10 16:54:25    125s] eee: pegSigSF::1.070000
[01/10 16:54:25    125s] Initializing multi-corner resistance tables ...
[01/10 16:54:25    125s] eee: l::1 avDens::0.123174 usedTrk::198.960714 availTrk::1615.286940 sigTrk::198.960714
[01/10 16:54:25    125s] eee: l::2 avDens::0.041677 usedTrk::44.029107 availTrk::1056.425762 sigTrk::44.029107
[01/10 16:54:25    125s] eee: l::3 avDens::0.020424 usedTrk::45.053929 availTrk::2205.947375 sigTrk::45.053929
[01/10 16:54:25    125s] eee: l::4 avDens::0.027188 usedTrk::45.705357 availTrk::1681.114739 sigTrk::45.705357
[01/10 16:54:25    125s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.381401 aWlH=0.000000 lMod=0 pMax=0.864800 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:54:25    125s] AAE DB initialization (MEM=2098.74 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 16:54:25    125s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:05.8/0:27:15.3 (0.1), mem = 2098.7M
[01/10 16:54:25    125s] AAE_INFO: switching -siAware from true to false ...
[01/10 16:54:25    125s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[01/10 16:54:26    125s] Starting delay calculation for Hold views
[01/10 16:54:26    125s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/10 16:54:26    125s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[01/10 16:54:26    125s] AAE DB initialization (MEM=2096.74 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 16:54:26    125s] #################################################################################
[01/10 16:54:26    125s] # Design Stage: PostRoute
[01/10 16:54:26    125s] # Design Name: luhn_top_module
[01/10 16:54:26    125s] # Design Mode: 90nm
[01/10 16:54:26    125s] # Analysis Mode: MMMC OCV 
[01/10 16:54:26    125s] # Parasitics Mode: SPEF/RCDB 
[01/10 16:54:26    125s] # Signoff Settings: SI Off 
[01/10 16:54:26    125s] #################################################################################
[01/10 16:54:26    125s] Calculate late delays in OCV mode...
[01/10 16:54:26    125s] Calculate early delays in OCV mode...
[01/10 16:54:26    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 2096.7M, InitMEM = 2096.7M)
[01/10 16:54:26    125s] Start delay calculation (fullDC) (1 T). (MEM=2096.74)
[01/10 16:54:26    125s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[01/10 16:54:26    125s] Start AAE Lib Loading. (MEM=2116.47)
[01/10 16:54:26    125s] End AAE Lib Loading. (MEM=2135.55 CPU=0:00:00.0 Real=0:00:00.0)
[01/10 16:54:26    125s] End AAE Lib Interpolated Model. (MEM=2135.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:26    125s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 3.6 for view my_analysis_view_hold.
[01/10 16:54:26    125s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:54:26    125s] Total number of fetched objects 79
[01/10 16:54:26    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:26    125s] End delay calculation. (MEM=2168.78 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:26    125s] End delay calculation (fullDC). (MEM=2168.78 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:26    125s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2168.8M) ***
[01/10 16:54:26    125s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:06 mem=2160.8M)
[01/10 16:54:26    125s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:02:06 mem=2160.8M ***
[01/10 16:54:26    125s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[01/10 16:54:26    125s] AAE_INFO: switching -siAware from false to true ...
[01/10 16:54:26    125s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/10 16:54:26    125s] Starting delay calculation for Setup views
[01/10 16:54:26    125s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/10 16:54:26    125s] AAE_INFO: resetNetProps viewIdx 0 
[01/10 16:54:26    125s] Starting SI iteration 1 using Infinite Timing Windows
[01/10 16:54:26    126s] #################################################################################
[01/10 16:54:26    126s] # Design Stage: PostRoute
[01/10 16:54:26    126s] # Design Name: luhn_top_module
[01/10 16:54:26    126s] # Design Mode: 90nm
[01/10 16:54:26    126s] # Analysis Mode: MMMC OCV 
[01/10 16:54:26    126s] # Parasitics Mode: SPEF/RCDB 
[01/10 16:54:26    126s] # Signoff Settings: SI On 
[01/10 16:54:26    126s] #################################################################################
[01/10 16:54:26    126s] AAE_INFO: 1 threads acquired from CTE.
[01/10 16:54:26    126s] Setting infinite Tws ...
[01/10 16:54:26    126s] First Iteration Infinite Tw... 
[01/10 16:54:26    126s] Calculate early delays in OCV mode...
[01/10 16:54:26    126s] Calculate late delays in OCV mode...
[01/10 16:54:26    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 2156.3M, InitMEM = 2156.3M)
[01/10 16:54:26    126s] Start delay calculation (fullDC) (1 T). (MEM=2156.32)
[01/10 16:54:26    126s] *** Calculating scaling factor for my_max_library_set libraries using the default operating condition of each library.
[01/10 16:54:26    126s] End AAE Lib Interpolated Model. (MEM=2167.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:26    126s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:54:26    126s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:54:26    126s] Total number of fetched objects 79
[01/10 16:54:26    126s] AAE_INFO-618: Total number of nets in the design is 490,  16.1 percent of the nets selected for SI analysis
[01/10 16:54:26    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:26    126s] End delay calculation. (MEM=2152.66 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:26    126s] End delay calculation (fullDC). (MEM=2152.66 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:26    126s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2152.7M) ***
[01/10 16:54:26    126s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.7M)
[01/10 16:54:26    126s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/10 16:54:26    126s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.7M)
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s] Executing IPO callback for view pruning ..
[01/10 16:54:26    126s] Starting SI iteration 2
[01/10 16:54:26    126s] Calculate early delays in OCV mode...
[01/10 16:54:26    126s] Calculate late delays in OCV mode...
[01/10 16:54:26    126s] Start delay calculation (fullDC) (1 T). (MEM=2095.78)
[01/10 16:54:26    126s] End AAE Lib Interpolated Model. (MEM=2095.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:26    126s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[01/10 16:54:26    126s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 79. 
[01/10 16:54:26    126s] Total number of fetched objects 79
[01/10 16:54:26    126s] AAE_INFO-618: Total number of nets in the design is 490,  12.7 percent of the nets selected for SI analysis
[01/10 16:54:26    126s] End delay calculation. (MEM=2141.48 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:26    126s] End delay calculation (fullDC). (MEM=2141.48 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:26    126s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2141.5M) ***
[01/10 16:54:26    126s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:06 mem=2141.5M)
[01/10 16:54:26    126s] End AAE Lib Interpolated Model. (MEM=2141.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:26    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.5M, EPOCH TIME: 1736508266.440817
[01/10 16:54:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:26    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2141.5M, EPOCH TIME: 1736508266.447539
[01/10 16:54:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2156.7M, EPOCH TIME: 1736508266.459694
[01/10 16:54:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:26    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2156.7M, EPOCH TIME: 1736508266.466544
[01/10 16:54:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] Density: 10.181%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:02:06.2/0:27:15.7 (0.1), mem = 2156.7M
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s] =============================================================================================
[01/10 16:54:26    126s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.15-s110_1
[01/10 16:54:26    126s] =============================================================================================
[01/10 16:54:26    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:54:26    126s] ---------------------------------------------------------------------------------------------
[01/10 16:54:26    126s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:26    126s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 16:54:26    126s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:26    126s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:26    126s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:26    126s] [ TimingUpdate           ]      3   0:00:00.2  (  49.2 % )     0:00:00.4 /  0:00:00.3    0.9
[01/10 16:54:26    126s] [ FullDelayCalc          ]      3   0:00:00.1  (  26.4 % )     0:00:00.1 /  0:00:00.1    0.6
[01/10 16:54:26    126s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:26    126s] [ MISC                   ]          0:00:00.1  (  18.1 % )     0:00:00.1 /  0:00:00.1    1.2
[01/10 16:54:26    126s] ---------------------------------------------------------------------------------------------
[01/10 16:54:26    126s]  BuildHoldData #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.9
[01/10 16:54:26    126s] ---------------------------------------------------------------------------------------------
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1837.6M, totSessionCpu=0:02:06 **
[01/10 16:54:26    126s] OPTC: m1 20.0 20.0
[01/10 16:54:26    126s] Setting latch borrow mode to budget during optimization.
[01/10 16:54:26    126s] **INFO: flowCheckPoint #2 OptimizationPass1
[01/10 16:54:26    126s] Glitch fixing enabled
[01/10 16:54:26    126s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:54:26    126s] **INFO: Start fixing DRV (Mem = 2113.74M) ...
[01/10 16:54:26    126s] Begin: GigaOpt DRV Optimization
[01/10 16:54:26    126s] Glitch fixing enabled
[01/10 16:54:26    126s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[01/10 16:54:26    126s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:06.3/0:27:15.8 (0.1), mem = 2113.7M
[01/10 16:54:26    126s] Info: 7 io nets excluded
[01/10 16:54:26    126s] Info: 1 clock net  excluded from IPO operation.
[01/10 16:54:26    126s] End AAE Lib Interpolated Model. (MEM=2113.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:26    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.37031.15
[01/10 16:54:26    126s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/10 16:54:26    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=2113.7M
[01/10 16:54:26    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:2113.7M, EPOCH TIME: 1736508266.513235
[01/10 16:54:26    126s] Processing tracks to init pin-track alignment.
[01/10 16:54:26    126s] z: 2, totalTracks: 1
[01/10 16:54:26    126s] z: 4, totalTracks: 1
[01/10 16:54:26    126s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:54:26    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2113.7M, EPOCH TIME: 1736508266.515324
[01/10 16:54:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s]  Skipping Bad Lib Cell Checking (CMU) !
[01/10 16:54:26    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2113.7M, EPOCH TIME: 1736508266.522211
[01/10 16:54:26    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2113.7M, EPOCH TIME: 1736508266.522240
[01/10 16:54:26    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2113.7M, EPOCH TIME: 1736508266.522256
[01/10 16:54:26    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2113.7MB).
[01/10 16:54:26    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2113.7M, EPOCH TIME: 1736508266.522292
[01/10 16:54:26    126s] TotalInstCnt at PhyDesignMc Initialization: 130
[01/10 16:54:26    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=2113.7M
[01/10 16:54:26    126s] #optDebug: Start CG creation (mem=2113.7M)
[01/10 16:54:26    126s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.200000 
[01/10 16:54:26    126s] (cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s]  ...processing cgPrt (cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s]  ...processing cgEgp (cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s]  ...processing cgPbk (cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s]  ...processing cgNrb(cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s]  ...processing cgObs (cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s]  ...processing cgCon (cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s]  ...processing cgPdm (cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2196.8M)
[01/10 16:54:26    126s] ### Creating RouteCongInterface, started
[01/10 16:54:26    126s] {MMLU 0 0 79}
[01/10 16:54:26    126s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=2196.8M
[01/10 16:54:26    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=2196.8M
[01/10 16:54:26    126s] ### Creating RouteCongInterface, finished
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s] Creating Lib Analyzer ...
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/10 16:54:26    126s] Summary for sequential cells identification: 
[01/10 16:54:26    126s]   Identified SBFF number: 114
[01/10 16:54:26    126s]   Identified MBFF number: 0
[01/10 16:54:26    126s]   Identified SB Latch number: 0
[01/10 16:54:26    126s]   Identified MB Latch number: 0
[01/10 16:54:26    126s]   Not identified SBFF number: 6
[01/10 16:54:26    126s]   Not identified MBFF number: 0
[01/10 16:54:26    126s]   Not identified SB Latch number: 0
[01/10 16:54:26    126s]   Not identified MB Latch number: 0
[01/10 16:54:26    126s]   Number of sequential cells which are not FFs: 83
[01/10 16:54:26    126s]  Visiting view : my_analysis_view_setup
[01/10 16:54:26    126s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[01/10 16:54:26    126s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[01/10 16:54:26    126s]  Visiting view : my_analysis_view_hold
[01/10 16:54:26    126s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[01/10 16:54:26    126s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/10 16:54:26    126s] TLC MultiMap info (StdDelay):
[01/10 16:54:26    126s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[01/10 16:54:26    126s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[01/10 16:54:26    126s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[01/10 16:54:26    126s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[01/10 16:54:26    126s]  Setting StdDelay to: 50.6ps
[01/10 16:54:26    126s] 
[01/10 16:54:26    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/10 16:54:26    126s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[01/10 16:54:26    126s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[01/10 16:54:26    126s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[01/10 16:54:26    126s] 
[01/10 16:54:27    126s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=2212.8M
[01/10 16:54:27    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=2212.8M
[01/10 16:54:27    126s] Creating Lib Analyzer, finished. 
[01/10 16:54:27    126s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[01/10 16:54:27    126s] [GPS-DRV] Optimizer parameters ============================= 
[01/10 16:54:27    126s] [GPS-DRV] maxDensity (design): 0.95
[01/10 16:54:27    126s] [GPS-DRV] maxLocalDensity: 0.96
[01/10 16:54:27    126s] [GPS-DRV] MaintainWNS: 1
[01/10 16:54:27    126s] [GPS-DRV] All active and enabled setup views
[01/10 16:54:27    126s] [GPS-DRV]     my_analysis_view_setup
[01/10 16:54:27    126s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[01/10 16:54:27    126s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[01/10 16:54:27    126s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/10 16:54:27    126s] [GPS-DRV] timing-driven DRV settings
[01/10 16:54:27    126s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/10 16:54:27    126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2251.0M, EPOCH TIME: 1736508267.215570
[01/10 16:54:27    126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2251.0M, EPOCH TIME: 1736508267.215606
[01/10 16:54:27    126s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:54:27    126s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[01/10 16:54:27    126s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:54:27    126s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/10 16:54:27    126s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:54:27    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 16:54:27    126s] |     0|     0|     0.00|     1|     1|    -3.07|     1|     1|     0|     0|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%|          |         |
[01/10 16:54:27    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/10 16:54:27    126s] |     0|     0|     0.00|     1|     1|    -3.06|     1|     1|     0|     0|     0|     0|    28.09|     0.00|       0|       0|       0| 10.18%| 0:00:00.0|  2251.0M|
[01/10 16:54:27    126s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] ###############################################################################
[01/10 16:54:27    126s] #
[01/10 16:54:27    126s] #  Large fanout net report:  
[01/10 16:54:27    126s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[01/10 16:54:27    126s] #     - current density: 10.18
[01/10 16:54:27    126s] #
[01/10 16:54:27    126s] #  List of high fanout nets:
[01/10 16:54:27    126s] #
[01/10 16:54:27    126s] ###############################################################################
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] =======================================================================
[01/10 16:54:27    126s]                 Reasons for remaining drv violations
[01/10 16:54:27    126s] =======================================================================
[01/10 16:54:27    126s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] MultiBuffering failure reasons
[01/10 16:54:27    126s] ------------------------------------------------
[01/10 16:54:27    126s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2251.0M) ***
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] Total-nets :: 71, Stn-nets :: 0, ratio :: 0 %, Total-len 2728.74, Stn-len 0
[01/10 16:54:27    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2231.9M, EPOCH TIME: 1736508267.219312
[01/10 16:54:27    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[01/10 16:54:27    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2181.9M, EPOCH TIME: 1736508267.220889
[01/10 16:54:27    126s] TotalInstCnt at PhyDesignMc Destruction: 130
[01/10 16:54:27    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.37031.15
[01/10 16:54:27    126s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:07.0/0:27:16.5 (0.1), mem = 2181.9M
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] =============================================================================================
[01/10 16:54:27    126s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.15-s110_1
[01/10 16:54:27    126s] =============================================================================================
[01/10 16:54:27    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:54:27    126s] ---------------------------------------------------------------------------------------------
[01/10 16:54:27    126s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  69.9 % )     0:00:00.5 /  0:00:00.5    1.0
[01/10 16:54:27    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:54:27    126s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    126s] [ MISC                   ]          0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:54:27    126s] ---------------------------------------------------------------------------------------------
[01/10 16:54:27    126s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:54:27    126s] ---------------------------------------------------------------------------------------------
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] drv optimizer changes nothing and skips refinePlace
[01/10 16:54:27    126s] End: GigaOpt DRV Optimization
[01/10 16:54:27    126s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1887.0M, totSessionCpu=0:02:07 **
[01/10 16:54:27    126s] *info:
[01/10 16:54:27    126s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2181.88M).
[01/10 16:54:27    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.9M, EPOCH TIME: 1736508267.223569
[01/10 16:54:27    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:27    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2181.9M, EPOCH TIME: 1736508267.230593
[01/10 16:54:27    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2181.9M)
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2230.0M, EPOCH TIME: 1736508267.241763
[01/10 16:54:27    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:27    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2230.0M, EPOCH TIME: 1736508267.248851
[01/10 16:54:27    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    126s] Density: 10.181%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1887.9M, totSessionCpu=0:02:07 **
[01/10 16:54:27    126s]   DRV Snapshot: (REF)
[01/10 16:54:27    126s]          Tran DRV: 0 (0)
[01/10 16:54:27    126s]           Cap DRV: 0 (1)
[01/10 16:54:27    126s]        Fanout DRV: 0 (0)
[01/10 16:54:27    126s]            Glitch: 0 (0)
[01/10 16:54:27    126s] *** Timing Is met
[01/10 16:54:27    126s] *** Check timing (0:00:00.0)
[01/10 16:54:27    126s] *** Setup timing is met (target slack 0ns)
[01/10 16:54:27    126s]   Timing Snapshot: (REF)
[01/10 16:54:27    126s]      Weighted WNS: 0.000
[01/10 16:54:27    126s]       All  PG WNS: 0.000
[01/10 16:54:27    126s]       High PG WNS: 0.000
[01/10 16:54:27    126s]       All  PG TNS: 0.000
[01/10 16:54:27    126s]       High PG TNS: 0.000
[01/10 16:54:27    126s]       Low  PG TNS: 0.000
[01/10 16:54:27    126s]    Category Slack: { [L, 28.090] }
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] **INFO: flowCheckPoint #3 OptimizationPreEco
[01/10 16:54:27    126s] Running postRoute recovery in preEcoRoute mode
[01/10 16:54:27    126s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1887.9M, totSessionCpu=0:02:07 **
[01/10 16:54:27    126s]   DRV Snapshot: (TGT)
[01/10 16:54:27    126s]          Tran DRV: 0 (0)
[01/10 16:54:27    126s]           Cap DRV: 0 (1)
[01/10 16:54:27    126s]        Fanout DRV: 0 (0)
[01/10 16:54:27    126s]            Glitch: 0 (0)
[01/10 16:54:27    126s] Checking DRV degradation...
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] Recovery Manager:
[01/10 16:54:27    126s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/10 16:54:27    126s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/10 16:54:27    126s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/10 16:54:27    126s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/10 16:54:27    126s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2182.36M, totSessionCpu=0:02:07).
[01/10 16:54:27    126s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1887.9M, totSessionCpu=0:02:07 **
[01/10 16:54:27    126s] 
[01/10 16:54:27    126s]   DRV Snapshot: (REF)
[01/10 16:54:27    126s]          Tran DRV: 0 (0)
[01/10 16:54:27    126s]           Cap DRV: 0 (1)
[01/10 16:54:27    126s]        Fanout DRV: 0 (0)
[01/10 16:54:27    126s]            Glitch: 0 (0)
[01/10 16:54:27    127s] Skipping pre eco harden opt
[01/10 16:54:27    127s] **INFO: Skipping refine place as no legal commits were detected
[01/10 16:54:27    127s] {MMLU 0 0 79}
[01/10 16:54:27    127s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=2220.5M
[01/10 16:54:27    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=2220.5M
[01/10 16:54:27    127s] Default Rule : ""
[01/10 16:54:27    127s] Non Default Rules :
[01/10 16:54:27    127s] Worst Slack : 214748.365 ns
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Start Layer Assignment ...
[01/10 16:54:27    127s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Select 0 cadidates out of 490.
[01/10 16:54:27    127s] No critical nets selected. Skipped !
[01/10 16:54:27    127s] GigaOpt: setting up router preferences
[01/10 16:54:27    127s] GigaOpt: 0 nets assigned router directives
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Start Assign Priority Nets ...
[01/10 16:54:27    127s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/10 16:54:27    127s] Existing Priority Nets 0 (0.0%)
[01/10 16:54:27    127s] Assigned Priority Nets 0 (0.0%)
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Set Prefer Layer Routing Effort ...
[01/10 16:54:27    127s] Total Net(486) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] {MMLU 0 0 79}
[01/10 16:54:27    127s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=2220.5M
[01/10 16:54:27    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=2220.5M
[01/10 16:54:27    127s] #optDebug: Start CG creation (mem=2220.5M)
[01/10 16:54:27    127s]  ...initializing CG  maxDriveDist 4224.388000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 422.438000 
[01/10 16:54:27    127s] (cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s]  ...processing cgPrt (cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s]  ...processing cgEgp (cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s]  ...processing cgPbk (cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s]  ...processing cgNrb(cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s]  ...processing cgObs (cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s]  ...processing cgCon (cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s]  ...processing cgPdm (cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2251.8M)
[01/10 16:54:27    127s] Default Rule : ""
[01/10 16:54:27    127s] Non Default Rules :
[01/10 16:54:27    127s] Worst Slack : 28.090 ns
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Start Layer Assignment ...
[01/10 16:54:27    127s] WNS(28.090ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Select 0 cadidates out of 490.
[01/10 16:54:27    127s] No critical nets selected. Skipped !
[01/10 16:54:27    127s] GigaOpt: setting up router preferences
[01/10 16:54:27    127s] GigaOpt: 0 nets assigned router directives
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Start Assign Priority Nets ...
[01/10 16:54:27    127s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/10 16:54:27    127s] Existing Priority Nets 0 (0.0%)
[01/10 16:54:27    127s] Assigned Priority Nets 0 (0.0%)
[01/10 16:54:27    127s] {MMLU 0 0 79}
[01/10 16:54:27    127s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=2251.8M
[01/10 16:54:27    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=2251.8M
[01/10 16:54:27    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2251.8M, EPOCH TIME: 1736508267.355677
[01/10 16:54:27    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:27    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2251.8M, EPOCH TIME: 1736508267.362774
[01/10 16:54:27    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    127s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/10 16:54:27    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2251.8M, EPOCH TIME: 1736508267.372960
[01/10 16:54:27    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:27    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2251.8M, EPOCH TIME: 1736508267.380160
[01/10 16:54:27    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:27    127s] Density: 10.181%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1844.8M, totSessionCpu=0:02:07 **
[01/10 16:54:27    127s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[01/10 16:54:27    127s] -routeWithEco false                       # bool, default=false
[01/10 16:54:27    127s] -routeSelectedNetOnly false               # bool, default=false
[01/10 16:54:27    127s] -routeWithTimingDriven false              # bool, default=false, user setting
[01/10 16:54:27    127s] -routeWithSiDriven false                  # bool, default=false, user setting
[01/10 16:54:27    127s] Existing Dirty Nets : 0
[01/10 16:54:27    127s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[01/10 16:54:27    127s] Reset Dirty Nets : 0
[01/10 16:54:27    127s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:07.1/0:27:16.7 (0.1), mem = 2135.2M
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] globalDetailRoute
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] #Start globalDetailRoute on Fri Jan 10 16:54:27 2025
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] ### Time Record (globalDetailRoute) is installed.
[01/10 16:54:27    127s] ### Time Record (Pre Callback) is installed.
[01/10 16:54:27    127s] Closing parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d': 71 access done (mem: 2116.223M)
[01/10 16:54:27    127s] ### Time Record (Pre Callback) is uninstalled.
[01/10 16:54:27    127s] ### Time Record (DB Import) is installed.
[01/10 16:54:27    127s] ### Time Record (Timing Data Generation) is installed.
[01/10 16:54:27    127s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 16:54:27    127s] ### Net info: total nets: 490
[01/10 16:54:27    127s] ### Net info: dirty nets: 0
[01/10 16:54:27    127s] ### Net info: marked as disconnected nets: 0
[01/10 16:54:27    127s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/10 16:54:27    127s] #num needed restored net=0
[01/10 16:54:27    127s] #need_extraction net=0 (total=490)
[01/10 16:54:27    127s] ### Net info: fully routed nets: 135
[01/10 16:54:27    127s] ### Net info: trivial (< 2 pins) nets: 355
[01/10 16:54:27    127s] ### Net info: unrouted nets: 0
[01/10 16:54:27    127s] ### Net info: re-extraction nets: 0
[01/10 16:54:27    127s] ### Net info: ignored nets: 0
[01/10 16:54:27    127s] ### Net info: skip routing nets: 0
[01/10 16:54:27    127s] ### import design signature (32): route=1687248253 fixed_route=421101527 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=766795716 dirty_area=0 del_dirty_area=0 cell=2004932486 placement=1005237903 pin_access=1825142497 inst_pattern=1
[01/10 16:54:27    127s] ### Time Record (DB Import) is uninstalled.
[01/10 16:54:27    127s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[01/10 16:54:27    127s] #RTESIG:78da95d2c14ec3300c0660ce7b0aabdba148dbb0ddc64dae93b8029a80eb94d174aad4a5
[01/10 16:54:27    127s] #       52931e787b86c465a8902e577ffae5d85eaede1ff790316d496d02111e089ef6cc688837
[01/10 16:54:27    127s] #       8c583e301d2ea5b75db658ae9e5f5eb9d04090b73eba931bd6300637407031b6fe74ff43
[01/10 16:54:27    127s] #       8c86c676c1417eecfb6e0df5a7b7e7f6036ad7d8b18bbf3821f2b59fc824620d7118e766
[01/10 16:54:27    127s] #       5259dcc415dec2951850b815fc7e90375d6fe374dbca48fa6f42330620954aa34a4b6a3b
[01/10 16:54:27    127s] #       a4354316a2f5b51dea0c72e7c7f35fb280ccf7de25945ccd6eca18d129c3489434240265
[01/10 16:54:27    127s] #       e2faa8aad2393abd960bd23382cc7f41775f6094091c
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Skip comparing routing design signature in db-snapshot flow
[01/10 16:54:27    127s] ### Time Record (Data Preparation) is installed.
[01/10 16:54:27    127s] #RTESIG:78da95d2c14ec3300c0660ce7b0a2bdba148db88ddc64dae93b8029a80eb94d174aad4a5
[01/10 16:54:27    127s] #       52931e787b0ae232d4912e577ffae5d85eaede1ff72008b7a83601511e109ef644d2206d
[01/10 16:54:27    127s] #       48cae281f03096de7662b15c3dbfbc52ae01216b7c7427d7af6108ae87e0626cfce9fe97
[01/10 16:54:27    127s] #       180db56d8383ecd875ed1aaa4f6fcfcd0754aeb6431bff7094922efd4426226988fd3037
[01/10 16:54:27    127s] #       138bfc26aee42d5cb10125b72cbf1f6475dbd938ddb6329cfe1be38c0170a9d2a8d49cda
[01/10 16:54:27    127s] #       0e6a4d2042b4beb27d2520737e385f933908df7997507c31bb29634881f8e97e8c0ab11f
[01/10 16:54:27    127s] #       4b5720eb541849c4a441662812678a6599ced1e9fd8d48cf0832ff05dd7d01d31715d1
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] ### Time Record (Data Preparation) is uninstalled.
[01/10 16:54:27    127s] ### Time Record (Global Routing) is installed.
[01/10 16:54:27    127s] ### Time Record (Global Routing) is uninstalled.
[01/10 16:54:27    127s] #Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
[01/10 16:54:27    127s] #Total number of routable nets = 135.
[01/10 16:54:27    127s] #Total number of nets in the design = 490.
[01/10 16:54:27    127s] #135 routable nets have routed wires.
[01/10 16:54:27    127s] #No nets have been global routed.
[01/10 16:54:27    127s] ### Time Record (Data Preparation) is installed.
[01/10 16:54:27    127s] #Start routing data preparation on Fri Jan 10 16:54:27 2025
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Minimum voltage of a net in the design = 0.000.
[01/10 16:54:27    127s] #Maximum voltage of a net in the design = 1.980.
[01/10 16:54:27    127s] #Voltage range [0.000 - 1.980] has 413 nets.
[01/10 16:54:27    127s] #Voltage range [0.000 - 0.000] has 75 nets.
[01/10 16:54:27    127s] #Voltage range [1.620 - 1.980] has 2 nets.
[01/10 16:54:27    127s] #Build and mark too close pins for the same net.
[01/10 16:54:27    127s] ### Time Record (Cell Pin Access) is installed.
[01/10 16:54:27    127s] #Initial pin access analysis.
[01/10 16:54:27    127s] #Detail pin access analysis.
[01/10 16:54:27    127s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 16:54:27    127s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[01/10 16:54:27    127s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[01/10 16:54:27    127s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[01/10 16:54:27    127s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[01/10 16:54:27    127s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[01/10 16:54:27    127s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.50 (MB), peak = 1890.90 (MB)
[01/10 16:54:27    127s] #Regenerating Ggrids automatically.
[01/10 16:54:27    127s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[01/10 16:54:27    127s] #Using automatically generated G-grids.
[01/10 16:54:27    127s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/10 16:54:27    127s] #Done routing data preparation.
[01/10 16:54:27    127s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.30 (MB), peak = 1890.90 (MB)
[01/10 16:54:27    127s] #Found 0 nets for post-route si or timing fixing.
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Finished routing data preparation on Fri Jan 10 16:54:27 2025
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Cpu time = 00:00:00
[01/10 16:54:27    127s] #Elapsed time = 00:00:00
[01/10 16:54:27    127s] #Increased memory = 5.90 (MB)
[01/10 16:54:27    127s] #Total memory = 1849.30 (MB)
[01/10 16:54:27    127s] #Peak memory = 1890.90 (MB)
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] ### Time Record (Data Preparation) is uninstalled.
[01/10 16:54:27    127s] ### Time Record (Global Routing) is installed.
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Start global routing on Fri Jan 10 16:54:27 2025
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Start global routing initialization on Fri Jan 10 16:54:27 2025
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #WARNING (NRGR-22) Design is already detail routed.
[01/10 16:54:27    127s] ### Time Record (Global Routing) is uninstalled.
[01/10 16:54:27    127s] ### Time Record (Data Preparation) is installed.
[01/10 16:54:27    127s] ### Time Record (Data Preparation) is uninstalled.
[01/10 16:54:27    127s] ### track-assign external-init starts on Fri Jan 10 16:54:27 2025 with memory = 1849.30 (MB), peak = 1890.90 (MB)
[01/10 16:54:27    127s] ### Time Record (Track Assignment) is installed.
[01/10 16:54:27    127s] ### Time Record (Track Assignment) is uninstalled.
[01/10 16:54:27    127s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:54:27    127s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/10 16:54:27    127s] #Cpu time = 00:00:00
[01/10 16:54:27    127s] #Elapsed time = 00:00:00
[01/10 16:54:27    127s] #Increased memory = 5.90 (MB)
[01/10 16:54:27    127s] #Total memory = 1849.30 (MB)
[01/10 16:54:27    127s] #Peak memory = 1890.90 (MB)
[01/10 16:54:27    127s] ### Time Record (Detail Routing) is installed.
[01/10 16:54:27    127s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Start Detail Routing..
[01/10 16:54:27    127s] #start initial detail routing ...
[01/10 16:54:27    127s] ### Design has 0 dirty nets, has valid drcs
[01/10 16:54:27    127s] ### Routing stats:
[01/10 16:54:27    127s] #   number of violations = 0
[01/10 16:54:27    127s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.30 (MB), peak = 1890.90 (MB)
[01/10 16:54:27    127s] #Complete Detail Routing.
[01/10 16:54:27    127s] #Total wire length = 3381 um.
[01/10 16:54:27    127s] #Total half perimeter of net bounding box = 4016 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M1 = 221 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M2 = 1794 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M3 = 1365 um.
[01/10 16:54:27    127s] #Total wire length on LAYER TOP_M = 0 um.
[01/10 16:54:27    127s] #Total number of vias = 597
[01/10 16:54:27    127s] #Up-Via Summary (total 597):
[01/10 16:54:27    127s] #           
[01/10 16:54:27    127s] #-----------------------
[01/10 16:54:27    127s] # M1                393
[01/10 16:54:27    127s] # M2                204
[01/10 16:54:27    127s] #-----------------------
[01/10 16:54:27    127s] #                   597 
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Total number of DRC violations = 0
[01/10 16:54:27    127s] ### Time Record (Detail Routing) is uninstalled.
[01/10 16:54:27    127s] #Cpu time = 00:00:00
[01/10 16:54:27    127s] #Elapsed time = 00:00:00
[01/10 16:54:27    127s] #Increased memory = 0.11 (MB)
[01/10 16:54:27    127s] #Total memory = 1849.41 (MB)
[01/10 16:54:27    127s] #Peak memory = 1890.90 (MB)
[01/10 16:54:27    127s] ### Time Record (Post Route Wire Spreading) is installed.
[01/10 16:54:27    127s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Start Post Route wire spreading..
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Start data preparation for wire spreading...
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Data preparation is done on Fri Jan 10 16:54:27 2025
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] ### track-assign engine-init starts on Fri Jan 10 16:54:27 2025 with memory = 1849.41 (MB), peak = 1890.90 (MB)
[01/10 16:54:27    127s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Start Post Route Wire Spread.
[01/10 16:54:27    127s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[01/10 16:54:27    127s] #Complete Post Route Wire Spread.
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #Total wire length = 3381 um.
[01/10 16:54:27    127s] #Total half perimeter of net bounding box = 4016 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M1 = 221 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M2 = 1794 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M3 = 1365 um.
[01/10 16:54:27    127s] #Total wire length on LAYER TOP_M = 0 um.
[01/10 16:54:27    127s] #Total number of vias = 597
[01/10 16:54:27    127s] #Up-Via Summary (total 597):
[01/10 16:54:27    127s] #           
[01/10 16:54:27    127s] #-----------------------
[01/10 16:54:27    127s] # M1                393
[01/10 16:54:27    127s] # M2                204
[01/10 16:54:27    127s] #-----------------------
[01/10 16:54:27    127s] #                   597 
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #   number of violations = 0
[01/10 16:54:27    127s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1850.01 (MB), peak = 1890.90 (MB)
[01/10 16:54:27    127s] #CELL_VIEW luhn_top_module,init has no DRC violation.
[01/10 16:54:27    127s] #Total number of DRC violations = 0
[01/10 16:54:27    127s] #Total number of process antenna violations = 0
[01/10 16:54:27    127s] #Total number of net violated process antenna rule = 0
[01/10 16:54:27    127s] #Post Route wire spread is done.
[01/10 16:54:27    127s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/10 16:54:27    127s] #Total wire length = 3381 um.
[01/10 16:54:27    127s] #Total half perimeter of net bounding box = 4016 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M1 = 221 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M2 = 1794 um.
[01/10 16:54:27    127s] #Total wire length on LAYER M3 = 1365 um.
[01/10 16:54:27    127s] #Total wire length on LAYER TOP_M = 0 um.
[01/10 16:54:27    127s] #Total number of vias = 597
[01/10 16:54:27    127s] #Up-Via Summary (total 597):
[01/10 16:54:27    127s] #           
[01/10 16:54:27    127s] #-----------------------
[01/10 16:54:27    127s] # M1                393
[01/10 16:54:27    127s] # M2                204
[01/10 16:54:27    127s] #-----------------------
[01/10 16:54:27    127s] #                   597 
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #detailRoute Statistics:
[01/10 16:54:27    127s] #Cpu time = 00:00:00
[01/10 16:54:27    127s] #Elapsed time = 00:00:00
[01/10 16:54:27    127s] #Increased memory = 0.71 (MB)
[01/10 16:54:27    127s] #Total memory = 1850.01 (MB)
[01/10 16:54:27    127s] #Peak memory = 1890.90 (MB)
[01/10 16:54:27    127s] #Skip updating routing design signature in db-snapshot flow
[01/10 16:54:27    127s] ### global_detail_route design signature (45): route=1684133102 flt_obj=0 vio=1905142130 shield_wire=1
[01/10 16:54:27    127s] ### Time Record (DB Export) is installed.
[01/10 16:54:27    127s] ### export design design signature (46): route=1684133102 fixed_route=421101527 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2133075168 dirty_area=0 del_dirty_area=0 cell=2004932486 placement=1005237903 pin_access=1825142497 inst_pattern=1
[01/10 16:54:27    127s] #	no debugging net set
[01/10 16:54:27    127s] ### Time Record (DB Export) is uninstalled.
[01/10 16:54:27    127s] ### Time Record (Post Callback) is installed.
[01/10 16:54:27    127s] ### Time Record (Post Callback) is uninstalled.
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] #globalDetailRoute statistics:
[01/10 16:54:27    127s] #Cpu time = 00:00:00
[01/10 16:54:27    127s] #Elapsed time = 00:00:00
[01/10 16:54:27    127s] #Increased memory = 2.81 (MB)
[01/10 16:54:27    127s] #Total memory = 1847.62 (MB)
[01/10 16:54:27    127s] #Peak memory = 1890.90 (MB)
[01/10 16:54:27    127s] #Number of warnings = 1
[01/10 16:54:27    127s] #Total number of warnings = 5
[01/10 16:54:27    127s] #Number of fails = 0
[01/10 16:54:27    127s] #Total number of fails = 0
[01/10 16:54:27    127s] #Complete globalDetailRoute on Fri Jan 10 16:54:27 2025
[01/10 16:54:27    127s] #
[01/10 16:54:27    127s] ### import design signature (47): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1825142497 inst_pattern=1
[01/10 16:54:27    127s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 16:54:27    127s] ### 
[01/10 16:54:27    127s] ###   Scalability Statistics
[01/10 16:54:27    127s] ### 
[01/10 16:54:27    127s] ### --------------------------------+----------------+----------------+----------------+
[01/10 16:54:27    127s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/10 16:54:27    127s] ### --------------------------------+----------------+----------------+----------------+
[01/10 16:54:27    127s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[01/10 16:54:27    127s] ### --------------------------------+----------------+----------------+----------------+
[01/10 16:54:27    127s] ### 
[01/10 16:54:27    127s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:07.2/0:27:16.7 (0.1), mem = 2119.9M
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] =============================================================================================
[01/10 16:54:27    127s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.15-s110_1
[01/10 16:54:27    127s] =============================================================================================
[01/10 16:54:27    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:54:27    127s] ---------------------------------------------------------------------------------------------
[01/10 16:54:27    127s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    127s] [ DetailRoute            ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:27    127s] [ MISC                   ]          0:00:00.1  (  94.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:54:27    127s] ---------------------------------------------------------------------------------------------
[01/10 16:54:27    127s]  EcoRoute #1 TOTAL                  0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:54:27    127s] ---------------------------------------------------------------------------------------------
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1847.7M, totSessionCpu=0:02:07 **
[01/10 16:54:27    127s] New Signature Flow (restoreNanoRouteOptions) ....
[01/10 16:54:27    127s] **INFO: flowCheckPoint #5 PostEcoSummary
[01/10 16:54:27    127s] Extraction called for design 'luhn_top_module' of instances=178 and nets=490 using extraction engine 'postRoute' at effort level 'low' .
[01/10 16:54:27    127s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 16:54:27    127s] Type 'man IMPEXT-3530' for more detail.
[01/10 16:54:27    127s] PostRoute (effortLevel low) RC Extraction called for design luhn_top_module.
[01/10 16:54:27    127s] RC Extraction called in multi-corner(1) mode.
[01/10 16:54:27    127s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 16:54:27    127s] Type 'man IMPEXT-6197' for more detail.
[01/10 16:54:27    127s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[01/10 16:54:27    127s] * Layer Id             : 1 - M1
[01/10 16:54:27    127s]       Thickness        : 0.54
[01/10 16:54:27    127s]       Min Width        : 0.23
[01/10 16:54:27    127s]       Layer Dielectric : 4.1
[01/10 16:54:27    127s] * Layer Id             : 2 - M2
[01/10 16:54:27    127s]       Thickness        : 0.54
[01/10 16:54:27    127s]       Min Width        : 0.28
[01/10 16:54:27    127s]       Layer Dielectric : 4.1
[01/10 16:54:27    127s] * Layer Id             : 3 - M3
[01/10 16:54:27    127s]       Thickness        : 0.54
[01/10 16:54:27    127s]       Min Width        : 0.28
[01/10 16:54:27    127s]       Layer Dielectric : 4.1
[01/10 16:54:27    127s] * Layer Id             : 4 - M4
[01/10 16:54:27    127s]       Thickness        : 0.84
[01/10 16:54:27    127s]       Min Width        : 0.44
[01/10 16:54:27    127s]       Layer Dielectric : 4.1
[01/10 16:54:27    127s] extractDetailRC Option : -outfile /tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d -maxResLength 200  -basic
[01/10 16:54:27    127s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[01/10 16:54:27    127s]       RC Corner Indexes            0   
[01/10 16:54:27    127s] Capacitance Scaling Factor   : 1.00000 
[01/10 16:54:27    127s] Coupling Cap. Scaling Factor : 1.00000 
[01/10 16:54:27    127s] Resistance Scaling Factor    : 1.00000 
[01/10 16:54:27    127s] Clock Cap. Scaling Factor    : 1.00000 
[01/10 16:54:27    127s] Clock Res. Scaling Factor    : 1.00000 
[01/10 16:54:27    127s] Shrink Factor                : 1.00000
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Trim Metal Layers:
[01/10 16:54:27    127s] LayerId::1 widthSet size::1
[01/10 16:54:27    127s] LayerId::2 widthSet size::1
[01/10 16:54:27    127s] LayerId::3 widthSet size::1
[01/10 16:54:27    127s] LayerId::4 widthSet size::1
[01/10 16:54:27    127s] eee: pegSigSF::1.070000
[01/10 16:54:27    127s] Initializing multi-corner resistance tables ...
[01/10 16:54:27    127s] eee: l::1 avDens::0.123174 usedTrk::198.960714 availTrk::1615.286940 sigTrk::198.960714
[01/10 16:54:27    127s] eee: l::2 avDens::0.041677 usedTrk::44.029107 availTrk::1056.425762 sigTrk::44.029107
[01/10 16:54:27    127s] eee: l::3 avDens::0.020424 usedTrk::45.053929 availTrk::2205.947375 sigTrk::45.053929
[01/10 16:54:27    127s] eee: l::4 avDens::0.027188 usedTrk::45.705357 availTrk::1681.114739 sigTrk::45.705357
[01/10 16:54:27    127s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.381401 aWlH=0.000000 lMod=0 pMax=0.864800 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:54:27    127s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2119.9M)
[01/10 16:54:27    127s] Creating parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d' for storing RC.
[01/10 16:54:27    127s] Extracted 10.338% (CPU Time= 0:00:00.0  MEM= 2147.9M)
[01/10 16:54:27    127s] Extracted 20.2783% (CPU Time= 0:00:00.0  MEM= 2147.9M)
[01/10 16:54:27    127s] Extracted 30.2187% (CPU Time= 0:00:00.0  MEM= 2147.9M)
[01/10 16:54:27    127s] Extracted 40.3579% (CPU Time= 0:00:00.0  MEM= 2171.9M)
[01/10 16:54:27    127s] Extracted 50.2982% (CPU Time= 0:00:00.0  MEM= 2171.9M)
[01/10 16:54:27    127s] Extracted 60.2386% (CPU Time= 0:00:00.0  MEM= 2171.9M)
[01/10 16:54:27    127s] Extracted 70.3777% (CPU Time= 0:00:00.0  MEM= 2171.9M)
[01/10 16:54:27    127s] Extracted 80.3181% (CPU Time= 0:00:00.0  MEM= 2171.9M)
[01/10 16:54:27    127s] Extracted 90.2584% (CPU Time= 0:00:00.0  MEM= 2171.9M)
[01/10 16:54:27    127s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2171.9M)
[01/10 16:54:27    127s] Number of Extracted Resistors     : 932
[01/10 16:54:27    127s] Number of Extracted Ground Cap.   : 955
[01/10 16:54:27    127s] Number of Extracted Coupling Cap. : 880
[01/10 16:54:27    127s] Opening parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d' for reading (mem: 2140.633M)
[01/10 16:54:27    127s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/10 16:54:27    127s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2140.6M)
[01/10 16:54:27    127s] Creating parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb_Filter.rcdb.d' for storing RC.
[01/10 16:54:27    127s] Closing parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d': 71 access done (mem: 2148.633M)
[01/10 16:54:27    127s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2148.633M)
[01/10 16:54:27    127s] Opening parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d' for reading (mem: 2148.633M)
[01/10 16:54:27    127s] processing rcdb (/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d) for hinst (top) of cell (luhn_top_module);
[01/10 16:54:27    127s] Closing parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d': 0 access done (mem: 2148.633M)
[01/10 16:54:27    127s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2148.633M)
[01/10 16:54:27    127s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2148.633M)
[01/10 16:54:27    127s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1807.5M, totSessionCpu=0:02:07 **
[01/10 16:54:27    127s] Starting delay calculation for Setup views
[01/10 16:54:27    127s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/10 16:54:27    127s] AAE_INFO: resetNetProps viewIdx 0 
[01/10 16:54:27    127s] Starting SI iteration 1 using Infinite Timing Windows
[01/10 16:54:27    127s] #################################################################################
[01/10 16:54:27    127s] # Design Stage: PostRoute
[01/10 16:54:27    127s] # Design Name: luhn_top_module
[01/10 16:54:27    127s] # Design Mode: 90nm
[01/10 16:54:27    127s] # Analysis Mode: MMMC OCV 
[01/10 16:54:27    127s] # Parasitics Mode: SPEF/RCDB 
[01/10 16:54:27    127s] # Signoff Settings: SI On 
[01/10 16:54:27    127s] #################################################################################
[01/10 16:54:27    127s] AAE_INFO: 1 threads acquired from CTE.
[01/10 16:54:27    127s] Setting infinite Tws ...
[01/10 16:54:27    127s] First Iteration Infinite Tw... 
[01/10 16:54:27    127s] Calculate early delays in OCV mode...
[01/10 16:54:27    127s] Calculate late delays in OCV mode...
[01/10 16:54:27    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 2096.9M, InitMEM = 2096.9M)
[01/10 16:54:27    127s] Start delay calculation (fullDC) (1 T). (MEM=2096.92)
[01/10 16:54:27    127s] 
[01/10 16:54:27    127s] Trim Metal Layers:
[01/10 16:54:27    127s] LayerId::1 widthSet size::1
[01/10 16:54:27    127s] LayerId::2 widthSet size::1
[01/10 16:54:27    127s] LayerId::3 widthSet size::1
[01/10 16:54:27    127s] LayerId::4 widthSet size::1
[01/10 16:54:27    127s] eee: pegSigSF::1.070000
[01/10 16:54:27    127s] Initializing multi-corner resistance tables ...
[01/10 16:54:27    127s] eee: l::1 avDens::0.123174 usedTrk::198.960714 availTrk::1615.286940 sigTrk::198.960714
[01/10 16:54:27    127s] eee: l::2 avDens::0.041677 usedTrk::44.029107 availTrk::1056.425762 sigTrk::44.029107
[01/10 16:54:27    127s] eee: l::3 avDens::0.020424 usedTrk::45.053929 availTrk::2205.947375 sigTrk::45.053929
[01/10 16:54:27    127s] eee: l::4 avDens::0.027188 usedTrk::45.705357 availTrk::1681.114739 sigTrk::45.705357
[01/10 16:54:27    127s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.284041 uaWl=1.000000 uaWlH=0.381401 aWlH=0.000000 lMod=0 pMax=0.864800 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[01/10 16:54:27    127s] End AAE Lib Interpolated Model. (MEM=2108.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:27    127s] Opening parasitic data file '/tmp/innovus_temp_37031_ece.nitdgp.ac.in_vlsi18_kApxlK/luhn_top_module_37031_GbfAWt.rcdb.d' for reading (mem: 2108.531M)
[01/10 16:54:27    127s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2108.5M)
[01/10 16:54:27    127s] **WARN: (IMPMSMV-1810):	Net validate, driver datapath_validate_reg/Q (cell dfnrq1) voltage 1.62 does not match receiver o_validate/PAD (cell pc3d01) voltage 2.7 for view my_analysis_view_setup.
[01/10 16:54:27    127s] Type 'man IMPMSMV-1810' for more detail.
[01/10 16:54:27    127s] Total number of fetched objects 79
[01/10 16:54:27    127s] AAE_INFO-618: Total number of nets in the design is 490,  16.1 percent of the nets selected for SI analysis
[01/10 16:54:27    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:27    127s] End delay calculation. (MEM=2124.23 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:27    127s] End delay calculation (fullDC). (MEM=2124.23 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:27    127s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2124.2M) ***
[01/10 16:54:27    127s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2124.2M)
[01/10 16:54:27    127s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/10 16:54:27    127s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2124.2M)
[01/10 16:54:27    127s] Starting SI iteration 2
[01/10 16:54:27    127s] Calculate early delays in OCV mode...
[01/10 16:54:27    127s] Calculate late delays in OCV mode...
[01/10 16:54:27    127s] Start delay calculation (fullDC) (1 T). (MEM=2090.34)
[01/10 16:54:27    127s] End AAE Lib Interpolated Model. (MEM=2090.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:27    127s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[01/10 16:54:27    127s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 79. 
[01/10 16:54:27    127s] Total number of fetched objects 79
[01/10 16:54:27    127s] AAE_INFO-618: Total number of nets in the design is 490,  12.7 percent of the nets selected for SI analysis
[01/10 16:54:27    127s] End delay calculation. (MEM=2134.02 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:27    127s] End delay calculation (fullDC). (MEM=2134.02 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 16:54:27    127s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2134.0M) ***
[01/10 16:54:28    127s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:02:08 mem=2134.0M)
[01/10 16:54:28    127s] End AAE Lib Interpolated Model. (MEM=2134.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 16:54:28    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2134.0M, EPOCH TIME: 1736508268.065862
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:28    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2134.0M, EPOCH TIME: 1736508268.072732
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2168.4M, EPOCH TIME: 1736508268.084613
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:28    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2168.4M, EPOCH TIME: 1736508268.092028
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] Density: 10.181%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1852.5M, totSessionCpu=0:02:08 **
[01/10 16:54:28    127s] Executing marking Critical Nets1
[01/10 16:54:28    127s] **INFO: flowCheckPoint #6 OptimizationRecovery
[01/10 16:54:28    127s] *** Timing Is met
[01/10 16:54:28    127s] *** Check timing (0:00:00.0)
[01/10 16:54:28    127s] Running postRoute recovery in postEcoRoute mode
[01/10 16:54:28    127s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1852.5M, totSessionCpu=0:02:08 **
[01/10 16:54:28    127s]   Timing/DRV Snapshot: (TGT)
[01/10 16:54:28    127s]      Weighted WNS: 0.000
[01/10 16:54:28    127s]       All  PG WNS: 0.000
[01/10 16:54:28    127s]       High PG WNS: 0.000
[01/10 16:54:28    127s]       All  PG TNS: 0.000
[01/10 16:54:28    127s]       High PG TNS: 0.000
[01/10 16:54:28    127s]       Low  PG TNS: 0.000
[01/10 16:54:28    127s]          Tran DRV: 0 (0)
[01/10 16:54:28    127s]           Cap DRV: 0 (1)
[01/10 16:54:28    127s]        Fanout DRV: 0 (0)
[01/10 16:54:28    127s]            Glitch: 0 (0)
[01/10 16:54:28    127s]    Category Slack: { [L, 28.090] }
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] Checking setup slack degradation ...
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] Recovery Manager:
[01/10 16:54:28    127s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[01/10 16:54:28    127s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[01/10 16:54:28    127s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[01/10 16:54:28    127s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] Checking DRV degradation...
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] Recovery Manager:
[01/10 16:54:28    127s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/10 16:54:28    127s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/10 16:54:28    127s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/10 16:54:28    127s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/10 16:54:28    127s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2107.60M, totSessionCpu=0:02:08).
[01/10 16:54:28    127s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1852.5M, totSessionCpu=0:02:08 **
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] Latch borrow mode reset to max_borrow
[01/10 16:54:28    127s] **INFO: flowCheckPoint #7 FinalSummary
[01/10 16:54:28    127s] Reported timing to dir ./timingReports
[01/10 16:54:28    127s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1851.3M, totSessionCpu=0:02:08 **
[01/10 16:54:28    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2107.6M, EPOCH TIME: 1736508268.130062
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:28    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2107.6M, EPOCH TIME: 1736508268.137090
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.090  |   N/A   | 28.090  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2107.9M, EPOCH TIME: 1736508268.814391
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:28    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2107.9M, EPOCH TIME: 1736508268.822050
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] Density: 10.181%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2107.9M, EPOCH TIME: 1736508268.825649
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:54:28    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2107.9M, EPOCH TIME: 1736508268.832712
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1850.4M, totSessionCpu=0:02:08 **
[01/10 16:54:28    127s]  ReSet Options after AAE Based Opt flow 
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] TimeStamp Deleting Cell Server Begin ...
[01/10 16:54:28    127s] Deleting Lib Analyzer.
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] TimeStamp Deleting Cell Server End ...
[01/10 16:54:28    127s] Opt: RC extraction mode changed to 'detail'
[01/10 16:54:28    127s] *** Finished optDesign ***
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:02.9 real=0:00:04.0)
[01/10 16:54:28    127s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 16:54:28    127s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.4 real=0:00:00.7)
[01/10 16:54:28    127s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[01/10 16:54:28    127s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 16:54:28    127s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 16:54:28    127s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[01/10 16:54:28    127s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 16:54:28    127s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[01/10 16:54:28    127s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[01/10 16:54:28    127s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[01/10 16:54:28    127s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 16:54:28    127s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 16:54:28    127s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/10 16:54:28    127s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/10 16:54:28    127s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2107.9M)
[01/10 16:54:28    127s] Info: Destroy the CCOpt slew target map.
[01/10 16:54:28    127s] clean pInstBBox. size 0
[01/10 16:54:28    127s] All LLGs are deleted
[01/10 16:54:28    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:54:28    127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2107.9M, EPOCH TIME: 1736508268.858237
[01/10 16:54:28    127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2107.9M, EPOCH TIME: 1736508268.858287
[01/10 16:54:28    127s] Info: pop threads available for lower-level modules during optimization.
[01/10 16:54:28    127s] *** optDesign #2 [finish] : cpu/real = 0:00:02.9/0:00:03.9 (0.7), totSession cpu/real = 0:02:07.8/0:27:18.1 (0.1), mem = 2107.9M
[01/10 16:54:28    127s] 
[01/10 16:54:28    127s] =============================================================================================
[01/10 16:54:28    127s]  Final TAT Report : optDesign #2                                                21.15-s110_1
[01/10 16:54:28    127s] =============================================================================================
[01/10 16:54:28    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/10 16:54:28    127s] ---------------------------------------------------------------------------------------------
[01/10 16:54:28    127s] [ InitOpt                ]      1   0:00:00.6  (  16.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:54:28    127s] [ DrvOpt                 ]      1   0:00:00.7  (  18.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/10 16:54:28    127s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:28    127s] [ LayerAssignment        ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/10 16:54:28    127s] [ BuildHoldData          ]      1   0:00:00.1  (   2.3 % )     0:00:00.5 /  0:00:00.4    0.9
[01/10 16:54:28    127s] [ OptSummaryReport       ]      5   0:00:00.1  (   3.2 % )     0:00:00.8 /  0:00:00.2    0.2
[01/10 16:54:28    127s] [ DrvReport              ]      9   0:00:00.7  (  17.0 % )     0:00:00.7 /  0:00:00.0    0.0
[01/10 16:54:28    127s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:28    127s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/10 16:54:28    127s] [ EcoRoute               ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/10 16:54:28    127s] [ ExtractRC              ]      2   0:00:00.7  (  18.2 % )     0:00:00.7 /  0:00:00.4    0.5
[01/10 16:54:28    127s] [ TimingUpdate           ]     15   0:00:00.4  (  11.3 % )     0:00:00.6 /  0:00:00.6    0.9
[01/10 16:54:28    127s] [ FullDelayCalc          ]      5   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.1    0.7
[01/10 16:54:28    127s] [ TimingReport           ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.4
[01/10 16:54:28    127s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/10 16:54:28    127s] [ MISC                   ]          0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.2    1.1
[01/10 16:54:28    127s] ---------------------------------------------------------------------------------------------
[01/10 16:54:28    127s]  optDesign #2 TOTAL                 0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:02.9    0.7
[01/10 16:54:28    127s] ---------------------------------------------------------------------------------------------
[01/10 16:54:28    127s] 
[01/10 16:54:31    127s] <CMD> fit
[01/10 16:54:31    127s] <CMD> fit
[01/10 16:54:32    128s] <CMD> zoomBox 34.05100 230.81100 816.44700 609.07100
[01/10 16:54:33    128s] <CMD> zoomBox 235.32200 333.35700 643.73700 530.81100
[01/10 16:54:33    128s] <CMD> zoomBox 296.31700 364.43400 591.39700 507.09400
[01/10 16:54:34    128s] <CMD> zoomBox 150.89800 290.34400 716.17900 563.63700
[01/10 16:54:35    128s] <CMD> zoomBox -40.25700 192.95200 880.21000 637.96400
[01/10 16:54:36    128s] <CMD> fit
[01/10 16:55:12    130s] <CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
[01/10 16:55:12    130s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[01/10 16:55:12    130s] Type 'man IMPSP-5217' for more detail.
[01/10 16:55:12    130s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2113.0M, EPOCH TIME: 1736508312.527390
[01/10 16:55:12    130s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2113.0M, EPOCH TIME: 1736508312.527464
[01/10 16:55:12    130s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2113.0M, EPOCH TIME: 1736508312.527486
[01/10 16:55:12    130s] Processing tracks to init pin-track alignment.
[01/10 16:55:12    130s] z: 2, totalTracks: 1
[01/10 16:55:12    130s] z: 4, totalTracks: 1
[01/10 16:55:12    130s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:55:12    130s] All LLGs are deleted
[01/10 16:55:12    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:12    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:12    130s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2113.0M, EPOCH TIME: 1736508312.529521
[01/10 16:55:12    130s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2113.0M, EPOCH TIME: 1736508312.529761
[01/10 16:55:12    130s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2113.0M, EPOCH TIME: 1736508312.529792
[01/10 16:55:12    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:12    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:12    130s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2113.0M, EPOCH TIME: 1736508312.529857
[01/10 16:55:12    130s] Max number of tech site patterns supported in site array is 256.
[01/10 16:55:12    130s] Core basic site is CoreSite
[01/10 16:55:12    130s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2113.0M, EPOCH TIME: 1736508312.535873
[01/10 16:55:12    130s] After signature check, allow fast init is false, keep pre-filter is true.
[01/10 16:55:12    130s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/10 16:55:12    130s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2113.0M, EPOCH TIME: 1736508312.536138
[01/10 16:55:12    130s] SiteArray: non-trimmed site array dimensions = 41 x 419
[01/10 16:55:12    130s] SiteArray: use 106,496 bytes
[01/10 16:55:12    130s] SiteArray: current memory after site array memory allocation 2113.0M
[01/10 16:55:12    130s] SiteArray: FP blocked sites are writable
[01/10 16:55:12    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:55:12    130s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2113.0M, EPOCH TIME: 1736508312.536707
[01/10 16:55:12    130s] Process 1454 wires and vias for routing blockage and capacity analysis
[01/10 16:55:12    130s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:2113.0M, EPOCH TIME: 1736508312.537009
[01/10 16:55:12    130s] SiteArray: number of non floorplan blocked sites for llg default is 17179
[01/10 16:55:12    130s] Atter site array init, number of instance map data is 0.
[01/10 16:55:12    130s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.008, REAL:0.008, MEM:2113.0M, EPOCH TIME: 1736508312.537819
[01/10 16:55:12    130s] 
[01/10 16:55:12    130s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:55:12    130s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.008, REAL:0.008, MEM:2113.0M, EPOCH TIME: 1736508312.537976
[01/10 16:55:12    130s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2113.0M, EPOCH TIME: 1736508312.537993
[01/10 16:55:12    130s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2113.0M, EPOCH TIME: 1736508312.538006
[01/10 16:55:12    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2113.0MB).
[01/10 16:55:12    130s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.011, REAL:0.011, MEM:2113.0M, EPOCH TIME: 1736508312.538041
[01/10 16:55:12    130s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.011, REAL:0.011, MEM:2113.0M, EPOCH TIME: 1736508312.538051
[01/10 16:55:12    130s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2113.0M, EPOCH TIME: 1736508312.538062
[01/10 16:55:12    130s]   Signal wire search tree: 1348 elements. (cpu=0:00:00.0, mem=0.0M)
[01/10 16:55:12    130s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2113.0M, EPOCH TIME: 1736508312.538273
[01/10 16:55:12    130s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2113.0M, EPOCH TIME: 1736508312.538458
[01/10 16:55:12    130s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2113.0M, EPOCH TIME: 1736508312.538473
[01/10 16:55:12    130s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2113.0M, EPOCH TIME: 1736508312.538487
[01/10 16:55:12    130s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2113.0M, EPOCH TIME: 1736508312.538503
[01/10 16:55:12    130s] AddFiller init all instances time CPU:0.000, REAL:0.000
[01/10 16:55:12    130s] AddFiller main function time CPU:0.010, REAL:0.011
[01/10 16:55:12    130s] Filler instance commit time CPU:0.004, REAL:0.004
[01/10 16:55:12    130s] *INFO: Adding fillers to top-module.
[01/10 16:55:12    130s] *INFO:   Added 1627 filler insts (cell feedth9 / prefix FILLER).
[01/10 16:55:12    130s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.011, REAL:0.011, MEM:2129.0M, EPOCH TIME: 1736508312.549364
[01/10 16:55:12    130s] *INFO: Total 1627 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[01/10 16:55:12    130s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.011, REAL:0.011, MEM:2129.0M, EPOCH TIME: 1736508312.549418
[01/10 16:55:12    130s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2129.0M, EPOCH TIME: 1736508312.549432
[01/10 16:55:12    130s] For 1627 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:2129.0M, EPOCH TIME: 1736508312.550350
[01/10 16:55:12    130s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.012, REAL:0.012, MEM:2129.0M, EPOCH TIME: 1736508312.550364
[01/10 16:55:12    130s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.012, REAL:0.012, MEM:2129.0M, EPOCH TIME: 1736508312.550375
[01/10 16:55:12    130s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[01/10 16:55:12    130s] *INFO: Second pass addFiller without DRC checking.
[01/10 16:55:12    130s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2129.0M, EPOCH TIME: 1736508312.550405
[01/10 16:55:12    130s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2129.0M, EPOCH TIME: 1736508312.550417
[01/10 16:55:12    130s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2129.0M, EPOCH TIME: 1736508312.550441
[01/10 16:55:12    130s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2129.0M, EPOCH TIME: 1736508312.550454
[01/10 16:55:12    130s] AddFiller init all instances time CPU:0.000, REAL:0.000
[01/10 16:55:12    130s] AddFiller main function time CPU:0.000, REAL:0.000
[01/10 16:55:12    130s] Filler instance commit time CPU:0.000, REAL:0.000
[01/10 16:55:12    130s] *INFO: Adding fillers to top-module.
[01/10 16:55:12    130s] *INFO:   Added 0 filler inst of any cell-type.
[01/10 16:55:12    130s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.000, REAL:0.001, MEM:2129.0M, EPOCH TIME: 1736508312.550958
[01/10 16:55:12    130s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.001, REAL:0.001, MEM:2129.0M, EPOCH TIME: 1736508312.550983
[01/10 16:55:12    130s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.001, REAL:0.001, MEM:2129.0M, EPOCH TIME: 1736508312.551012
[01/10 16:55:12    130s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.001, REAL:0.001, MEM:2129.0M, EPOCH TIME: 1736508312.551027
[01/10 16:55:12    130s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2129.0M, EPOCH TIME: 1736508312.551046
[01/10 16:55:12    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1757).
[01/10 16:55:12    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:12    130s] All LLGs are deleted
[01/10 16:55:12    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:12    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:12    130s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2129.0M, EPOCH TIME: 1736508312.551927
[01/10 16:55:12    130s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2128.9M, EPOCH TIME: 1736508312.552165
[01/10 16:55:12    130s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.002, REAL:0.002, MEM:2117.9M, EPOCH TIME: 1736508312.553282
[01/10 16:55:12    130s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.026, REAL:0.026, MEM:2117.9M, EPOCH TIME: 1736508312.553325
[01/10 16:55:34    131s] <CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
[01/10 16:55:34    131s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[01/10 16:55:34    131s] Type 'man IMPSP-5217' for more detail.
[01/10 16:55:34    131s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2128.2M, EPOCH TIME: 1736508334.180445
[01/10 16:55:34    131s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2128.2M, EPOCH TIME: 1736508334.180622
[01/10 16:55:34    131s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2128.2M, EPOCH TIME: 1736508334.180661
[01/10 16:55:34    131s] Processing tracks to init pin-track alignment.
[01/10 16:55:34    131s] z: 2, totalTracks: 1
[01/10 16:55:34    131s] z: 4, totalTracks: 1
[01/10 16:55:34    131s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:55:34    131s] All LLGs are deleted
[01/10 16:55:34    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:34    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:34    131s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2128.2M, EPOCH TIME: 1736508334.183423
[01/10 16:55:34    131s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2128.2M, EPOCH TIME: 1736508334.183728
[01/10 16:55:34    131s] # Building luhn_top_module llgBox search-tree.
[01/10 16:55:34    131s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2128.2M, EPOCH TIME: 1736508334.183822
[01/10 16:55:34    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:34    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:34    131s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2128.2M, EPOCH TIME: 1736508334.183937
[01/10 16:55:34    131s] Max number of tech site patterns supported in site array is 256.
[01/10 16:55:34    131s] Core basic site is CoreSite
[01/10 16:55:34    131s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2128.2M, EPOCH TIME: 1736508334.194176
[01/10 16:55:34    131s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:55:34    131s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/10 16:55:34    131s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2128.2M, EPOCH TIME: 1736508334.194642
[01/10 16:55:34    131s] SiteArray: non-trimmed site array dimensions = 41 x 419
[01/10 16:55:34    131s] SiteArray: use 106,496 bytes
[01/10 16:55:34    131s] SiteArray: current memory after site array memory allocation 2128.3M
[01/10 16:55:34    131s] SiteArray: FP blocked sites are writable
[01/10 16:55:34    131s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:55:34    131s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2128.3M, EPOCH TIME: 1736508334.195456
[01/10 16:55:34    131s] Process 1454 wires and vias for routing blockage and capacity analysis
[01/10 16:55:34    131s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:2128.3M, EPOCH TIME: 1736508334.195912
[01/10 16:55:34    131s] SiteArray: number of non floorplan blocked sites for llg default is 17179
[01/10 16:55:34    131s] Atter site array init, number of instance map data is 0.
[01/10 16:55:34    131s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.013, REAL:0.013, MEM:2128.3M, EPOCH TIME: 1736508334.197026
[01/10 16:55:34    131s] 
[01/10 16:55:34    131s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:55:34    131s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.014, REAL:0.014, MEM:2128.3M, EPOCH TIME: 1736508334.197474
[01/10 16:55:34    131s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2128.3M, EPOCH TIME: 1736508334.197500
[01/10 16:55:34    131s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2128.3M, EPOCH TIME: 1736508334.197522
[01/10 16:55:34    131s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2128.3MB).
[01/10 16:55:34    131s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.017, REAL:0.017, MEM:2128.3M, EPOCH TIME: 1736508334.197703
[01/10 16:55:34    131s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.017, REAL:0.017, MEM:2128.3M, EPOCH TIME: 1736508334.197721
[01/10 16:55:34    131s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2128.3M, EPOCH TIME: 1736508334.197737
[01/10 16:55:34    131s]   Signal wire search tree: 1348 elements. (cpu=0:00:00.0, mem=0.0M)
[01/10 16:55:34    131s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2128.3M, EPOCH TIME: 1736508334.198067
[01/10 16:55:34    131s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2128.3M, EPOCH TIME: 1736508334.199898
[01/10 16:55:34    131s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2128.3M, EPOCH TIME: 1736508334.199926
[01/10 16:55:34    131s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2128.3M, EPOCH TIME: 1736508334.199968
[01/10 16:55:34    131s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2128.3M, EPOCH TIME: 1736508334.199988
[01/10 16:55:34    131s] AddFiller init all instances time CPU:0.000, REAL:0.000
[01/10 16:55:34    131s] AddFiller main function time CPU:0.002, REAL:0.002
[01/10 16:55:34    131s] Filler instance commit time CPU:0.000, REAL:0.000
[01/10 16:55:34    131s] *INFO: Adding fillers to top-module.
[01/10 16:55:34    131s] *INFO:   Added 146 filler insts (cell feedth3 / prefix FILLER).
[01/10 16:55:34    131s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.002, REAL:0.002, MEM:2128.3M, EPOCH TIME: 1736508334.202358
[01/10 16:55:34    131s] *INFO: Total 146 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[01/10 16:55:34    131s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.002, REAL:0.002, MEM:2128.3M, EPOCH TIME: 1736508334.202399
[01/10 16:55:34    131s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2128.3M, EPOCH TIME: 1736508334.202412
[01/10 16:55:34    131s] For 146 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2128.3M, EPOCH TIME: 1736508334.202542
[01/10 16:55:34    131s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.003, REAL:0.003, MEM:2128.3M, EPOCH TIME: 1736508334.202562
[01/10 16:55:34    131s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.003, REAL:0.003, MEM:2128.3M, EPOCH TIME: 1736508334.202573
[01/10 16:55:34    131s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[01/10 16:55:34    131s] *INFO: Second pass addFiller without DRC checking.
[01/10 16:55:34    131s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2128.3M, EPOCH TIME: 1736508334.202605
[01/10 16:55:34    131s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2128.3M, EPOCH TIME: 1736508334.202617
[01/10 16:55:34    131s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2128.3M, EPOCH TIME: 1736508334.202641
[01/10 16:55:34    131s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2128.3M, EPOCH TIME: 1736508334.202653
[01/10 16:55:34    131s] AddFiller init all instances time CPU:0.000, REAL:0.000
[01/10 16:55:34    131s] AddFiller main function time CPU:0.000, REAL:0.000
[01/10 16:55:34    131s] Filler instance commit time CPU:0.000, REAL:0.000
[01/10 16:55:34    131s] *INFO: Adding fillers to top-module.
[01/10 16:55:34    131s] *INFO:   Added 0 filler inst of any cell-type.
[01/10 16:55:34    131s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.000, REAL:0.000, MEM:2128.3M, EPOCH TIME: 1736508334.203055
[01/10 16:55:34    131s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.000, REAL:0.000, MEM:2128.3M, EPOCH TIME: 1736508334.203071
[01/10 16:55:34    131s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.000, REAL:0.000, MEM:2128.3M, EPOCH TIME: 1736508334.203091
[01/10 16:55:34    131s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.001, REAL:0.000, MEM:2128.3M, EPOCH TIME: 1736508334.203102
[01/10 16:55:34    131s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2128.3M, EPOCH TIME: 1736508334.203117
[01/10 16:55:34    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1903).
[01/10 16:55:34    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:34    131s] All LLGs are deleted
[01/10 16:55:34    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:34    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:34    131s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2128.3M, EPOCH TIME: 1736508334.203857
[01/10 16:55:34    131s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2128.2M, EPOCH TIME: 1736508334.204073
[01/10 16:55:34    131s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.002, REAL:0.002, MEM:2118.2M, EPOCH TIME: 1736508334.204891
[01/10 16:55:34    131s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.024, REAL:0.024, MEM:2118.2M, EPOCH TIME: 1736508334.204917
[01/10 16:55:58    133s] <CMD> addFiller -cell feedth -prefix FILLER -doDRC
[01/10 16:55:58    133s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[01/10 16:55:58    133s] Type 'man IMPSP-5217' for more detail.
[01/10 16:55:58    133s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2128.4M, EPOCH TIME: 1736508358.954430
[01/10 16:55:58    133s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2128.4M, EPOCH TIME: 1736508358.954519
[01/10 16:55:58    133s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2128.4M, EPOCH TIME: 1736508358.954544
[01/10 16:55:58    133s] Processing tracks to init pin-track alignment.
[01/10 16:55:58    133s] z: 2, totalTracks: 1
[01/10 16:55:58    133s] z: 4, totalTracks: 1
[01/10 16:55:58    133s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/10 16:55:58    133s] All LLGs are deleted
[01/10 16:55:58    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:58    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:58    133s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2128.4M, EPOCH TIME: 1736508358.957033
[01/10 16:55:58    133s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2128.4M, EPOCH TIME: 1736508358.957287
[01/10 16:55:58    133s] # Building luhn_top_module llgBox search-tree.
[01/10 16:55:58    133s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2128.4M, EPOCH TIME: 1736508358.957354
[01/10 16:55:58    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:58    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:58    133s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2128.4M, EPOCH TIME: 1736508358.957426
[01/10 16:55:58    133s] Max number of tech site patterns supported in site array is 256.
[01/10 16:55:58    133s] Core basic site is CoreSite
[01/10 16:55:58    133s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2128.4M, EPOCH TIME: 1736508358.963775
[01/10 16:55:58    133s] After signature check, allow fast init is true, keep pre-filter is true.
[01/10 16:55:58    133s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/10 16:55:58    133s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2128.4M, EPOCH TIME: 1736508358.964105
[01/10 16:55:58    133s] SiteArray: non-trimmed site array dimensions = 41 x 419
[01/10 16:55:58    133s] SiteArray: use 106,496 bytes
[01/10 16:55:58    133s] SiteArray: current memory after site array memory allocation 2128.5M
[01/10 16:55:58    133s] SiteArray: FP blocked sites are writable
[01/10 16:55:58    133s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 16:55:58    133s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2128.5M, EPOCH TIME: 1736508358.964761
[01/10 16:55:58    133s] Process 1454 wires and vias for routing blockage and capacity analysis
[01/10 16:55:58    133s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:2128.5M, EPOCH TIME: 1736508358.965030
[01/10 16:55:58    133s] SiteArray: number of non floorplan blocked sites for llg default is 17179
[01/10 16:55:58    133s] Atter site array init, number of instance map data is 0.
[01/10 16:55:58    133s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.008, REAL:0.008, MEM:2128.5M, EPOCH TIME: 1736508358.965887
[01/10 16:55:58    133s] 
[01/10 16:55:58    133s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[01/10 16:55:58    133s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.009, REAL:0.009, MEM:2128.5M, EPOCH TIME: 1736508358.966169
[01/10 16:55:58    133s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2128.5M, EPOCH TIME: 1736508358.966188
[01/10 16:55:58    133s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2128.5M, EPOCH TIME: 1736508358.966203
[01/10 16:55:58    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2128.5MB).
[01/10 16:55:58    133s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:2128.5M, EPOCH TIME: 1736508358.966314
[01/10 16:55:58    133s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.012, REAL:0.012, MEM:2128.5M, EPOCH TIME: 1736508358.966326
[01/10 16:55:58    133s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2128.5M, EPOCH TIME: 1736508358.966338
[01/10 16:55:58    133s]   Signal wire search tree: 1348 elements. (cpu=0:00:00.0, mem=0.0M)
[01/10 16:55:58    133s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2128.5M, EPOCH TIME: 1736508358.966561
[01/10 16:55:58    133s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2128.5M, EPOCH TIME: 1736508358.967704
[01/10 16:55:58    133s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2128.5M, EPOCH TIME: 1736508358.967727
[01/10 16:55:58    133s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2128.5M, EPOCH TIME: 1736508358.967759
[01/10 16:55:58    133s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2128.5M, EPOCH TIME: 1736508358.967773
[01/10 16:55:58    133s] AddFiller init all instances time CPU:0.000, REAL:0.000
[01/10 16:55:58    133s] AddFiller main function time CPU:0.003, REAL:0.004
[01/10 16:55:58    133s] Filler instance commit time CPU:0.001, REAL:0.001
[01/10 16:55:58    133s] *INFO: Adding fillers to top-module.
[01/10 16:55:58    133s] *INFO:   Added 349 filler insts (cell feedth / prefix FILLER).
[01/10 16:55:58    133s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.004, REAL:0.004, MEM:2128.5M, EPOCH TIME: 1736508358.971957
[01/10 16:55:58    133s] *INFO: Total 349 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[01/10 16:55:58    133s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.004, REAL:0.004, MEM:2128.5M, EPOCH TIME: 1736508358.972001
[01/10 16:55:58    133s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2128.5M, EPOCH TIME: 1736508358.972014
[01/10 16:55:58    133s] For 349 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2128.5M, EPOCH TIME: 1736508358.972260
[01/10 16:55:58    133s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.005, REAL:0.005, MEM:2128.5M, EPOCH TIME: 1736508358.972271
[01/10 16:55:58    133s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.005, REAL:0.005, MEM:2128.5M, EPOCH TIME: 1736508358.972282
[01/10 16:55:58    133s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2128.5M, EPOCH TIME: 1736508358.972297
[01/10 16:55:58    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2252).
[01/10 16:55:58    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:58    133s] All LLGs are deleted
[01/10 16:55:58    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:58    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/10 16:55:58    133s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2128.5M, EPOCH TIME: 1736508358.973142
[01/10 16:55:58    133s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2128.4M, EPOCH TIME: 1736508358.973374
[01/10 16:55:58    133s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.002, REAL:0.002, MEM:2118.4M, EPOCH TIME: 1736508358.974319
[01/10 16:55:58    133s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.020, REAL:0.020, MEM:2118.4M, EPOCH TIME: 1736508358.974348
[01/10 16:56:15    134s] <CMD> saveDesign top_post_route_and_filler
[01/10 16:56:15    134s] The in-memory database contained RC information but was not saved. To save 
[01/10 16:56:15    134s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/10 16:56:15    134s] so it should only be saved when it is really desired.
[01/10 16:56:15    134s] #% Begin save design ... (date=01/10 16:56:15, mem=1845.2M)
[01/10 16:56:15    134s] % Begin Save ccopt configuration ... (date=01/10 16:56:15, mem=1845.2M)
[01/10 16:56:15    134s] % End Save ccopt configuration ... (date=01/10 16:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.2M, current mem=1845.2M)
[01/10 16:56:15    134s] % Begin Save netlist data ... (date=01/10 16:56:15, mem=1845.2M)
[01/10 16:56:15    134s] Writing Binary DB to top_post_route_and_filler.dat/luhn_top_module.v.bin in single-threaded mode...
[01/10 16:56:15    134s] % End Save netlist data ... (date=01/10 16:56:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.5M, current mem=1845.5M)
[01/10 16:56:15    134s] Saving symbol-table file ...
[01/10 16:56:15    134s] Saving congestion map file top_post_route_and_filler.dat/luhn_top_module.route.congmap.gz ...
[01/10 16:56:16    134s] % Begin Save AAE data ... (date=01/10 16:56:16, mem=1845.5M)
[01/10 16:56:16    134s] Saving AAE Data ...
[01/10 16:56:16    134s] % End Save AAE data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.5M, current mem=1845.5M)
[01/10 16:56:16    134s] Saving preference file top_post_route_and_filler.dat/gui.pref.tcl ...
[01/10 16:56:16    134s] Saving mode setting ...
[01/10 16:56:16    134s] Saving global file ...
[01/10 16:56:16    134s] % Begin Save floorplan data ... (date=01/10 16:56:16, mem=1845.9M)
[01/10 16:56:16    134s] Saving floorplan file ...
[01/10 16:56:16    134s] % End Save floorplan data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.9M, current mem=1845.9M)
[01/10 16:56:16    134s] Saving PG file top_post_route_and_filler.dat/luhn_top_module.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Jan 10 16:56:16 2025)
[01/10 16:56:16    134s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2119.2M) ***
[01/10 16:56:16    134s] Saving Drc markers ...
[01/10 16:56:16    134s] ... No Drc file written since there is no markers found.
[01/10 16:56:16    134s] % Begin Save placement data ... (date=01/10 16:56:16, mem=1845.9M)
[01/10 16:56:16    134s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/10 16:56:16    134s] Save Adaptive View Pruning View Names to Binary file
[01/10 16:56:16    134s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2122.2M) ***
[01/10 16:56:16    134s] % End Save placement data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.9M, current mem=1845.9M)
[01/10 16:56:16    134s] % Begin Save routing data ... (date=01/10 16:56:16, mem=1845.9M)
[01/10 16:56:16    134s] Saving route file ...
[01/10 16:56:16    134s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2119.2M) ***
[01/10 16:56:16    134s] % End Save routing data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1846.1M, current mem=1846.1M)
[01/10 16:56:16    134s] Saving property file top_post_route_and_filler.dat/luhn_top_module.prop
[01/10 16:56:16    134s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2122.2M) ***
[01/10 16:56:16    134s] #Saving pin access data to file top_post_route_and_filler.dat/luhn_top_module.apa ...
[01/10 16:56:16    134s] #
[01/10 16:56:16    134s] % Begin Save power constraints data ... (date=01/10 16:56:16, mem=1846.2M)
[01/10 16:56:16    134s] % End Save power constraints data ... (date=01/10 16:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1846.2M, current mem=1846.2M)
[01/10 16:56:16    134s] Generated self-contained design top_post_route_and_filler.dat
[01/10 16:56:16    134s] #% End save design ... (date=01/10 16:56:16, total cpu=0:00:00.2, real=0:00:01.0, peak res=1846.6M, current mem=1846.6M)
[01/10 16:56:16    134s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 16:56:16    134s] 
[01/10 16:56:20    134s] <CMD> fit
[01/10 17:02:45    158s] <CMD> streamOut Top_FINAL.gds -mapFile /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L.map -libName DesignLib -merge {/home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds} -uniquifyCellNames -units 1000 -mode ALL
[01/10 17:02:45    158s] Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds has version number: 5
[01/10 17:02:45    158s] Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds has version number: 5
[01/10 17:02:45    158s] Parse flat map file...
[01/10 17:02:46    158s] **ERROR: (IMPOGDS-1556):	 Line 1: Incorrect map ********************************************************************************
....Check the number of fields on this line
Type 'man IMPOGDS-1556' for more detail.
[01/10 17:02:46    158s] **ERROR: (IMPOGDS-1556):	 Line 2: Incorrect map *       File:           TLUPLUS map file
....Check the number of fields on this line
Type 'man IMPOGDS-1556' for more detail.
[01/10 17:02:46    158s] **ERROR: (IMPOGDS-1556):	 Line 4: Incorrect map ********************************************************************
....Check the number of fields on this line
Type 'man IMPOGDS-1556' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line   6: conducting_layers
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line   7:   poly			POLY
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer poly 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line   8:   metal1                M1
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer metal1 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line   9:   metal2                M2
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer metal2 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  10:   metal3                M3
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer metal3 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  11:   metal4                TOP_M
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer metal4 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  13: via_layers
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  14:   CC			CS_GC
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer CC 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  15:   via1                    V2
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer via1 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  16:   via2                    V3
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer via2 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  17:   via3                    TOP_V
[01/10 17:02:46    158s] **WARN: (IMPOGDS-392):	Unknown layer via3 
[01/10 17:02:46    158s] Type 'man IMPOGDS-392' for more detail.
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  19: marker_layers
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  21: remove_layers
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  22:   ACTIVE
[01/10 17:02:46    158s] **WARN: (IMPOGDS-1558):	 Ignore invalid line  23:   SUBSTRATE
[01/10 17:02:46    158s] Writing GDSII file ...
[01/10 17:02:46    158s] 	****** db unit per micron = 1000 ******
[01/10 17:02:46    158s] 	****** output gds2 file unit per micron = 1000 ******
[01/10 17:02:46    158s] 	****** unit scaling factor = 1 ******
[01/10 17:02:46    158s] Output for instance
[01/10 17:02:46    158s] Output for bump
[01/10 17:02:46    158s] Output for via structure generation total number 0
[01/10 17:02:46    158s] Statistics for GDS generated (version 5)
[01/10 17:02:46    158s] ----------------------------------------
[01/10 17:02:46    158s] Stream Out Layer Mapping Information:
[01/10 17:02:46    158s] GDS Layer Number          GDS Layer Name
[01/10 17:02:46    158s] ----------------------------------------
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Stream Out Information Processed for GDS version 5:
[01/10 17:02:46    158s] Units: 1000 DBU
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Object                             Count
[01/10 17:02:46    158s] ----------------------------------------
[01/10 17:02:46    158s] Instances                           2300
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Ports/Pins                             0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Nets                                   0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s]     Via Instances                      0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Special Nets                           0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s]     Via Instances                      0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Metal Fills                            0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s]     Via Instances                      0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Metal FillOPCs                         0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s]     Via Instances                      0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Metal FillDRCs                         0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s]     Via Instances                      0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Text                                   0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Blockages                              0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Custom Text                            0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Custom Box                             0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Trim Metal                             0
[01/10 17:02:46    158s] 
[01/10 17:02:46    158s] Scanning GDS file /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds to register cell name ......
[01/10 17:02:46    158s] Scanning GDS file /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds to register cell name ......
[01/10 17:02:46    158s] Merging GDS file /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds ......
[01/10 17:02:46    158s] 	****** Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds has version number: 5.
[01/10 17:02:46    158s] 	****** Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/gds/scl18fs120.gds has units: 1000 per micron.
[01/10 17:02:46    158s] 	****** unit scaling factor = 1 ******
[01/10 17:02:46    158s] Merging GDS file /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds ......
[01/10 17:02:46    158s] 	****** Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds has version number: 5.
[01/10 17:02:46    158s] 	****** Merge file: /home/vlsi18/Desktop/sclpdk_new/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/gds/tsl18cio250_4lm.gds has units: 1000 per micron.
[01/10 17:02:46    158s] 	****** unit scaling factor = 1 ******
[01/10 17:02:46    158s] ######Streamout is finished!
[01/10 17:03:00    159s] 
[01/10 17:03:00    159s] *** Memory Usage v#1 (Current mem = 2119.355M, initial mem = 483.879M) ***
[01/10 17:03:00    159s] 
[01/10 17:03:00    159s] *** Summary of all messages that are not suppressed in this session:
[01/10 17:03:00    159s] Severity  ID               Count  Summary                                  
[01/10 17:03:00    159s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/10 17:03:00    159s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/10 17:03:00    159s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/10 17:03:00    159s] WARNING   IMPMSMV-1810        12  Net %s, driver %s (cell %s) voltage %g d...
[01/10 17:03:00    159s] ERROR     IMPOGDS-1556         3   Line %d: Incorrect map %s....Check the ...
[01/10 17:03:00    159s] WARNING   IMPOGDS-1558        15   Ignore invalid line %3d: %s             
[01/10 17:03:00    159s] WARNING   IMPOGDS-392          9  Unknown layer %s                         
[01/10 17:03:00    159s] WARNING   IMPEXT-6197          7  The Cap table file is not specified. Thi...
[01/10 17:03:00    159s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[01/10 17:03:00    159s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[01/10 17:03:00    159s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[01/10 17:03:00    159s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[01/10 17:03:00    159s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[01/10 17:03:00    159s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[01/10 17:03:00    159s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[01/10 17:03:00    159s] WARNING   IMPDB-2078         208  Output pin %s of instance %s is connecte...
[01/10 17:03:00    159s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/10 17:03:00    159s] WARNING   IMPPP-4022           2  Option "-%s" is obsolete and has been re...
[01/10 17:03:00    159s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[01/10 17:03:00    159s] WARNING   IMPSP-5217           3  addFiller command is running on a postRo...
[01/10 17:03:00    159s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[01/10 17:03:00    159s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[01/10 17:03:00    159s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/10 17:03:00    159s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[01/10 17:03:00    159s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[01/10 17:03:00    159s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[01/10 17:03:00    159s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[01/10 17:03:00    159s] ERROR     IMPTCM-48            2  "%s" is not a legal option for command "...
[01/10 17:03:00    159s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/10 17:03:00    159s] *** Message Summary: 1779 warning(s), 6 error(s)
[01/10 17:03:00    159s] 
[01/10 17:03:00    159s] --- Ending "Innovus" (totcpu=0:02:39, real=0:35:53, mem=2119.4M) ---
