[
	{
		"original_line": "parameter real tdel = 0 from [0:inf);", 
		"bug_line": "parameter real tdel = 0 from {0:inf);",
		"error_description": "Syntax error: Range specification requires square brackets '[]' instead of curly braces '{}'."
	},
	{
		"original_line": "      V(vout) <+ transition(vout_val, tdel, trise, tfall);", 
		"bug_line": "      V(vout) <+ transition(vout_val, tdel, trise, tfall)",
		"error_description": "Missing semicolon at the end of the contribution statement, violating VerilogA's requirement that all analog operator statements must terminate with a semicolon."
	},
	{
		"original_line": "      @ (cross(triangle, -1)) begin", 
		"bug_line": "      @ (cross(triangle, -1) begin",
		"error_description": "Missing closing parenthesis for the event control expression. The unmatched opening parenthesis after '@' creates a syntax error due to unterminated parentheses."
	},
	{
		"original_line": "   real vout_val;", 
		"bug_line": "   real vout_val",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "         vout_val = vlogic_low;", 
		"bug_line": "         vout_val = vlogic_low",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as all Verilog-A statements must terminate with a semicolon."
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "              freq = center_freq + vco_gain*V(vin);", 
		"bug_line": "              freq = center_freq + vco_gain*V(vin;",
		"error_description": "Missing closing parenthesis for the function call V(vin)"
	},
	{
		"original_line": "parameter real tfall = 1n from (0:inf);", 
		"bug_line": "parameter real tfall = 1n from (0,inf);",
		"error_description": "Replaced colon with comma in range expression. VerilogA requires colons for range separators; commas are invalid syntax here."
	},
	{
		"original_line": "parameter real trise = 1n from (0:inf);", 
		"bug_line": "parameter real trise = 1n from (0:inf",
		"error_description": "Missing closing parenthesis for the range expression and unterminated statement due to missing semicolon. The correct syntax requires both parentheses in the range and a semicolon to terminate the parameter declaration."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begin;",
		"error_description": "Added semicolon after 'begin' keyword, which is invalid syntax for starting an analog block in VerilogA. Block starters like 'begin' must not be terminated with semicolons."
	},
	{
		"original_line": "   @ ( initial_step ) begin", 
		"bug_line": "   @ ( initial_step  begin",
		"error_description": "Missing closing parenthesis in event control. This causes a syntax error due to unmatched parentheses and incorrectly includes 'begin' in the event expression."
	},
	{
		"original_line": "         vout_val = vlogic_low;", 
		"bug_line": "         vout_val = vlogic_low",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "electrical vin, vout;", 
		"bug_line": "electrical vin vout;",
		"error_description": "Missing comma between identifiers in discipline declaration"
	},
	{
		"original_line": "         integ_dir = -1;", 
		"bug_line": "         integ_dir = -1",
		"error_description": "Missing semicolon at the end of the assignment statement. Verilog-A requires all statements to be terminated with a semicolon."
	},
	{
		"original_line": "   real freq;", 
		"bug_line": "   reel freq;",
		"error_description": "Misspelled keyword 'real' as 'reel', which is not a valid data type in VerilogA."
	},
	{
		"original_line": "   real freq;", 
		"bug_line": "   reel freq;",
		"error_description": "Misspelled keyword 'real' as 'reel' (invalid data type name in VerilogA)"
	},
	{
		"original_line": "parameter real tdel = 0 from [0:inf);", 
		"bug_line": "parameter real tdel = 0 from [0:inf;",
		"error_description": "Missing closing parenthesis for the range specification. The expression '[0:inf' is unterminated, causing a syntax error due to mismatched brackets."
	},
	{
		"original_line": "   real freq;", 
		"bug_line": "   reel freq;",
		"error_description": "Misspelled 'real' keyword as 'reel', which is not a valid data type in VerilogA, causing an undefined type syntax error."
	},
	{
		"original_line": "   real integ_dir;", 
		"bug_line": "   real integ_dir",
		"error_description": "Missing semicolon at the end of variable declaration, causing a syntax error as Verilog-A requires semicolons to terminate statements."
	},
	{
		"original_line": "parameter real trise = 1n from (0:inf);", 
		"bug_line": "parameter real trise = 1n from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration."
	}
]