# chisel-test-projects
Chisel test projects for research purposes with its generated Verilog files.  
Contained projects are (listed form easy to difficult):
1. decoder
2. counter
3. decade_counter
4. function
5. RisingMooreFsm
6. ManyDynamicElementVecFir
