{:input (genetic.crossover/dumb-crossover 1104721827 (genetic.mutation/change-constant-value 315088640 (genetic.mutation/change-constant-value 1927748902 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-constant-value 315088640 (genetic.mutation/change-constant-value 1927748902 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire1_10, wire3_17, \\wire22_30_:missing , \\wire23_30_:missing , wire25_39);\n  wire \\:missing_edge ;\n  wire wire12_17;\n  wire wire19;\n  output wire1_10;\n  wire wire1_10;\n  wire wire21;\n  input \\wire22_30_:missing ;\n  wire \\wire22_30_:missing ;\n  input \\wire23_30_:missing ;\n  wire \\wire23_30_:missing ;\n  output wire25_39;\n  wire wire25_39;\n  wire \\wire26_37_40_:missing_43 ;\n  wire wire28_10;\n  wire \\wire29_10_:missing ;\n  wire wire29_44;\n  wire \\wire30_:missing ;\n  wire \\wire32_:missing ;\n  wire wire35;\n  wire wire39_10;\n  output wire3_17;\n  wire wire3_17;\n  wire wire41_10;\n  wire wire43;\n  wire \\wire4_:missing_18_19_20 ;\n  wire \\wire5_:missing ;\n  wire \\wire6_10_:missing ;\n  wire \\wire6_:missing ;\n  wire wire7_14;\n  wire wire7_16;\n  wire wire7_21;\n  wire wire7_35;\n  wire \\wire7_36_:missing_42 ;\n  wire wire7_8_10_11;\n  wire \\wire7_8_10_:missing ;\n  wire \\wire7_9_:missing_11 ;\n  wire wire8_9;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_14_16 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_31_32_34 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_41 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_14_16 , wire7_14 };\n  assign wire19 = 2'hx >> \\wire4_:missing_18_19_20 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire28_10;\n  assign wire29_44 = 2'h1 >> \\wire29_10_:missing ;\n  assign \\wire6_:missing  = 2'h1 >> \\wire6_10_:missing ;\n  assign \\wire30_:missing  = 4'h6 >> { \\wire23_30_:missing , \\wire22_30_:missing  };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire:missing_31_32_34 , \\wire:missing_edge  };\n  assign \\wire32_:missing  = 4'h8 >> { \\wire:missing_31_32_34 , \\wire:missing_edge  };\n  assign \\wire7_8_10_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire8_9 = 4'h6 >> { wire7_8_10_11, \\wire7_8_10_:missing  };\n  assign \\wire9_:missing  = 4'h6 >> { \\wire7_9_:missing_11 , wire8_9 };\n  assign wire1_10 = 4'h8 >> { wire7_8_10_11, \\wire7_8_10_:missing  };\n  assign \\wire:missing_11  = 4'h8 >> { \\wire7_9_:missing_11 , wire7_8_10_11 };\n  assign wire12_17 = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire4_:missing_18_19_20  = 1'h1;\n  assign \\wire26_37_40_:missing_43  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire29_44;\n  assign wire43 = \\wire26_37_40_:missing_43 ;\n  assign \\wire:missing_edge  = \\wire7_36_:missing_42 ;\n  assign \\wire:missing_41  = wire41_10;\n  assign \\wire:missing_edge  = \\wire26_37_40_:missing_43 ;\n  assign wire25_39 = wire39_10;\n  assign \\wire:missing_38  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire26_37_40_:missing_43 ;\n  assign \\wire:missing_edge  = \\wire7_36_:missing_42 ;\n  assign wire35 = wire7_35;\n  assign \\wire:missing_31_32_34  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire21 = wire7_21;\n  assign \\wire:missing_edge  = \\wire4_:missing_18_19_20 ;\n  assign \\wire:missing_edge  = \\wire4_:missing_18_19_20 ;\n  assign wire3_17 = wire12_17;\n  assign \\wire:missing_14_16  = wire7_16;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:3.1-89.10\" *)\nmodule postsynth(\\wire:missing_edge , wire1_10, wire3_17, \\wire22_30_:missing , \\wire23_30_:missing , wire25_39);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:5.8-5.17\" *)\n  wire wire12_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:6.8-6.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:7.10-7.18\" *)\n  output wire1_10;\n  wire wire1_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:10.9-10.28\" *)\n  input \\wire22_30_:missing ;\n  wire \\wire22_30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:12.9-12.28\" *)\n  input \\wire23_30_:missing ;\n  wire \\wire23_30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:14.10-14.19\" *)\n  output wire25_39;\n  wire wire25_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:16.8-16.33\" *)\n  wire \\wire26_37_40_:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:19.8-19.17\" *)\n  wire wire29_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:21.8-21.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:23.8-23.17\" *)\n  wire wire39_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:24.10-24.18\" *)\n  output wire3_17;\n  wire wire3_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:27.8-27.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:28.8-28.32\" *)\n  wire \\wire4_:missing_18_19_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:29.8-29.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:36.8-36.29\" *)\n  wire \\wire7_36_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:37.8-37.21\" *)\n  wire wire7_8_10_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:38.8-38.28\" *)\n  wire \\wire7_8_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:43.8-43.24\" *)\n  wire \\wire:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:45.8-45.24\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:46.8-46.30\" *)\n  wire \\wire:missing_31_32_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:47.8-47.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/DDC51819.v:49.9-49.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_17 = 1'h0;\n  assign wire19 = 1'hx;\n  assign wire1_10 = 1'hx;\n  assign wire25_39 = 1'hx;\n  assign \\wire26_37_40_:missing_43  = 1'h1;\n  assign wire29_44 = 1'h0;\n  assign \\wire32_:missing  = 1'h0;\n  assign wire39_10 = 1'hx;\n  assign wire3_17 = 1'h0;\n  assign wire43 = 1'h1;\n  assign \\wire4_:missing_18_19_20  = 1'h1;\n  assign \\wire5_:missing  = 1'h1;\n  assign \\wire7_36_:missing_42  = 1'h0;\n  assign wire7_8_10_11 = 1'hx;\n  assign \\wire7_8_10_:missing  = 1'h1;\n  assign \\wire:missing_13  = 1'h0;\n  assign \\wire:missing_31  = 1'h0;\n  assign \\wire:missing_31_32_34  = 1'h0;\n  assign \\wire:missing_38  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:08:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5/src/top.v'.\nSBY  2:08:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] Copy '/tmp/fuzzmount2DDF5D8C/DDC51819.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5/src/DDC51819.v'.\nSBY  2:08:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] Copy '/tmp/fuzzmount2DDF5D8C/DDC51819.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5/src/DDC51819.post.v'.\nSBY  2:08:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] engine_0: abc pdr\nSBY  2:08:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DDC51819.v:55$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DDC51819.v:55$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DDC51819.v:54$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DDC51819.v:54$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/DDC51819.v:52$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/DDC51819.v:52$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] base: Warning: Wire presynth.\\wire25_39 is used but has no driver.\nSBY  2:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] base: Warning: Wire presynth.\\wire7_8_10_11 is used but has no driver.\nSBY  2:08:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] base: finished (returncode=0)\nSBY  2:08:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:08:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] aig: Warning: Wire presynth.\\wire25_39 is used but has no driver.\nSBY  2:08:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] aig: Warning: Wire presynth.\\wire7_8_10_11 is used but has no driver.\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] aig: finished (returncode=0)\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] engine_0: Warning: The network has no constraints.\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] engine_0: finished (returncode=0)\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] engine_0: Status returned by engine: FAIL\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5'.\nSBY  2:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp45kr1gl5] DONE (FAIL, rc=2)\n", :err ""}}}