Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 26 22:56:01 2025
| Host         : Dhanush running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_rand_fifo_sort_control_sets_placed.rpt
| Design       : top_rand_fifo_sort
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              84 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             128 |           32 |
| Yes          | No                    | Yes                    |             276 |           79 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                      Enable Signal                      |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/count_0                      | u_top_random_fifo/u_random/wrst_n |                1 |              4 |         4.00 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/key_0                                  | u_insertion_sort/rrst_n           |                6 |              8 |         1.33 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/arr[0][7]_i_1_n_0                      |                                   |                2 |              8 |         4.00 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/arr[1][7]_i_1_n_0                      |                                   |                4 |              8 |         2.00 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/arr[2][7]_i_1_n_0                      |                                   |                4 |              8 |         2.00 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/arr[6][7]_i_1_n_0                      |                                   |                2 |              8 |         4.00 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/arr[7][7]_i_1_n_0                      |                                   |                3 |              8 |         2.67 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/arr[5][7]_i_1_n_0                      |                                   |                2 |              8 |         4.00 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/arr[3][7]_i_1_n_0                      |                                   |                2 |              8 |         4.00 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/arr[4][7]_i_1_n_0                      |                                   |                2 |              8 |         4.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/internal_array[4][7]_i_1_n_0 |                                   |                1 |              8 |         8.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/internal_array[3][7]_i_1_n_0 |                                   |                2 |              8 |         4.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/lfsr_1                       | u_top_random_fifo/u_random/wrst_n |                1 |              8 |         8.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/internal_array[2][7]_i_1_n_0 |                                   |                1 |              8 |         8.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/internal_array[6][7]_i_1_n_0 |                                   |                2 |              8 |         4.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/internal_array[1][7]_i_1_n_0 |                                   |                1 |              8 |         8.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/internal_array[0][7]_i_1_n_0 |                                   |                1 |              8 |         8.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/internal_array[7][7]_i_1_n_0 |                                   |                1 |              8 |         8.00 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/internal_array[5][7]_i_1_n_0 |                                   |                2 |              8 |         4.00 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/j[31]_i_1_n_0                          | u_insertion_sort/rrst_n           |               11 |             32 |         2.91 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/i[31]_i_1_n_0                          | u_insertion_sort/rrst_n           |                7 |             32 |         4.57 |
|  wr_clk_IBUF_BUFG |                                                         | u_top_random_fifo/u_random/wrst_n |                7 |             37 |         5.29 |
|  rd_clk_IBUF_BUFG |                                                         | u_insertion_sort/rrst_n           |               15 |             47 |         3.13 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/sorted[63]_i_1_n_0                     | u_insertion_sort/rrst_n           |               23 |             64 |         2.78 |
|  rd_clk_IBUF_BUFG | u_insertion_sort/E[0]                                   | u_insertion_sort/rrst_n           |               20 |             64 |         3.20 |
|  wr_clk_IBUF_BUFG | u_top_random_fifo/u_random/FSM_onehot_state_reg_n_0_[2] | u_top_random_fifo/u_random/wrst_n |               10 |             64 |         6.40 |
+-------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


