<meta charset="UTF-8">
<title></title>
<link href="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/4.6.0/css/bootstrap.min.css" rel="stylesheet" />
<header>
<figure>&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;<img alt="" align="middle" height="700" src="https://github.com/sst-eras/ispass.github.io/raw/main/docs/assets/ispass.jpg" width="1000" /></figure>
<h2>SST-ERAS Tutorial</h2>
<h4>April 23rd, Sunday - 1:00 - 5:00 pm, Sheraton Raleigh Hotel, Downtown, Raleigh, NC</h4>
<br />
&nbsp;</header>

<main>
<section>
<ul>
	<li>
	<h5>The Structural Simulation Toolkit(<a href="http://sst-simulator.org/">SST</a>): A high-performance parallel simulation framework</h5>
	</li>
	<li>
	<h5><a href="https://www.osti.gov/biblio/1854734"><em>ERAS</em></a>: Enabling the Integration of Real-World Intellectual Properties (IPs) in Architectural Simulators</h5>
	</li>
</ul>
</section>
&nbsp;

<section>
<h4>About the Tutorial</h4>

<p>With a proliferation of custom IPs in the market, it is becoming increasingly challenging for Architects to integrate these IPs at system-level to evaluate their performance and drive design space exploration. Architects put in considerable effort and have to focus on low-level integration details to ensure functional correctness and performance correlation with real silicon. To mitigate this problem, we introduce a framework ERAS that provides a platform for swift integration of RTL IP models (convertible to C-description) with high-level architecture simulators such as Structural Simulation Toolkit (SST). The integration workflow automatically generates the SST wrapper component based on user description and carries necessary interfaces to &#39;plug&#39; the RTL model with the SST framework.</p>
</section>

<section>
<h4>Organizers</h4>
Clay Hughes (Sandia National Laboratories), Gwen Voskuilen (Sandia National Laboratories), Amro Awad (NC State University), Shubham Nema (NC State University), Shiva Kaushik Chunduru (NC State University)<br />
&nbsp;</section>

<section>
<h4>ERAS Framework</h4>
<figure>&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;<img alt="" align="middle" height="300" src="https://github.com/sst-eras/ispass.github.io/raw/main/docs/assets/eras_framework.png" width="600" /></figure>
The Structural Simulation Toolkit (SST) architectural simulator is being actively used to drive design space exploration of various architectural models and optimizations for hardware and software used by Architects. <br> <br>
Enabling the integration of accurate cycle-level models generated from low-level designs is challenging; <br> 
<ol>
<li> Low-level designs and their corresponding models operate as real hardware in so far
as they have ports and pins that must be precisely assigned to the correct binary values on each cycle. Meanwhile, most architectural simulators operate at the event granularity â€“ completely ignoring the signaling requirements needed for correct operation of real designs. </li>
<li> Different interfaces (e.g., AXI or PCI) require specific handling and commands; specific sets of signal values are encoded as different commands and hence the responses and signaling of these port must adhere to the protocol specifications. </li>
<li> Each design might require a set of initial configuration parameters, which must be set at simulation start-up time. All of these challenges need to be addressed systematically to enable a versatile solution that can enable seamless integration of real designs models in architectural simulators. </li>
</ol>
ERAS, enables seamless integration of low level designs into architectural simulators. Figure 1-1 depicts our vision for the future of architectural simulators and where ERAS framework fits in the architectural
simulation workflow.  <br> <br>
&nbsp;</section>
<section>
<h4><u>ERAS Contributors</u></h4>
&nbsp;
<h6>Principal Investigator</h6>

<ul>
	<li>Amro Awad</li>
</ul>

<h6>Collaborators (Sandia National Laboratories)</h6>

<ul>
	<li>Clayton Hughes</li>
	<li>Gwendolyn Voskuilen</li>
	<li>Scott Hemmert</li>
	<li>Arun Rodrigues</li>
	<li>Ben Feinberg</li>
</ul>

<h6>Developers</h6>

<ul>
	<li>Shiva Kaushik Chunduru</li>
	<li>Shubham Nema</li>
	<li>Muthya Ambati</li>
	<li>Justin Kirschner</li>
	<li>Rohin Razdan</li>
	<li>Debpratim Adak</li>
	<li>Hyokeun Lee</li>
	<li>Amro Awad</li>
</ul>
</section>

<section>
<h4>Schedule</h4>
<table class="table table-bordered table-striped">
	<thead>
		<tr>
			<th>Content</th>
			<th>Presenters</th>
			<th>Affiliation</th>
			<th>Time</th>
		</tr>
	</thead>
	<tbody>
		<tr>
			<td><b>Part 1:</b>  Introduction to SST <br> 
				<b>Part 2:</b>  SST Overview <br>
				   &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SST Element Libraries: A tour <br>
			</td>
			<td>Clay Hughes, Gwen Voskuilen</td>			
			<td>Sandia National Laboratories</td>
			<td>1:00 PM - 2:30 PM</td>
		</tr>
		<tr>
			<td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Coffee Break</td>
			<td> - </td>
			<td> - </td>
			<td>2:30 PM - 3:00 PM</td>
		</tr>
		<tr>
			<td><b>Part 1:</b> ERAS Overview<br> 
				<b>Part 2:</b>  Why ERAS ? <br>
				&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Framwork Details <br>
			</td>			
			<td>Shubham Nema</td>
			<td>NC State University</td>
			<td>3:00 PM - 3:45 PM</td>
		</tr>
		<tr>
			<td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ERAS Demo</td>
			<td>Shiva Kaushik Chunduru</td>
			<td>NC State University</td>
			<td>3:45 PM - 4:30 PM</td>
		</tr>
		<tr>
			<td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Questions ? <br>
			&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Brainstorming</td>
			<td>Organizers</td>
			<td>SNL & NC State</td>
			<td>4:30 PM - 5:00 PM</td>
		</tr>
	</tbody>
</table>
</section>
<br>
</main>
