Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 11 17:06:40 2023
| Host         : LAPTOP-ICVJQ8FH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             170 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                       Enable Signal                       |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+-----------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  game/game_controlunit/data_goto_reg_reg[2]_i_2_n_0 |                                                           |                                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                      |                                                           | reset_cond/M_reset_cond_in            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                      | game/game_controlunit/Q[2]                                | game/game_controlunit/SR[0]           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                      | dec_ctr/dctr_gen_0[0].dctr/E[0]                           | game/game_controlunit/SR[0]           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                      | dec_ctr/dctr_gen_0[2].dctr/E[0]                           | game/game_controlunit/SR[0]           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                      | dec_ctr/dctr_gen_0[1].dctr/E[0]                           | game/game_controlunit/SR[0]           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                      | game/rom/address/general_clock/E[0]                       | reset_cond/Q[0]                       |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                      | game/game_controlunit/FSM_onehot_M_game_fsm_q[11]_i_1_n_0 | reset_cond/Q[0]                       |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG                                      |                                                           |                                       |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                                      | game/game_controlunit/E[0]                                | reset_cond/Q[0]                       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                                      | game/game_controlunit/FSM_onehot_M_game_fsm_q_reg[2]_0[0] | reset_cond/Q[0]                       |                9 |             16 |         1.78 |
| ~M_game_controlunit_alufn[1]                        |                                                           |                                       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                                      |                                                           | seg/ctr/M_ctr_q[0]_i_1__4_n_0         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                                      | btn_cond_1/M_ctr_q_reg[6]_0                               | btn_cond_1/sync/M_pipe_q_reg[1]_0     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                      | btn_cond_2/M_ctr_q_reg[6]_0                               | btn_cond_2/sync/M_pipe_q_reg[1]_0     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                      | btn_cond_3/M_ctr_q_reg[6]_0                               | btn_cond_3/sync/M_pipe_q_reg[1]_0     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                      | btn_cond_reset/M_ctr_q_reg[6]_0                           | btn_cond_reset/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                      | btn_cond_start/sel                                        | btn_cond_start/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                      |                                                           | reset_cond/Q[0]                       |                8 |             29 |         3.62 |
+-----------------------------------------------------+-----------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


