v 20130414 2
L 250 650 250 150 3 0 0 0 -1 -1
T 600 500 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
L 200 550 200 250 3 0 0 0 -1 -1
L 250 600 500 600 3 0 0 0 -1 -1
L 250 200 500 200 3 0 0 0 -1 -1
L 350 400 500 400 3 0 0 0 -1 -1
L 250 400 350 450 3 0 0 0 -1 -1
L 250 400 350 350 3 0 0 0 -1 -1
P 0 400 200 400 1 0 0
{
T 0 500 5 10 0 1 0 0 1
pinnumber=G
T 0 200 5 10 0 1 0 0 1
pinseq=1
T 0 500 5 10 0 1 0 0 1
pinlabel=G
T 0 400 5 10 0 1 0 0 1
pintype=pas
}
P 500 600 500 800 1 0 1
{
T 300 700 5 10 0 1 0 0 1
pinnumber=D
T 200 700 5 10 0 1 0 0 1
pinseq=2
T 300 700 5 10 0 1 0 0 1
pinlabel=D
T 500 800 5 10 0 1 0 0 1
pintype=pas
}
P 500 400 700 400 1 0 1
{
T 600 500 5 10 0 1 0 0 1
pinnumber=B
T 600 500 5 10 0 0 0 0 1
pinseq=3
T 600 500 5 10 0 1 0 0 1
pinlabel=B
T 600 500 5 10 0 1 0 0 1
pintype=pas
}
P 500 200 500 0 1 0 1
{
T 300 0 5 10 0 1 0 0 1
pinnumber=S
T 200 0 5 10 0 1 0 0 1
pinseq=4
T 300 0 5 10 0 1 0 0 1
pinlabel=S
T 500 0 5 10 0 1 0 0 1
pintype=pas
}
T 700 600 8 10 1 1 0 0 1
refdes=Q?
T 600 100 9 10 0 0 0 0 1
numslots=0
T 600 100 9 10 0 0 0 0 1
footprint=unknown
L 350 350 350 450 3 0 0 0 -1 -1
