// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright 2017-2019 NXP.
 *
 * Peng Fan <peng.fan@nxp.com>
 */

#include <common.h>
#include <asm/io.h>
#include <malloc.h>
#include <clk-uclass.h>
#include <dm/device.h>
#include <dm/devres.h>
#include <linux/bitops.h>
#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/err.h>
#include <linux/iopoll.h>
#include <linux/rational.h>
#include <clk.h>
#include <div64.h>

#include "clk.h"

#define UBOOT_DM_CLK_IMX_PLL1443X "imx_clk_pll1443x"
#define UBOOT_DM_CLK_IMX_PLL1416X "imx_clk_pll1416x"

#define GNRL_CTL	0x0
#define DIV_CTL		0x4
#define LOCK_STATUS	BIT(31)
#define LOCK_SEL_MASK	BIT(29)
#define CLKE_MASK	BIT(11)
#define RST_MASK	BIT(9)
#define BYPASS_MASK	BIT(4)
#define MDIV_SHIFT	12
#define MDIV_MASK	GENMASK(21, 12)
#define PDIV_SHIFT	4
#define PDIV_MASK	GENMASK(9, 4)
#define SDIV_SHIFT	0
#define SDIV_MASK	GENMASK(2, 0)
#define KDIV_SHIFT	0
#define KDIV_MASK	GENMASK(15, 0)

#define LOCK_TIMEOUT_US		10000

struct clk_pll14xx {
	struct clk			clk;
	void __iomem			*base;
	enum imx_pll14xx_type		type;
	const struct imx_pll14xx_rate_table *rate_table;
	int rate_count;
	u32 ss_en;
	u32 ss_sel;	/* 0 - down, 1 - up, 2 - center */
	u32 ss_mf;
	u32 ss_mr;
	u32 ss_init_done;
};

#define to_clk_pll14xx(_clk) container_of(_clk, struct clk_pll14xx, clk)

#define PLL_1416X_RATE(_rate, _m, _p, _s)		\
	{						\
		.rate	=	(_rate),		\
		.mdiv	=	(_m),			\
		.pdiv	=	(_p),			\
		.sdiv	=	(_s),			\
	}

#define PLL_1443X_RATE(_rate, _m, _p, _s, _k)		\
	{						\
		.rate	=	(_rate),		\
		.mdiv	=	(_m),			\
		.pdiv	=	(_p),			\
		.sdiv	=	(_s),			\
		.kdiv	=	(_k),			\
	}

static const struct imx_pll14xx_rate_table imx_pll1416x_tbl[] = {
	PLL_1416X_RATE(1800000000U, 225, 3, 0),
	PLL_1416X_RATE(1600000000U, 200, 3, 0),
	PLL_1416X_RATE(1500000000U, 375, 3, 1),
	PLL_1416X_RATE(1400000000U, 350, 3, 1),
	PLL_1416X_RATE(1200000000U, 300, 3, 1),
	PLL_1416X_RATE(1000000000U, 250, 3, 1),
	PLL_1416X_RATE(800000000U,  200, 3, 1),
	PLL_1416X_RATE(750000000U,  250, 2, 2),
	PLL_1416X_RATE(700000000U,  350, 3, 2),
	PLL_1416X_RATE(600000000U,  300, 3, 2),
};

/* fout = (24M * (m + k/65536)/ p) >> s */
const struct imx_pll14xx_rate_table imx_pll1443x_tbl[] = {
	PLL_1443X_RATE(1039500000U, 173, 2, 1, 16384),
	PLL_1443X_RATE(756000000U, 378, 3, 2, 0),	/* (24M * 378 / 3) >> 2 = 756M */
	PLL_1443X_RATE(717000000U, 239, 2, 2, 0),	/* (24M * 239 / 2) >> 2 = 717M */
	PLL_1443X_RATE(699040000U, 233, 2, 2, 874),	/* (24M * (233 + 874/65536) / 2) >> 2 = 699.04M */
	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),	/* (24M * 325 / 3) >> 2 = 650M */
	PLL_1443X_RATE(594000000U, 198, 2, 2, 0),	/* (24M * 198 / 2) >> 2 = 594M */
	PLL_1443X_RATE(585000000U, 195, 2, 2, 0),	/* (24M * 195 / 2) >> 2 = 585M */
	PLL_1443X_RATE(519750000U, 173, 2, 2, 16384),	/* (24M * (173 + 16384/65536) / 2) >> 2 = 519.75M */
	PLL_1443X_RATE(497755966U, 166, 2, 2, -5331),	/* (24M * (166 - 5331/65536) / 2) >> 2 = 497.7M */
	PLL_1443X_RATE(453000000U, 151, 2, 2, 0),	/* (24M * 151 / 2) >> 2 = 453M */
	PLL_1443X_RATE(452900000U, 151, 2, 2, -2185),	/* (24M * (151 - 2185/65536) / 2) >> 2 = 452.9M */
	PLL_1443X_RATE(393216000U, 262, 2, 3, 9437),	/* (24M * (262 + 9437/65536) / 2) >> 3 = 393.2M */
	PLL_1443X_RATE(384000000U, 192, 3, 2, 0),	/* (24M * 192 / 3) >> 2 = 384M */
	PLL_1443X_RATE(364000000U, 182, 3, 2, 0),	/* (24M * 182 / 3) >> 2 = 364M */
	PLL_1443X_RATE(361267200U, 361, 3, 3, 17511),	/* (24M * (361 + 17511/65536) / 3) >> 3 = 361.2M */
	PLL_1443X_RATE(360000000U, 180, 3, 2, 0),	/* (24M * 180 / 3) >> 4 = 360M */
	PLL_1443X_RATE(148500000U, 149, 3, 3, -32768),	/* (24M * (148.5) / 3) >> 3 = 148.5M */
	PLL_1443X_RATE(135000000U, 135, 3, 3, 0),	/* (24M * 135 / 3) >> 3 = 135M */
	PLL_1443X_RATE(24000000U, 128, 2, 6, 0),	/* (24M * 128 / 2) >> 6 = 24M */
};

struct imx_pll14xx_clk imx_1443x_pll __initdata = {
	.type = PLL_1443X,
	.rate_table = imx_pll1443x_tbl,
	.rate_count = ARRAY_SIZE(imx_pll1443x_tbl),
};
EXPORT_SYMBOL_GPL(imx_1443x_pll);

struct imx_pll14xx_clk imx_1443x_dram_pll __initdata = {
	.type = PLL_1443X,
	.rate_table = imx_pll1443x_tbl,
	.rate_count = ARRAY_SIZE(imx_pll1443x_tbl),
	.flags = CLK_GET_RATE_NOCACHE,
};
EXPORT_SYMBOL_GPL(imx_1443x_dram_pll);

struct imx_pll14xx_clk imx_1416x_pll __initdata = {
	.type = PLL_1416X,
	.rate_table = imx_pll1416x_tbl,
	.rate_count = ARRAY_SIZE(imx_pll1416x_tbl),
};
EXPORT_SYMBOL_GPL(imx_1416x_pll);

#if CONFIG_IS_ENABLED(LIB_RATIONAL)
static int find_best(unsigned long rate, unsigned long prate,
	struct imx_pll14xx_rate_table *t)
{
	unsigned long numerator;
	unsigned long denominator, pdiv;
	unsigned p,n;
	u64 fvco;
	int shift = 0;
	int s;

	do {
		numerator = (rate << (shift + 16));
		denominator = prate;
#define N_MIN 0x03f8000
#define N_MAX 0x3ff8000
#define S_MAX 6
#define P_MAX 63
		rational_best_ratio_bigger(&numerator, &denominator, N_MAX, P_MAX << (S_MAX - shift));
		denominator <<= shift;
		s = __ffs(denominator);
		if (s > S_MAX)
			s = S_MAX;
		p = denominator >> s;
		n = numerator;
		if (p <= P_MAX)
			break;
		shift = s + 1;
	} while (shift <= S_MAX);

	while (s && !(n & 1)) {
		n >>= 1;
		s--;
	}
	while (n < N_MIN) {
		n <<= 1;
		s++;
	}
	while ((s > S_MAX) & (p <= (P_MAX >> 1))) {
		p <<= 1;
		s--;
	}
	if (s > S_MAX) {
		/* should never get here */
		printf("%s: error rate=%ld %ld %d %d %d\n", __func__, rate, prate, n, p, s);
		return -EINVAL;
	}
	if (n & 0x8000) {
		t->kdiv = ((n & 0xffff) - 0x10000);
		t->mdiv = (n >> 16) + 1;
	} else {
		t->kdiv = n & 0xffff;
		t->mdiv = n >> 16;
	}
	t->pdiv = p;
	t->sdiv = s;

	fvco = prate * (t->mdiv * 65536 + t->kdiv);
	pdiv = p << (16 + s);
	fvco += (pdiv >> 1);

	do_div(fvco, pdiv);
	t->rate = fvco;
	debug("%s: rate=%ld fvco=%lld = %ld*(%d*65536+%d)/%d >>(%d+16)\n", __func__, rate, fvco, prate, t->mdiv, t->kdiv, p, s);
	return 0;
}
#endif

static const struct imx_pll14xx_rate_table *imx_get_pll_settings(
		struct clk_pll14xx *pll, unsigned long rate)
{
	const struct imx_pll14xx_rate_table *rate_table = pll->rate_table;
	int i;

	for (i = 0; i < pll->rate_count; i++) {
		ulong diff = (rate >= rate_table[i].rate) ?
			(rate - rate_table[i].rate) :
			(rate_table[i].rate - rate);
		if (diff <= 10)
			return &rate_table[i];
	}

	return NULL;
}

static unsigned long clk_pll1416x_recalc_rate(struct clk *clk)
{
	struct clk_pll14xx *pll = to_clk_pll14xx(dev_get_clk_ptr(clk->dev));
	u64 fvco = clk_get_parent_rate(clk);
	u32 mdiv, pdiv, sdiv, pll_div;

	pll_div = readl(pll->base + 4);
	mdiv = (pll_div & MDIV_MASK) >> MDIV_SHIFT;
	pdiv = (pll_div & PDIV_MASK) >> PDIV_SHIFT;
	sdiv = (pll_div & SDIV_MASK) >> SDIV_SHIFT;

	fvco *= mdiv;
	do_div(fvco, pdiv << sdiv);

	return fvco;
}

static long pll14xx_calc_rate(const struct imx_pll14xx_rate_table *rate_table,
	int rate_count, int mdiv, int pdiv, int sdiv, int kdiv, unsigned long prate)
{
	long rate = 0;
	int i;

	/*
	 * Sometimes, the recalculated rate has deviation due to
	 * the frac part. So find the accurate pll rate from the table
	 * first, if no match rate in the table, use the rate calculated
	 * from the equation below.
	 */
	for (i = 0; i < rate_count; i++) {
		if (rate_table[i].pdiv == pdiv && rate_table[i].mdiv == mdiv &&
		    rate_table[i].sdiv == sdiv && rate_table[i].kdiv == kdiv)
			rate = rate_table[i].rate;
	}

	if (!rate) {
		u64 fvco = prate * (mdiv * 65536 + kdiv);
		pdiv *= 65536;

		do_div(fvco, pdiv << sdiv);
		rate = fvco;
		pr_info("%s: rate=%ld fvco=%lld\n", __func__, rate, fvco);
	}
	return rate;
}

static unsigned long clk_pll1443x_recalc_rate(struct clk *clk)
{
	struct clk_pll14xx *pll = to_clk_pll14xx(dev_get_clk_ptr(clk->dev));
	u32 mdiv, pdiv, sdiv, pll_div_ctl0, pll_div_ctl1;
	short int kdiv;

	pll_div_ctl0 = readl(pll->base + 4);
	pll_div_ctl1 = readl(pll->base + 8);
	mdiv = (pll_div_ctl0 & MDIV_MASK) >> MDIV_SHIFT;
	pdiv = (pll_div_ctl0 & PDIV_MASK) >> PDIV_SHIFT;
	sdiv = (pll_div_ctl0 & SDIV_MASK) >> SDIV_SHIFT;
	kdiv = pll_div_ctl1 & KDIV_MASK;
	return pll14xx_calc_rate(pll->rate_table, pll->rate_count, mdiv, pdiv, sdiv, kdiv, clk_get_parent_rate(clk));
}

static inline bool clk_pll14xx_mp_change(const struct imx_pll14xx_rate_table *rate,
					  u32 pll_div)
{
	u32 old_mdiv, old_pdiv;

	old_mdiv = (pll_div & MDIV_MASK) >> MDIV_SHIFT;
	old_pdiv = (pll_div & PDIV_MASK) >> PDIV_SHIFT;

	return rate->mdiv != old_mdiv || rate->pdiv != old_pdiv;
}

static int clk_pll14xx_wait_lock(struct clk_pll14xx *pll)
{
	u32 val;

	return readl_poll_timeout(pll->base, val, val & LOCK_TIMEOUT_US,
			LOCK_TIMEOUT_US);
}

static ulong clk_pll1416x_set_rate(struct clk *clk, unsigned long drate)
{
	struct clk_pll14xx *pll = to_clk_pll14xx(dev_get_clk_ptr(clk->dev));
	const struct imx_pll14xx_rate_table *rate;
	u32 tmp, div_val;
	int ret;

	rate = imx_get_pll_settings(pll, drate);
	if (!rate) {
		pr_err("%s: Invalid rate : %lu for pll clk %s\n", __func__,
		       drate, "xxxx");
		return -EINVAL;
	}

	tmp = readl(pll->base + 4);

	if (!clk_pll14xx_mp_change(rate, tmp)) {
		tmp &= ~(SDIV_MASK) << SDIV_SHIFT;
		tmp |= rate->sdiv << SDIV_SHIFT;
		writel(tmp, pll->base + 4);

		return clk_pll1416x_recalc_rate(clk);
	}

	/* Bypass clock and set lock to pll output lock */
	tmp = readl(pll->base);
	tmp |= LOCK_SEL_MASK;
	writel(tmp, pll->base);

	/* Enable RST */
	tmp &= ~RST_MASK;
	writel(tmp, pll->base);

	/* Enable BYPASS */
	tmp |= BYPASS_MASK;
	writel(tmp, pll->base);

	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv << PDIV_SHIFT) |
		(rate->sdiv << SDIV_SHIFT);
	writel(div_val, pll->base + 0x4);

	/*
	 * According to SPEC, t3 - t2 need to be greater than
	 * 1us and 1/FREF, respectively.
	 * FREF is FIN / Prediv, the prediv is [1, 63], so choose
	 * 3us.
	 */
	udelay(3);

	/* Disable RST */
	tmp |= RST_MASK;
	writel(tmp, pll->base);

	/* Wait Lock */
	ret = clk_pll14xx_wait_lock(pll);
	if (ret)
		return ret;

	/* Bypass */
	tmp &= ~BYPASS_MASK;
	writel(tmp, pll->base);

	return clk_pll1416x_recalc_rate(clk);
}

static ulong clk_pll1443x_set_rate(struct clk *clk, unsigned long drate)
{
	struct clk_pll14xx *pll = to_clk_pll14xx(dev_get_clk_ptr(clk->dev));
	const struct imx_pll14xx_rate_table *rate;
	struct imx_pll14xx_rate_table r;
	u32 tmp, div_val;
	int ret;

	rate = imx_get_pll_settings(pll, drate);
	if (!rate) {
#if CONFIG_IS_ENABLED(LIB_RATIONAL)
		ret = find_best(drate, clk_get_parent_rate(clk), &r);
#else
		ret = -EINVAL;
#endif
		if (ret) {
			printf("%s: Invalid rate : %lu for pll, %d\n", __func__,
				drate, ret);
			return ret;
		}
		rate = &r;
	}

	tmp = readl(pll->base + 4);

	if (!clk_pll14xx_mp_change(rate, tmp)) {
		tmp &= ~(SDIV_MASK) << SDIV_SHIFT;
		tmp |= rate->sdiv << SDIV_SHIFT;
		writel(tmp, pll->base + 4);

		tmp = rate->kdiv << KDIV_SHIFT;
		writel_relaxed(tmp, pll->base + 8);
		if (pll->ss_init_done || !pll->ss_en)
			return clk_pll1443x_recalc_rate(clk);
	}

	/* Enable RST */
	tmp = readl(pll->base);
	tmp &= ~RST_MASK;
	writel(tmp, pll->base);

	/* Enable BYPASS */
	tmp |= BYPASS_MASK;
	writel(tmp, pll->base);

	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv << PDIV_SHIFT) |
		(rate->sdiv << SDIV_SHIFT);
	writel(div_val, pll->base + 0x4);
	writel(rate->kdiv << KDIV_SHIFT, pll->base + 0x8);

	if (pll->ss_en) {
		unsigned long mfr, mrr;
		unsigned long v;

		mfr = (24000000 / (rate->pdiv * pll->ss_mf)) >> 5;
		if (!mfr || (mfr > 255)) {
			debug("%s: invalid mfr(%ld) for %d\n", __func__,
				mfr, rate->rate);
			if (!mfr)
				mfr = 1;
			if (mfr > 255)
				mfr = 255;
		}
		mrr = ((pll->ss_mr << 6) * rate->mdiv) / (mfr * 100);
		if (!mrr || (mrr > 63)) {
			debug("%s: invalid mrr(%ld) for %d\n", __func__,
				mrr, rate->rate);
			if (!mrr)
				mrr = 1;
			if (mrr > 63)
				mrr = 63;
		}
		v = BIT(31) + (mfr << 12) + (mrr << 4) + pll->ss_sel;
		writel_relaxed(v, pll->base + 0x0c);
		pll->ss_init_done = 1;
	}
	/*
	 * According to SPEC, t3 - t2 need to be greater than
	 * 1us and 1/FREF, respectively.
	 * FREF is FIN / Prediv, the prediv is [1, 63], so choose
	 * 3us.
	 */
	udelay(3);

	/* Disable RST */
	tmp |= RST_MASK;
	writel(tmp, pll->base);

	/* Wait Lock*/
	ret = clk_pll14xx_wait_lock(pll);
	if (ret)
		return ret;

	/* Bypass */
	tmp &= ~BYPASS_MASK;
	writel(tmp, pll->base);

	return clk_pll1443x_recalc_rate(clk);
}

static int clk_pll14xx_prepare(struct clk *clk)
{
	struct clk_pll14xx *pll = to_clk_pll14xx(dev_get_clk_ptr(clk->dev));
	u32 val;
	int ret;

	/*
	 * RESETB = 1 from 0, PLL starts its normal
	 * operation after lock time
	 */
	val = readl(pll->base + GNRL_CTL);
	if (val & RST_MASK)
		return 0;
	val |= BYPASS_MASK;
	writel_relaxed(val, pll->base + GNRL_CTL);
	val |= RST_MASK;
	writel(val, pll->base + GNRL_CTL);

	ret = clk_pll14xx_wait_lock(pll);
	if (ret)
		return ret;

	val &= ~BYPASS_MASK;
	writel_relaxed(val, pll->base + GNRL_CTL);

	return 0;
}

static int clk_pll14xx_unprepare(struct clk *clk)
{
	struct clk_pll14xx *pll = to_clk_pll14xx(dev_get_clk_ptr(clk->dev));
	u32 val;

	/*
	 * Set RST to 0, power down mode is enabled and
	 * every digital block is reset
	 */
	val = readl(pll->base + GNRL_CTL);
	val &= ~RST_MASK;
	writel(val, pll->base + GNRL_CTL);

	return 0;
}

static const struct clk_ops clk_pll1416x_ops = {
	.enable		= clk_pll14xx_prepare,
	.disable	= clk_pll14xx_unprepare,
	.set_rate	= clk_pll1416x_set_rate,
	.get_rate	= clk_pll1416x_recalc_rate,
};

static const struct clk_ops clk_pll1443x_ops = {
	.enable		= clk_pll14xx_prepare,
	.disable	= clk_pll14xx_unprepare,
	.set_rate	= clk_pll1443x_set_rate,
	.get_rate	= clk_pll1443x_recalc_rate,
};

struct clk *imx_dev_clk_hw_pll14xx(struct udevice *dev, const char *name,
			    const char *parent_name, void __iomem *base,
			    const struct imx_pll14xx_clk *pll_clk)
{
	struct clk_pll14xx *pll;
	struct clk *clk;
	char *type_name;
	int ret;
	ofnode np = dev ? ofnode_get_child_by_name(dev_ofnode(dev), name) : ofnode_null();

	pll = kzalloc(sizeof(*pll), GFP_KERNEL);
	if (!pll)
		return ERR_PTR(-ENOMEM);

	switch (pll_clk->type) {
	case PLL_1416X:
		type_name = UBOOT_DM_CLK_IMX_PLL1416X;
		break;
	case PLL_1443X:
		type_name = UBOOT_DM_CLK_IMX_PLL1443X;
		break;
	default:
		pr_err("%s: Unknown pll type for pll clk %s\n",
		       __func__, name);
		return ERR_PTR(-EINVAL);
	};

	pll->base = base;
	pll->type = pll_clk->type;
	pll->rate_table = pll_clk->rate_table;
	pll->rate_count = pll_clk->rate_count;

	if (ofnode_valid(np)) {
		u32 value;

		if (!ofnode_read_u32(np,
			"spread-spectrum", &value)) {
			pll->ss_sel = value & 3;
			pll->ss_en = 1;
		}
		ofnode_read_u32(np, "modulation-frequency",
			&pll->ss_mf);
		ofnode_read_u32(np, "modulation-range",
			&pll->ss_mr);
		if (!pll->ss_mf || !pll->ss_mr)
			pll->ss_en = 0;
		debug("%s: %s en:%d, sel:%d, mf:%d, mr:%d\n", __func__, name, pll->ss_en, pll->ss_sel, pll->ss_mf, pll->ss_mr);
	}
	clk = &pll->clk;

	ret = clk_register(clk, type_name, name, parent_name);
	if (ret) {
		pr_err("%s: failed to register pll %s %d\n",
		       __func__, name, ret);
		kfree(pll);
		return ERR_PTR(ret);
	}

	return clk;
}

U_BOOT_DRIVER(clk_pll1443x) = {
	.name	= UBOOT_DM_CLK_IMX_PLL1443X,
	.id	= UCLASS_CLK,
	.ops	= &clk_pll1443x_ops,
	.flags = DM_FLAG_PRE_RELOC,
};

U_BOOT_DRIVER(clk_pll1416x) = {
	.name	= UBOOT_DM_CLK_IMX_PLL1416X,
	.id	= UCLASS_CLK,
	.ops	= &clk_pll1416x_ops,
	.flags = DM_FLAG_PRE_RELOC,
};
