

================================================================
== Vitis HLS Report for 'MLP_PE_147'
================================================================
* Date:           Mon Apr 12 16:03:25 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      316|      316|  3.160 us|  3.160 us|  316|  316|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |      314|      314|        16|          1|          1|   300|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_2_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_3_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.39ns)   --->   "%mlp_1_bias_V_load_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mlp_1_bias_V_load_loc"   --->   Operation 22 'read' 'mlp_1_bias_V_load_loc_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mlp_1_bias_V_load_loc_out, i32 %mlp_1_bias_V_load_loc_read"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_3_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_2_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 27 'br' 'br_ln86' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i9 0, void %entry, i9 %add_ln86, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.71ns)   --->   "%add_ln86 = add i9 %i, i9 1" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 29 'add' 'add_ln86' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.59ns)   --->   "%icmp_ln86 = icmp_eq  i9 %i, i9 300" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 30 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i, void %.exit" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 31 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %i, i2 0"   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i11 %shl_ln"   --->   Operation 33 'zext' 'zext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.75ns)   --->   "%add_ln1118 = add i13 %zext_ln1118, i13 4800"   --->   Operation 34 'add' 'add_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1118, i32 2, i32 12"   --->   Operation 35 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 36 [15/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 36 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 37 [14/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 37 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.95>
ST_4 : Operation 38 [13/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 38 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 39 [12/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 39 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 40 [11/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 40 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 41 [10/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 41 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 42 [9/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 42 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 43 [8/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 43 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 44 [7/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 44 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 45 [6/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 45 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 46 [5/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 46 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 47 [4/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 47 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 48 [3/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 48 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 49 [2/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 49 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%lhs = phi i32 %mlp_1_bias_V_load_loc_read, void %entry, i32 %trunc_ln9, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i"   --->   Operation 50 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 52 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i11 %urem_ln1118"   --->   Operation 53 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%mlp_in_local2_addr = getelementptr i32 %mlp_in_local2, i64 0, i64 %zext_ln1118_2"   --->   Operation 54 'getelementptr' 'mlp_in_local2_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 55 [2/2] (1.20ns)   --->   "%mlp_in_local2_load = load i10 %mlp_in_local2_addr"   --->   Operation 55 'load' 'mlp_in_local2_load' <Predicate = (!icmp_ln86)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>

State 17 <SV = 16> <Delay = 5.58>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 58 [1/1] (1.39ns)   --->   "%w_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mlp_1_weight_fifo_2_V_V" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'w_V' <Predicate = (!icmp_ln86)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %w_V"   --->   Operation 59 'sext' 'sext_ln1115' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 60 [1/2] (1.20ns)   --->   "%mlp_in_local2_load = load i10 %mlp_in_local2_addr"   --->   Operation 60 'load' 'mlp_in_local2_load' <Predicate = (!icmp_ln86)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %mlp_in_local2_load"   --->   Operation 61 'sext' 'sext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (3.17ns)   --->   "%r_V_4 = mul i54 %sext_ln1118, i54 %sext_ln1115"   --->   Operation 62 'mul' 'r_V_4' <Predicate = (!icmp_ln86)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %lhs, i22 0"   --->   Operation 63 'bitconcatenate' 'lhs_4' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (1.01ns)   --->   "%ret_V = add i54 %r_V_4, i54 %lhs_4"   --->   Operation 64 'add' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 65 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mlp_1_weight_fifo_3_V_V, i32 %w_V" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'write' 'write_ln174' <Predicate = (!icmp_ln86)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 0.25>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %lhs" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 68 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lhs, i32 31"   --->   Operation 69 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.25ns)   --->   "%select_ln92 = select i1 %tmp, i31 0, i31 %trunc_ln86" [GIN_compute.cpp:92->GIN_compute.cpp:113]   --->   Operation 70 'select' 'select_ln92' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %mlp_out_local5, i31 %select_ln92" [GIN_compute.cpp:92->GIN_compute.cpp:113]   --->   Operation 71 'write' 'write_ln92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	fifo read on port 'mlp_1_bias_V_load_loc' [10]  (1.4 ns)
	fifo write on port 'mlp_1_bias_V_load_loc_out' [12]  (1.4 ns)

 <State 2>: 1.71ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:86->GIN_compute.cpp:113) with incoming values : ('add_ln86', GIN_compute.cpp:86->GIN_compute.cpp:113) [17]  (0 ns)
	'add' operation ('add_ln1118') [30]  (0.755 ns)
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 3>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 4>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 5>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 6>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 7>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 8>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 9>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 10>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 11>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 12>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 13>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 14>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 15>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)

 <State 16>: 2.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln1118') [32]  (0.959 ns)
	'getelementptr' operation ('mlp_in_local2_addr') [34]  (0 ns)
	'load' operation ('mlp_in_local2_load') on array 'mlp_in_local2' [35]  (1.2 ns)

 <State 17>: 5.58ns
The critical path consists of the following:
	fifo read on port 'mlp_1_weight_fifo_2_V_V' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [26]  (1.4 ns)
	'mul' operation ('r.V') [37]  (3.17 ns)
	'add' operation ('ret.V') [39]  (1.01 ns)

 <State 18>: 0.251ns
The critical path consists of the following:
	'select' operation ('select_ln92', GIN_compute.cpp:92->GIN_compute.cpp:113) [46]  (0.251 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
