{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652280414864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652280414865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 20:16:54 2022 " "Processing started: Wed May 11 20:16:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652280414865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280414865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280414866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652280416163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652280416163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC-behave " "Found design unit 1: RISC-behave" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439535 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC " "Found entity 1: RISC" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16-arc " "Found design unit 1: adder16-arc" {  } { { "16bit_adder.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/16bit_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439542 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "16bit_adder.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/16bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arc " "Found design unit 1: alu-arc" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439551 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_components.vhd 21 10 " "Found 21 design units, including 10 entities, in source file basic_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_components " "Found design unit 1: basic_components" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_8-Equations " "Found design unit 3: AND_8-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_v-Equations " "Found design unit 4: AND_v-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_2-Equations " "Found design unit 5: AND_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_2-Equations " "Found design unit 7: OR_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_8 " "Found entity 2: AND_8" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_v " "Found entity 3: AND_v" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_2 " "Found entity 4: AND_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_2 " "Found entity 6: OR_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_9bit-arc " "Found design unit 1: imm_9bit-arc" {  } { { "imm_9bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_9bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439571 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_9bit " "Found entity 1: imm_9bit" {  } { { "imm_9bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_6bit-arc " "Found design unit 1: imm_6bit-arc" {  } { { "imm_6bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_6bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439580 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_6bit " "Found entity 1: imm_6bit" {  } { { "imm_6bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_6bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-arc " "Found design unit 1: Full_Adder-arc" {  } { { "Full_Adder.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arc " "Found design unit 1: memory-arc" {  } { { "memory.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439601 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_16-comp_nand " "Found design unit 1: nand_16-comp_nand" {  } { { "nand_16bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/nand_16bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439611 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_16 " "Found entity 1: nand_16" {  } { { "nand_16bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/nand_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arc " "Found design unit 1: register_file-arc" {  } { { "Register_file.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439622 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_file.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652280439622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC " "Elaborating entity \"RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652280439841 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439864 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439865 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439865 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t4 RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"t4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero RISC.vhd(77) " "VHDL Process Statement warning at RISC.vhd(77): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry RISC.vhd(77) " "VHDL Process Statement warning at RISC.vhd(77): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(78) " "VHDL Process Statement warning at RISC.vhd(78): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439867 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(101) " "VHDL Process Statement warning at RISC.vhd(101): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439869 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_dout RISC.vhd(102) " "VHDL Process Statement warning at RISC.vhd(102): signal \"mem_dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439869 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(141) " "VHDL Process Statement warning at RISC.vhd(141): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439872 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata2 RISC.vhd(142) " "VHDL Process Statement warning at RISC.vhd(142): signal \"rdata2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439872 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(157) " "VHDL Process Statement warning at RISC.vhd(157): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439873 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(187) " "VHDL Process Statement warning at RISC.vhd(187): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439874 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(190) " "VHDL Process Statement warning at RISC.vhd(190): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439875 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(196) " "VHDL Process Statement warning at RISC.vhd(196): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439875 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(199) " "VHDL Process Statement warning at RISC.vhd(199): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439875 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(205) " "VHDL Process Statement warning at RISC.vhd(205): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439876 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(208) " "VHDL Process Statement warning at RISC.vhd(208): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439876 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(211) " "VHDL Process Statement warning at RISC.vhd(211): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439876 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata2 RISC.vhd(212) " "VHDL Process Statement warning at RISC.vhd(212): signal \"rdata2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439876 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(216) " "VHDL Process Statement warning at RISC.vhd(216): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439877 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(220) " "VHDL Process Statement warning at RISC.vhd(220): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439877 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(223) " "VHDL Process Statement warning at RISC.vhd(223): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439878 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(233) " "VHDL Process Statement warning at RISC.vhd(233): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439882 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel6_out RISC.vhd(235) " "VHDL Process Statement warning at RISC.vhd(235): signal \"sel6_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439883 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(244) " "VHDL Process Statement warning at RISC.vhd(244): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439884 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(247) " "VHDL Process Statement warning at RISC.vhd(247): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439884 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel9_out RISC.vhd(260) " "VHDL Process Statement warning at RISC.vhd(260): signal \"sel9_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439884 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(277) " "VHDL Process Statement warning at RISC.vhd(277): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439885 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel6_out RISC.vhd(279) " "VHDL Process Statement warning at RISC.vhd(279): signal \"sel6_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439885 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(285) " "VHDL Process Statement warning at RISC.vhd(285): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439885 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(288) " "VHDL Process Statement warning at RISC.vhd(288): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439885 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_dout RISC.vhd(291) " "VHDL Process Statement warning at RISC.vhd(291): signal \"mem_dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439886 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(302) " "VHDL Process Statement warning at RISC.vhd(302): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439886 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(313) " "VHDL Process Statement warning at RISC.vhd(313): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439886 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_dout RISC.vhd(325) " "VHDL Process Statement warning at RISC.vhd(325): signal \"mem_dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439887 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(335) " "VHDL Process Statement warning at RISC.vhd(335): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439887 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(342) " "VHDL Process Statement warning at RISC.vhd(342): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439887 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata2 RISC.vhd(362) " "VHDL Process Statement warning at RISC.vhd(362): signal \"rdata2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439888 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(372) " "VHDL Process Statement warning at RISC.vhd(372): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439889 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(380) " "VHDL Process Statement warning at RISC.vhd(380): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439889 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata2 RISC.vhd(395) " "VHDL Process Statement warning at RISC.vhd(395): signal \"rdata2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439890 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel9_out RISC.vhd(399) " "VHDL Process Statement warning at RISC.vhd(399): signal \"sel9_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439890 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(401) " "VHDL Process Statement warning at RISC.vhd(401): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439890 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(410) " "VHDL Process Statement warning at RISC.vhd(410): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439890 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel9_out RISC.vhd(420) " "VHDL Process Statement warning at RISC.vhd(420): signal \"sel9_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439890 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(422) " "VHDL Process Statement warning at RISC.vhd(422): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439891 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(427) " "VHDL Process Statement warning at RISC.vhd(427): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439891 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel6_out RISC.vhd(429) " "VHDL Process Statement warning at RISC.vhd(429): signal \"sel6_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439891 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(431) " "VHDL Process Statement warning at RISC.vhd(431): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439891 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(439) " "VHDL Process Statement warning at RISC.vhd(439): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439891 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(442) " "VHDL Process Statement warning at RISC.vhd(442): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439892 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(443) " "VHDL Process Statement warning at RISC.vhd(443): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280439892 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_wr RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"mem_wr\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439911 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_rd RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"mem_rd\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439912 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rwr RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rwr\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439912 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_rst RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rf_rst\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439913 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_add RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"mem_add\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439913 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rA1 RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rA1\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439914 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rA2 RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rA2\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439914 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_x RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"alu_x\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439914 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_y RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"alu_y\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439915 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439916 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdata3 RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rdata3\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439916 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rA3 RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rA3\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439917 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel6_in RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"sel6_in\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439918 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel9_in RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"sel9_in\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439918 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel9_type RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"sel9_type\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439919 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_din RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"mem_din\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439919 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rpc_wr RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rpc_wr\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439919 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdata_PC RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rdata_PC\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280439919 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[0\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439965 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[1\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439965 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[2\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439966 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[3\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439966 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[4\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439967 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[5\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439967 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[6\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439968 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[7\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439968 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[8\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439968 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[9\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439969 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[10\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439969 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[11\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439969 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[12\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439969 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[13\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439970 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[14\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439970 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_PC\[15\] RISC.vhd(68) " "Inferred latch for \"rdata_PC\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439970 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpc_wr RISC.vhd(68) " "Inferred latch for \"rpc_wr\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439970 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[0\] RISC.vhd(68) " "Inferred latch for \"mem_din\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439971 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[1\] RISC.vhd(68) " "Inferred latch for \"mem_din\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439971 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[2\] RISC.vhd(68) " "Inferred latch for \"mem_din\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439971 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[3\] RISC.vhd(68) " "Inferred latch for \"mem_din\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439972 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[4\] RISC.vhd(68) " "Inferred latch for \"mem_din\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439972 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[5\] RISC.vhd(68) " "Inferred latch for \"mem_din\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439972 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[6\] RISC.vhd(68) " "Inferred latch for \"mem_din\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439972 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[7\] RISC.vhd(68) " "Inferred latch for \"mem_din\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439973 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[8\] RISC.vhd(68) " "Inferred latch for \"mem_din\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439973 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[9\] RISC.vhd(68) " "Inferred latch for \"mem_din\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439974 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[10\] RISC.vhd(68) " "Inferred latch for \"mem_din\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439974 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[11\] RISC.vhd(68) " "Inferred latch for \"mem_din\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439974 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[12\] RISC.vhd(68) " "Inferred latch for \"mem_din\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439975 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[13\] RISC.vhd(68) " "Inferred latch for \"mem_din\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439975 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[14\] RISC.vhd(68) " "Inferred latch for \"mem_din\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439975 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[15\] RISC.vhd(68) " "Inferred latch for \"mem_din\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439975 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_type RISC.vhd(68) " "Inferred latch for \"sel9_type\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439975 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[0\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439976 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[1\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439976 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[2\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439976 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[3\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439976 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[4\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439976 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[5\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439977 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[6\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439977 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[7\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439977 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[8\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439977 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[0\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439978 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[1\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439978 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[2\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439978 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[3\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439978 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[4\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439979 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[5\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439979 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA3\[0\] RISC.vhd(68) " "Inferred latch for \"rA3\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439980 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA3\[1\] RISC.vhd(68) " "Inferred latch for \"rA3\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439981 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA3\[2\] RISC.vhd(68) " "Inferred latch for \"rA3\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439981 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[0\] RISC.vhd(68) " "Inferred latch for \"rdata3\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439982 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[1\] RISC.vhd(68) " "Inferred latch for \"rdata3\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439982 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[2\] RISC.vhd(68) " "Inferred latch for \"rdata3\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439983 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[3\] RISC.vhd(68) " "Inferred latch for \"rdata3\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439983 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[4\] RISC.vhd(68) " "Inferred latch for \"rdata3\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439984 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[5\] RISC.vhd(68) " "Inferred latch for \"rdata3\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439985 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[6\] RISC.vhd(68) " "Inferred latch for \"rdata3\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439985 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[7\] RISC.vhd(68) " "Inferred latch for \"rdata3\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439985 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[8\] RISC.vhd(68) " "Inferred latch for \"rdata3\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439986 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[9\] RISC.vhd(68) " "Inferred latch for \"rdata3\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439986 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[10\] RISC.vhd(68) " "Inferred latch for \"rdata3\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439986 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[11\] RISC.vhd(68) " "Inferred latch for \"rdata3\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439987 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[12\] RISC.vhd(68) " "Inferred latch for \"rdata3\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439987 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[13\] RISC.vhd(68) " "Inferred latch for \"rdata3\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439987 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[14\] RISC.vhd(68) " "Inferred latch for \"rdata3\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439988 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[15\] RISC.vhd(68) " "Inferred latch for \"rdata3\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439988 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op RISC.vhd(68) " "Inferred latch for \"alu_op\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439988 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[0\] RISC.vhd(68) " "Inferred latch for \"alu_y\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439989 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[1\] RISC.vhd(68) " "Inferred latch for \"alu_y\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439989 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[2\] RISC.vhd(68) " "Inferred latch for \"alu_y\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439989 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[3\] RISC.vhd(68) " "Inferred latch for \"alu_y\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439990 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[4\] RISC.vhd(68) " "Inferred latch for \"alu_y\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439990 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[5\] RISC.vhd(68) " "Inferred latch for \"alu_y\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439990 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[6\] RISC.vhd(68) " "Inferred latch for \"alu_y\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439991 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[7\] RISC.vhd(68) " "Inferred latch for \"alu_y\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439991 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[8\] RISC.vhd(68) " "Inferred latch for \"alu_y\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439991 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[9\] RISC.vhd(68) " "Inferred latch for \"alu_y\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439992 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[10\] RISC.vhd(68) " "Inferred latch for \"alu_y\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439992 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[11\] RISC.vhd(68) " "Inferred latch for \"alu_y\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439992 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[12\] RISC.vhd(68) " "Inferred latch for \"alu_y\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439993 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[13\] RISC.vhd(68) " "Inferred latch for \"alu_y\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439993 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[14\] RISC.vhd(68) " "Inferred latch for \"alu_y\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439993 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[15\] RISC.vhd(68) " "Inferred latch for \"alu_y\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439993 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[0\] RISC.vhd(68) " "Inferred latch for \"alu_x\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439994 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[1\] RISC.vhd(68) " "Inferred latch for \"alu_x\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439994 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[2\] RISC.vhd(68) " "Inferred latch for \"alu_x\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439994 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[3\] RISC.vhd(68) " "Inferred latch for \"alu_x\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439995 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[4\] RISC.vhd(68) " "Inferred latch for \"alu_x\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439995 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[5\] RISC.vhd(68) " "Inferred latch for \"alu_x\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439996 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[6\] RISC.vhd(68) " "Inferred latch for \"alu_x\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439997 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[7\] RISC.vhd(68) " "Inferred latch for \"alu_x\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439997 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[8\] RISC.vhd(68) " "Inferred latch for \"alu_x\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439998 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[9\] RISC.vhd(68) " "Inferred latch for \"alu_x\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439998 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[10\] RISC.vhd(68) " "Inferred latch for \"alu_x\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280439999 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[11\] RISC.vhd(68) " "Inferred latch for \"alu_x\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440000 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[12\] RISC.vhd(68) " "Inferred latch for \"alu_x\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440001 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[13\] RISC.vhd(68) " "Inferred latch for \"alu_x\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440002 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[14\] RISC.vhd(68) " "Inferred latch for \"alu_x\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440002 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[15\] RISC.vhd(68) " "Inferred latch for \"alu_x\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440003 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA2\[0\] RISC.vhd(68) " "Inferred latch for \"rA2\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440003 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA2\[1\] RISC.vhd(68) " "Inferred latch for \"rA2\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440004 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA2\[2\] RISC.vhd(68) " "Inferred latch for \"rA2\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440004 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA1\[0\] RISC.vhd(68) " "Inferred latch for \"rA1\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440004 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA1\[1\] RISC.vhd(68) " "Inferred latch for \"rA1\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440004 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA1\[2\] RISC.vhd(68) " "Inferred latch for \"rA1\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440005 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[0\] RISC.vhd(68) " "Inferred latch for \"mem_add\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440005 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[1\] RISC.vhd(68) " "Inferred latch for \"mem_add\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440005 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[2\] RISC.vhd(68) " "Inferred latch for \"mem_add\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440005 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[3\] RISC.vhd(68) " "Inferred latch for \"mem_add\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440006 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[4\] RISC.vhd(68) " "Inferred latch for \"mem_add\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440006 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[5\] RISC.vhd(68) " "Inferred latch for \"mem_add\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440006 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[6\] RISC.vhd(68) " "Inferred latch for \"mem_add\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440006 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[7\] RISC.vhd(68) " "Inferred latch for \"mem_add\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440007 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[8\] RISC.vhd(68) " "Inferred latch for \"mem_add\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440007 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[9\] RISC.vhd(68) " "Inferred latch for \"mem_add\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440007 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[10\] RISC.vhd(68) " "Inferred latch for \"mem_add\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440008 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[11\] RISC.vhd(68) " "Inferred latch for \"mem_add\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440008 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[12\] RISC.vhd(68) " "Inferred latch for \"mem_add\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440008 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[13\] RISC.vhd(68) " "Inferred latch for \"mem_add\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440008 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[14\] RISC.vhd(68) " "Inferred latch for \"mem_add\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440008 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[15\] RISC.vhd(68) " "Inferred latch for \"mem_add\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440008 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_rst RISC.vhd(68) " "Inferred latch for \"rf_rst\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440009 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwr RISC.vhd(68) " "Inferred latch for \"rwr\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440009 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_rd RISC.vhd(68) " "Inferred latch for \"mem_rd\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440009 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_wr RISC.vhd(68) " "Inferred latch for \"mem_wr\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440009 "|RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_9bit imm_9bit:sel9_reg " "Elaborating entity \"imm_9bit\" for hierarchy \"imm_9bit:sel9_reg\"" {  } { { "RISC.vhd" "sel9_reg" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440239 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y imm_9bit.vhd(18) " "VHDL Process Statement warning at imm_9bit.vhd(18): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "imm_9bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_9bit.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280440242 "|RISC|imm_9bit:sel9_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_6bit imm_6bit:sel6_reg " "Elaborating entity \"imm_6bit\" for hierarchy \"imm_6bit:sel6_reg\"" {  } { { "RISC.vhd" "sel6_reg" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_main " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_main\"" {  } { { "RISC.vhd" "register_file_main" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440252 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Register_file.vhd(51) " "VHDL Process Statement warning at Register_file.vhd(51): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280440261 "|RISC|register_file:register_file_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Register_file.vhd(52) " "VHDL Process Statement warning at Register_file.vhd(52): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652280440261 "|RISC|register_file:register_file_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"alu:alu_main\"" {  } { { "RISC.vhd" "alu_main" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440264 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "carry2 alu.vhd(17) " "VHDL Signal Declaration warning at alu.vhd(17): used explicit default value for signal \"carry2\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652280440267 "|RISC|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280440271 "|RISC|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280440272 "|RISC|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eq alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): inferring latch(es) for signal or variable \"eq\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280440272 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eq alu.vhd(38) " "Inferred latch for \"eq\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440274 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout alu.vhd(38) " "Inferred latch for \"cout\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440275 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.vhd(38) " "Inferred latch for \"z\[0\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440275 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.vhd(38) " "Inferred latch for \"z\[1\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440275 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.vhd(38) " "Inferred latch for \"z\[2\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440275 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.vhd(38) " "Inferred latch for \"z\[3\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440276 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.vhd(38) " "Inferred latch for \"z\[4\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440276 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.vhd(38) " "Inferred latch for \"z\[5\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440276 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.vhd(38) " "Inferred latch for \"z\[6\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440276 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.vhd(38) " "Inferred latch for \"z\[7\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440277 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.vhd(38) " "Inferred latch for \"z\[8\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440277 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.vhd(38) " "Inferred latch for \"z\[9\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440277 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.vhd(38) " "Inferred latch for \"z\[10\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440277 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.vhd(38) " "Inferred latch for \"z\[11\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440278 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.vhd(38) " "Inferred latch for \"z\[12\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440278 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.vhd(38) " "Inferred latch for \"z\[13\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440278 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.vhd(38) " "Inferred latch for \"z\[14\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440278 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.vhd(38) " "Inferred latch for \"z\[15\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280440279 "|RISC|alu:alu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 alu:alu_main\|adder16:p_1 " "Elaborating entity \"adder16\" for hierarchy \"alu:alu_main\|adder16:p_1\"" {  } { { "alu.vhd" "p_1" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0 " "Elaborating entity \"Full_Adder\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\"" {  } { { "16bit_adder.vhd" "full_adder0" { Text "C:/Intel/Quartus/EE309_project/main_project/16bit_adder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|HALF_ADDER:half_1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|HALF_ADDER:half_1\"" {  } { { "Full_Adder.vhd" "half_1" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|AND_2:and_1 " "Elaborating entity \"AND_2\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|AND_2:and_1\"" {  } { { "Full_Adder.vhd" "and_1" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|OR_2:or_1 " "Elaborating entity \"OR_2\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|OR_2:or_1\"" {  } { { "Full_Adder.vhd" "or_1" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|XOR_2:xor_1 " "Elaborating entity \"XOR_2\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|XOR_2:xor_1\"" {  } { { "Full_Adder.vhd" "xor_1" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16 alu:alu_main\|nand_16:p_2 " "Elaborating entity \"nand_16\" for hierarchy \"alu:alu_main\|nand_16:p_2\"" {  } { { "alu.vhd" "p_2" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem_main " "Elaborating entity \"memory\" for hierarchy \"memory:mem_main\"" {  } { { "RISC.vhd" "mem_main" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280440442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memory.vhd(31) " "VHDL Process Statement warning at memory.vhd(31): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/memory.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652280440447 "|RISC|memory:mem_main"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:mem_main\|arr " "RAM logic \"memory:mem_main\|arr\" is uninferred due to asynchronous read logic" {  } { { "memory.vhd" "arr" { Text "C:/Intel/Quartus/EE309_project/main_project/memory.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652280441820 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652280441820 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "239 " "239 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652280443029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652280443488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652280443488 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652280443711 "|RISC|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652280443711 "|RISC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652280443711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652280443713 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652280443713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652280443713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652280443798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 20:17:23 2022 " "Processing ended: Wed May 11 20:17:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652280443798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652280443798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652280443798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652280443798 ""}
