v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N 330 -100 360 -100 {lab=OUT_bot}
N 380 -240 380 -190 {lab=OUT_top_d}
N 730 -300 781.25 -300 {lab=#net1}
N 730 -170 781.25 -170 {lab=#net2}
N 1451.25 -220 1451.25 -170 {lab=OUT_bot_d}
N 370 -220 1451.25 -220 {lab=OUT_bot_d}
N 380 -240 1451.25 -240 {lab=OUT_top_d}
N -100 40 -58.75 40 {lab=VSSd}
N -58.75 38.75 -58.75 40 {lab=VSSd}
N -100 20 -58.75 20 {lab=VDDd}
N 1400 -300 1450 -300 {lab=OUT_top_d}
N 1450 -300 1450 -240 {lab=OUT_top_d}
N 1400 -170 1450 -170 {lab=OUT_bot_d}
N 1450 -170 1460 -170 {lab=OUT_bot_d}
N 630 -300 650 -300 {lab=PHI_2}
N 640 -380 640 -300 {lab=PHI_2}
N 640 -380 650 -380 {lab=PHI_2}
N 630 -170 650 -170 {lab=PHI_1}
N 640 -170 640 -80 {lab=PHI_1}
N 640 -80 650 -80 {lab=PHI_1}
N -250 -150 -230 -150 {lab=CLKB}
N -240 -320 -240 -150 {lab=CLKB}
N -60 -320 -50 -320 {lab=CLKB}
N 1110 -300 1150 -300 {lab=#net3}
N 1190 -290 1190 -270 {lab=VSSd}
N 1190 -330 1190 -310 {lab=VDDd}
N 1110 -170 1150 -170 {lab=#net4}
N 1190 -160 1190 -140 {lab=VSSd}
N 1190 -190 1190 -180 {lab=VDDd}
N 1190 -190 1210 -190 {lab=VDDd}
N 1230 -170 1400 -170 {lab=OUT_bot_d}
N 1230 -300 1400 -300 {lab=OUT_top_d}
N 670 -150 670 -130 {lab=VSSd}
N 670 -200 670 -190 {lab=VDDd}
N 670 -200 690 -200 {lab=VDDd}
N 670 -340 670 -320 {lab=VDDd}
N 670 -280 670 -260 {lab=VSSd}
N 780 -300 820 -300 {lab=#net1}
N 860 -290 860 -270 {lab=VSSd}
N 860 -330 860 -310 {lab=VDDd}
N 780 -170 820 -170 {lab=#net2}
N 860 -160 860 -140 {lab=VSSd}
N 860 -200 860 -180 {lab=VDDd}
N 900 -300 1110 -300 {lab=#net3}
N 900 -170 1110 -170 {lab=#net4}
N -350 -230 -350 -210 {lab=VDDd}
N -350 -90 -350 -70 {lab=VSSd}
N -460 -150 -430 -150 {lab=CLK}
N -120 -230 -120 -210 {lab=VDDd}
N -120 -90 -120 -70 {lab=VSSd}
N -230 -150 -200 -150 {lab=CLKB}
N -20 -150 30 -150 {lab=CLKbuf}
N -240 -320 -60 -320 {lab=CLKB}
N 220 -380 220 -360 {lab=VDDd}
N 220 -240 220 -220 {lab=VSSd}
N 260 -220 370 -220 {lab=OUT_bot_d}
N 260 -220 260 -200 {lab=OUT_bot_d}
N 160 -200 260 -200 {lab=OUT_bot_d}
N 160 -220 160 -200 {lab=OUT_bot_d}
N 100 -220 160 -220 {lab=OUT_bot_d}
N 200 -180 200 -160 {lab=VDDd}
N 200 -40 200 -20 {lab=VSSd}
N 30 -150 60 -150 {lab=CLKbuf}
N 60 -150 60 -120 {lab=CLKbuf}
N 60 -80 120 -80 {lab=CLKbuf}
N 60 -120 60 -80 {lab=CLKbuf}
N 380 -190 380 -160 {lab=OUT_top_d}
N 380 -160 380 -140 {lab=OUT_top_d}
N 100 -140 380 -140 {lab=OUT_top_d}
N 100 -140 100 -120 {lab=OUT_top_d}
N 100 -120 120 -120 {lab=OUT_top_d}
N 360 -100 420 -100 {lab=OUT_bot}
N 350 -300 420 -300 {lab=OUT_top}
N 500 -440 500 -420 {lab=VDDd}
N 500 -300 500 -280 {lab=VSSd}
N 420 -360 420 -300 {lab=OUT_top}
N 600 -360 600 -300 {lab=PHI_2}
N 600 -300 630 -300 {lab=PHI_2}
N 500 -180 500 -160 {lab=VDDd}
N 500 -40 500 -20 {lab=VSSd}
N 600 -170 600 -100 {lab=PHI_1}
N 600 -170 630 -170 {lab=PHI_1}
N 60 -220 100 -220 {lab=OUT_bot_d}
N 60 -320 60 -220 {lab=OUT_bot_d}
N 60 -320 140 -320 {lab=OUT_bot_d}
N 20 -280 140 -280 {lab=CLKB}
N 20 -320 20 -280 {lab=CLKB}
N -50 -320 20 -320 {lab=CLKB}
C {ipin.sym} -460 -150 0 0 {name=p1 lab=CLK}
C {opin.sym} 650 -380 0 0 {name=p2 lab=PHI_2}
C {lab_wire.sym} -156.25 -320 0 0 {name=p4 sig_type=std_logic lab=CLKB}
C {lab_wire.sym} 25 -150 0 0 {name=p5 sig_type=std_logic lab=CLKbuf}
C {lab_wire.sym} 417.5 -300 0 0 {name=p6 sig_type=std_logic lab=OUT_top}
C {lab_wire.sym} 381.25 -100 0 0 {name=p7 sig_type=std_logic lab=OUT_bot
}
C {iopin.sym} -100 20 0 1 {name=p10 lab=VDDd
}
C {iopin.sym} -100 40 0 1 {name=p11 lab=VSSd
}
C {lab_wire.sym} 1282.5 -240 0 0 {name=p12 sig_type=std_logic lab=OUT_top_d}
C {lab_wire.sym} 1282.5 -220 0 0 {name=p13 sig_type=std_logic lab=OUT_bot_d}
C {noconn.sym} -58.75 20 0 1 {name=l1}
C {noconn.sym} -58.75 38.75 0 1 {name=l2}
C {opin.sym} 650 -80 0 0 {name=p8 lab=PHI_1}
C {lab_wire.sym} 1190 -320 0 0 {name=p21 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 1190 -280 2 1 {name=p23 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 1200 -190 0 0 {name=p25 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 1190 -150 2 1 {name=p26 sig_type=std_logic lab=VSSd}
C {libs/qw_core_analog/SmallW_Linv/SmallW_Linv.sym} 690 -300 0 0 {name=x4}
C {libs/qw_core_analog/SmallW_Linv/SmallW_Linv.sym} 690 -170 0 0 {name=x7}
C {lab_wire.sym} 670 -140 2 1 {name=p28 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 680 -200 0 0 {name=p29 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 670 -330 0 0 {name=p30 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 670 -270 2 1 {name=p31 sig_type=std_logic lab=VSSd}
C {libs/qw_core_analog/SmallW_Linv_2/SmallW_Linv_2.sym} 1190 -300 0 0 {name=x12}
C {libs/qw_core_analog/SmallW_Linv_2/SmallW_Linv_2.sym} 1190 -170 0 0 {name=x14}
C {lab_wire.sym} 860 -320 0 0 {name=p3 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 860 -280 2 1 {name=p9 sig_type=std_logic lab=VSSd}
C {libs/qw_core_analog/SmallW_Linv_2/SmallW_Linv_2.sym} 860 -300 0 0 {name=x5}
C {lab_wire.sym} 860 -190 0 0 {name=p14 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 860 -150 2 1 {name=p15 sig_type=std_logic lab=VSSd}
C {libs/qw_core_analog/SmallW_Linv_2/SmallW_Linv_2.sym} 860 -170 0 0 {name=x8}
C {libs/core_analog/inv1u05u/inv1u05u.sym} -350 -150 0 0 {name=x9}
C {lab_wire.sym} -350 -220 0 0 {name=p16 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} -350 -80 2 1 {name=p17 sig_type=std_logic lab=VSSd}
C {libs/core_analog/inv1u05u/inv1u05u.sym} -120 -150 0 0 {name=x2}
C {lab_wire.sym} -120 -220 0 0 {name=p18 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} -120 -80 2 1 {name=p19 sig_type=std_logic lab=VSSd}
C {libs/core_analog/asc_NAND/asc_NAND.sym} 220 -300 0 0 {name=x10}
C {lab_wire.sym} 220 -370 0 0 {name=p20 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 220 -230 2 1 {name=p22 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 200 -170 0 0 {name=p24 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 200 -30 2 1 {name=p27 sig_type=std_logic lab=VSSd}
C {libs/core_analog/asc_NAND/asc_NAND.sym} 200 -100 0 0 {name=x1}
C {libs/core_analog/inv1u05u/inv1u05u.sym} 500 -360 0 0 {name=x3}
C {lab_wire.sym} 500 -430 0 0 {name=p32 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 500 -290 2 1 {name=p33 sig_type=std_logic lab=VSSd}
C {libs/core_analog/inv1u05u/inv1u05u.sym} 500 -100 0 0 {name=x6}
C {lab_wire.sym} 500 -170 0 0 {name=p34 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 500 -30 2 1 {name=p35 sig_type=std_logic lab=VSSd}
