# FPGA Pin Planner - VS Code Extension

Advanced FPGA Pin Assignment and Management Tool with Voltage/IO Standard Selection for VS Code.

## Features

- ðŸ“¥ **CSV Import**: Import pin data from CSV files with intelligent parsing
- ðŸ“¤ **Multi-Format Export**: Export constraints in XDC (Xilinx), SDC (Synopsys), and QSF (Intel Quartus) formats
- âš¡ **Voltage & I/O Standards**: Comprehensive voltage level and I/O standard management
- ðŸ” **Pin Validation**: Real-time constraint validation and error detection
- ðŸ“Š **Interactive Interface**: User-friendly webview interface with resizable panels
- ðŸŽ¯ **Context Integration**: Right-click context menus for CSV and constraint files
- ðŸ“Š **Bank Analysis**: Dynamic bank statistics and differential pair management
- ðŸš€ **Optimized Performance**: Streamlined codebase with enhanced performance and stability

## Quick Start

1. Install the extension from the VS Code Marketplace
2. Open the Command Palette (`Ctrl+Shift+P`)
3. Search for "FPGA" to see all available commands
4. Use `FPGA: Open Pin Planner` to start the main interface

## Development Build

### Prerequisites
- Node.js (v16 or later)
- npm
- TypeScript
- vsce (VS Code Extension Manager)

### Clean Build Process
For developers who want to build the extension from source:

```bash
# Option 1: Use the automated PowerShell script
.\clean-build.ps1

# Option 2: Use the batch file
.\clean-build.cmd

# Option 3: Manual step-by-step build
cd .. && npm run build && cd vscode-extension
npm install
npm run package
```

**Important**: Always build the main application first (`npm run build` in root directory) before building the extension to ensure the latest webview content is included.

### Installation
After building, install the generated `.vsix` file:
```bash
code --install-extension fpga-pin-planner-1.0.5.vsix --force
```

## Commands

- `FPGA: Open Pin Planner` - Open the main pin planner interface

## Supported File Formats

### Import

- **CSV**: Pin number, signal name, direction, voltage, I/O standard, package, bank, comments

### Export

- **XDC**: Xilinx Design Constraints for Vivado
- **SDC**: Synopsys Design Constraints for various tools
- **QSF**: Quartus Settings File for Intel Quartus Prime

## CSV Format

The extension supports flexible CSV formats with the following columns:

```csv
Pin Number, Signal Name, Direction, Voltage, IO Standard, Package, Bank, Comments
A1, clk_100mhz, input, 3.3V, LVCMOS33, BGA484, 15, Main clock input
B2, reset_n, input, 3.3V, LVCMOS33, BGA484, 15, Active-low reset
C3, led[0], output, 3.3V, LVCMOS33, BGA484, 16, Status LED
```

## Configuration

Access extension settings via `File > Preferences > Settings` and search for "FPGA Pin Planner":

- **Default Voltage**: Set default voltage level for new pins
- **Default I/O Standard**: Set default I/O standard
- **Auto Save**: Enable automatic saving of changes
- **Validation Level**: Set validation strictness (strict/moderate/relaxed)
- **Export Format**: Set default export format

## Requirements

- VS Code 1.74.0 or later
- No additional dependencies required

## Release Notes

### 1.0.5 (Latest)
- âœ… **CI/CD Pipeline Enhancement**: Fixed GitHub Actions workflows for improved reliability
- âœ… **Code Quality Improvements**: Achieved zero ESLint warnings with optimized configuration
- âœ… **Test Suite Stability**: All 54 tests now passing consistently
- âœ… **Build Process Optimization**: Enhanced automated build scripts with proper sequencing
- âœ… **Webview Assets**: Updated webview distribution with latest build artifacts

### 1.0.3
- âœ… **Core Updates**: Applied latest user modifications and improvements
- âœ… **Code Enhancements**: Updated service modules and core application logic
- âœ… **Documentation**: Updated README and configuration files
- âœ… **Build Optimization**: Refreshed build process with latest changes

### 1.0.2
- âœ… **Performance Optimization**: Removed BGM audio functionality for improved stability
- âœ… **Code Refactoring**: Streamlined codebase and eliminated unused components
- âœ… **Enhanced UI**: Cleaner interface with better user experience
- âœ… **Bug Fixes**: Resolved audio playback loop issues and improved overall reliability

### 1.0.1
- âœ… **Resizable UI Panels**: Added drag-to-resize functionality for left and right sidebars
- âœ… **Dynamic Bank Groups**: CSV-based automatic bank statistics generation
- âœ… **Improved Canvas Legend**: Parallel display of Bank Groups and Pin Types
- âœ… **Differential Pair Enhancement**: Auto-sorting and visual indicators
- âœ… **Clean Build System**: Automated build scripts for consistent packaging

### 1.0.0
- Initial release
- Basic pin management interface
- CSV import functionality
- XDC, SDC, and QSF export support
- Pin constraint validation
- Context menu integration

## Contributing

This extension is part of the larger FPGA Pin Planner project. Contributions are welcome!

## License

MIT License - see LICENSE file for details.

## Support

For issues, feature requests, or questions:
- Create an issue on the GitHub repository
- Check the documentation for detailed usage instructions

---

**Enjoy managing your FPGA pins with VS Code!** ðŸš€
