# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Mar 10 21:48:20 2019


##### DESIGN INFO #######################################################

Top View:                "Top_0"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                              Requested     Requested     Clock        Clock                   Clock
Clock                                              Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------
COREI2C_COREI2CREAL_Z3|SCLO_int_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     29   
Top_0|PCLK                                         100.0 MHz     10.000        inferred     Inferred_clkgroup_0     289  
=========================================================================================================================
