Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Wed Jun  5 17:58:00 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {jishuqi|clk} [get_ports {clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {jishuqi|clk}]


IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| q[0]         | output            | N15     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| q[1]         | output            | K18     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| q[2]         | output            | J16     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk          | input             | H18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| reset        | input             | K15     | 3.3       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | clk_ibuf            | clkbufg_0         | ntclkbufg_0     | 26         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N36          | N36_25              | 25         
| U1/QD        | U1/Qtemp[3]         | 4          
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| N36          | N36_25             | 1          
+-------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------+
| Net_Name         | Driver                | Fanout     
+--------------------------------------------------------+
| ntclkbufg_0      | clkbufg_0             | 26         
| N36              | N36_25                | 26         
| CLKin            | CLKin                 | 5          
| nt_q[0]          | U1/Qtemp[0]           | 5          
| U1/QD            | U1/Qtemp[3]           | 4          
| nt_q[1]          | U1/Qtemp[1]           | 4          
| CLKcount[0]      | CLKcount[0]           | 4          
| CLKcount[1]      | CLKcount[1]           | 3          
| nt_q[2]          | U1/Qtemp[2]           | 3          
| CLKcount[9]      | CLKcount[9]           | 2          
| CLKcount[10]     | CLKcount[10]          | 2          
| CLKcount[11]     | CLKcount[11]          | 2          
| CLKcount[12]     | CLKcount[12]          | 2          
| CLKcount[13]     | CLKcount[13]          | 2          
| CLKcount[14]     | CLKcount[14]          | 2          
| CLKcount[15]     | CLKcount[15]          | 2          
| CLKcount[16]     | CLKcount[16]          | 2          
| CLKcount[8]      | CLKcount[8]           | 2          
| CLKcount[18]     | CLKcount[18]          | 2          
| CLKcount[19]     | CLKcount[19]          | 2          
| CLKcount[20]     | CLKcount[20]          | 2          
| CLKcount[21]     | CLKcount[21]          | 2          
| CLKcount[22]     | CLKcount[22]          | 2          
| CLKcount[23]     | CLKcount[23]          | 2          
| CLKcount[24]     | CLKcount[24]          | 2          
| CLKcount[6]      | CLKcount[6]           | 2          
| CLKcount[17]     | CLKcount[17]          | 2          
| CLKcount[2]      | CLKcount[2]           | 2          
| CLKcount[5]      | CLKcount[5]           | 2          
| CLKcount[3]      | CLKcount[3]           | 2          
| CLKcount[7]      | CLKcount[7]           | 2          
| CLKcount[4]      | CLKcount[4]           | 2          
| N39[4]           | N14_0_4               | 1          
| N39[5]           | N14_0_5               | 1          
| N39[6]           | N14_0_6               | 1          
| N39[7]           | N14_0_7               | 1          
| N39[8]           | N14_0_8               | 1          
| N39[9]           | N14_0_9               | 1          
| N39[10]          | N14_0_10              | 1          
| N39[11]          | N14_0_11              | 1          
| N39[12]          | N14_0_12              | 1          
| N39[13]          | N14_0_13              | 1          
| N39[14]          | N14_0_14              | 1          
| N39[15]          | N14_0_15              | 1          
| N39[16]          | N14_0_16              | 1          
| N39[17]          | N14_0_17              | 1          
| N39[18]          | N14_0_18              | 1          
| N39[3]           | N14_0_3               | 1          
| N39[20]          | N14_0_20              | 1          
| N39[21]          | N14_0_21              | 1          
| N39[2]           | N14_0_2               | 1          
| N39[23]          | N14_0_23              | 1          
| N39[24]          | N14_0_24              | 1          
| _N15             | N14_0_1               | 1          
| _N16             | N14_0_2               | 1          
| _N17             | N14_0_3               | 1          
| _N18             | N14_0_4               | 1          
| _N19             | N14_0_5               | 1          
| _N20             | N14_0_6               | 1          
| _N21             | N14_0_7               | 1          
| _N22             | N14_0_8               | 1          
| _N23             | N14_0_9               | 1          
| _N24             | N14_0_10              | 1          
| _N25             | N14_0_11              | 1          
| _N26             | N14_0_12              | 1          
| _N27             | N14_0_13              | 1          
| _N28             | N14_0_14              | 1          
| _N29             | N14_0_15              | 1          
| _N30             | N14_0_16              | 1          
| _N31             | N14_0_17              | 1          
| _N32             | N14_0_18              | 1          
| _N33             | N14_0_19              | 1          
| _N34             | N14_0_20              | 1          
| _N35             | N14_0_21              | 1          
| _N36             | N14_0_22              | 1          
| _N37             | N14_0_23              | 1          
| _N65             | N36_5                 | 1          
| _N69             | N36_9                 | 1          
| _N73             | N36_13                | 1          
| _N77             | N36_17                | 1          
| _N81             | N36_21                | 1          
| nt_clk           | clk_ibuf              | 1          
| N39[1]           | N14_0_1               | 1          
| N23              | N23                   | 1          
| N11              | N11                   | 1          
| q[0]             | q_obuf[0]             | 1          
| q[1]             | q_obuf[1]             | 1          
| q[2]             | q_obuf[2]             | 1          
| U1/N31 [0]       | U1/Qtemp[3:0]_inv     | 1          
| U1/N31 [1]       | U1/N31_sum1           | 1          
| U1/N31 [2]       | U1/N31_sum2           | 1          
| U1/N31 [3]       | U1/N31_ac2            | 1          
| N39[22]          | N14_0_22              | 1          
| N39[19]          | N14_0_19              | 1          
+--------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 30       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 240           | 2                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+-----------------------------------------------------------------------------+
| Type       | File Name                                                     
+-----------------------------------------------------------------------------+
| Input      | C:/Users/r9000/project/project/synthesize/jishuqi_syn.adf     
| Output     | C:/Users/r9000/project/project/device_map/jishuqi_map.adf     
|            | C:/Users/r9000/project/project/device_map/jishuqi_dmr.prt     
|            | C:/Users/r9000/project/project/device_map/jishuqi.dmr         
|            | C:/Users/r9000/project/project/device_map/dmr.db              
+-----------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 282 MB
Total CPU time to dev_map completion : 0h:0m:3s
Process Total CPU time to dev_map completion : 0h:0m:3s
Total real time to dev_map completion : 0h:0m:10s
