// FIXME: implement open bus
// FIXME: move unaligned access logic here from CPU
use shared::Shared;

use cpu::Cpu;

use rom::GameRom;

use io::IoReg;

use super::ram::Ram;
use super::{MemoryRead, MemoryUnit, Mmu};

mod bios;
mod save;

use self::bios::Bios;

use self::save::Eeprom;

#[derive(Clone, Copy, PartialEq, Eq, Hash, Debug)]
enum MemoryRange {
    Bios,
    BoardWram,
    ChipWram,
    IoRegister,
    Palette,
    VideoRam,
    ObjectAttr,
    GamePakRom,
    GamePakEe,
    GamePakSram,
    Unused,
}

impl MemoryRange {
    #[inline]
    fn bounds(&self) -> (u32, u32) {
        use self::MemoryRange::*;
        #[cfg_attr(rustfmt, rustfmt_skip)]
        match *self {
            Bios        => (0x00000000, 0x00004000),
            BoardWram   => (0x02000000, 0x02040000),
            ChipWram    => (0x03000000, 0x03008000),
            IoRegister  => (0x04000000, 0x04008004),
            Palette     => (0x05000000, 0x05000400),
            VideoRam    => (0x06000000, 0x06018000),
            ObjectAttr  => (0x07000000, 0x07000400),
            GamePakRom  => (0x08000000, 0x0E000000),
            GamePakEe   => (0x0D000000, 0x0E000000),
            GamePakSram => (0x0E000000, 0x0E010000),
            Unused      => (0x00000000, 0xFFFFFFFF),
        }
    }

    pub fn convert_addr(&self, addr: u32) -> u32 {
        use self::MemoryRange::*;
        match *self {
            Bios => addr,
            BoardWram => addr & 0x3ffff, // mirroring
            ChipWram => addr & 0x7fff,
            IoRegister => {
                if addr & 0xffff == 0x800 {
                    0x800 // only mirrored register
                } else {
                    addr & 0xffffff
                }
            }
            Palette => addr & 0x3ff,
            VideoRam => {
                // Weird mirroring here
                let chunk = addr & 0x1ffff;
                // The upper 64k is two 32k mirrors
                if chunk < 0x18000 {
                    chunk
                } else {
                    chunk - 0x8000
                }
            }
            ObjectAttr => addr & 0x3ff,
            GamePakRom => addr & 0x1ffffff,
            GamePakEe => addr,
            GamePakSram => addr & 0xffff,
            _ => addr - self.bounds().0,
        }
    }

    pub fn match_addr(addr: u32) -> MemoryRange {
        use self::MemoryRange::*;
        use bit_util::extract;
        match extract(addr, 24, 4) {
            0x0 => Bios,
            0x1 => Unused,
            0x2 => BoardWram,
            0x3 => ChipWram,
            0x4 => IoRegister,
            0x5 => Palette,
            0x6 => VideoRam,
            0x7 => ObjectAttr,
            0x8 | 0x9 | 0xA | 0xB | 0xC => GamePakRom,
            0xD => GamePakEe,
            0xE | 0xF => GamePakSram,
            _ => unreachable!(),
        }
    }
}

/// Implements the memory mapping for a GBA system
#[derive(Serialize, Deserialize)]
pub struct Gba<'a> {
    #[serde(skip)]
    pub bios: Bios<'a>,
    pub bram: Ram,
    pub cram: Ram,
    pub pram: Ram,
    pub vram: Ram,
    pub oam: Ram,
    #[serde(skip)]
    pub rom: GameRom,
    pub gram: Ram,

    #[serde(skip)]
    pub io: Shared<IoReg<'a>>,
    pub ee: Eeprom<'a>,

    #[serde(skip)]
    pub cpu: Shared<Cpu<Gba<'a>>>,
}

impl<'a> Gba<'a> {
    pub fn new(rom: GameRom, bios: GameRom, io: Shared<IoReg<'a>>) -> Gba {
        let mut ee = Eeprom::default();
        ee.init(io);
        Gba {
            bios: Bios::new(bios),
            bram: Ram::new(256 * 1024),
            cram: Ram::new(32 * 1024),
            pram: Ram::new(1024),
            vram: Ram::new(128 * 1024),
            oam: Ram::new(1024),
            rom: rom,
            ee: ee,
            gram: Ram::new(64 * 1024),
            io: io,
            cpu: Default::default(),
        }
    }

    pub fn init(&mut self, cpu: Shared<Cpu<Gba<'a>>>) {
        self.cpu = cpu;
        self.bios.init(cpu);
    }

    pub fn get_range(&self, addr: u32) -> Option<(u32, &Mmu)> {
        use self::MemoryRange::*;
        let range = MemoryRange::match_addr(addr);
        let naddr = range.convert_addr(addr);
        match range {
            Bios => Some((naddr, &self.bios)),
            BoardWram => Some((naddr, &self.bram)),
            ChipWram => Some((naddr, &self.cram)),
            IoRegister => Some((naddr, &*self.io)),
            Palette => Some((naddr, &self.pram)),
            VideoRam => Some((naddr, &self.vram)),
            ObjectAttr => Some((naddr, &self.oam)),
            GamePakRom => Some((naddr, &self.rom)),
            GamePakEe => Some((naddr, &self.ee)),
            GamePakSram => Some((naddr, &self.gram)),
            _ => None,
        }
    }

    pub fn get_range_mut(&mut self, addr: u32) -> Option<(u32, &mut Mmu)> {
        use self::MemoryRange::*;
        let range = MemoryRange::match_addr(addr);
        let naddr = range.convert_addr(addr);
        match range {
            Bios => Some((naddr, &mut self.bios)),
            BoardWram => Some((naddr, &mut self.bram)),
            ChipWram => Some((naddr, &mut self.cram)),
            IoRegister => Some((naddr, &mut *self.io)),
            Palette => Some((naddr, &mut self.pram)),
            VideoRam => Some((naddr, &mut self.vram)),
            ObjectAttr => Some((naddr, &mut self.oam)),
            GamePakRom => Some((naddr, &mut self.rom)),
            GamePakEe => Some((naddr, &mut self.ee)),
            GamePakSram => Some((naddr, &mut self.gram)),
            _ => None,
        }
    }

    fn get_open_val(&self) -> u32 {
        // Open value reads the most recent opcode
        let addr = self.cpu.get_prefetch_addr();
        if self.cpu.thumb_mode() {
            let r = self.load16(addr) as u32;
            r | (r << 16)
        } else {
            self.load32(addr)
        }
    }
}

impl<'a> MemoryUnit for Gba<'a> {
    fn load8(&self, addr: u32) -> u8 {
        use self::MemoryRead::*;

        let val = match self.get_range(addr) {
            Some((naddr, mmu)) => mmu.load8(naddr),
            None => {
                warning(addr);
                Open
            }
        };
        let res = match val {
            Value(v) => v,
            Open => (self.get_open_val() << ((addr & 3) * 8)) as u8,
        };
        debug!("load08\t@ {:#010x}: {:#04x}", addr, res);
        res
    }

    fn set8(&mut self, addr: u32, val: u8) {
        debug!("set08\t@ {:#010x}: {:#04x}", addr, val);
        match self.get_range_mut(addr) {
            Some((naddr, mmu)) => mmu.set8(naddr, val),
            None => warning(addr),
        }
    }

    fn load16(&self, addr: u32) -> u16 {
        use self::MemoryRead::*;

        let val = match self.get_range(addr) {
            Some((naddr, mmu)) => mmu.load16(naddr),
            None => {
                warning(addr);
                Open
            }
        };
        let res = match val {
            Value(v) => v,
            Open => (self.get_open_val() << ((addr & 3) * 8)) as u16,
        };
        debug!("load16\t@ {:#010x}: {:#06x}", addr, res);
        res
    }

    fn set16(&mut self, addr: u32, val: u16) {
        debug!("set16\t@ {:#010x}: {:#06x}", addr, val);
        match self.get_range_mut(addr) {
            Some((naddr, mmu)) => mmu.set16(naddr, val),
            None => warning(addr),
        }
    }

    fn load32(&self, addr: u32) -> u32 {
        use self::MemoryRead::*;

        let val = match self.get_range(addr) {
            Some((naddr, mmu)) => mmu.load32(naddr),
            None => {
                warning(addr);
                Open
            }
        };
        let res = match val {
            Value(v) => v,
            Open => self.get_open_val(),
        };
        debug!("load32\t@ {:#010x}: {:#010x}", addr, res);
        res
    }

    fn set32(&mut self, addr: u32, val: u32) {
        debug!("set32\t@ {:#010x}: {:#010x}", addr, val);
        match self.get_range_mut(addr) {
            Some((naddr, mmu)) => mmu.set32(naddr, val),
            None => warning(addr),
        }
    }
}

fn warning(addr: u32) {
    warn!("Access to unmapped memory: {:#010x}", addr);
}
