#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jul 20 18:17:31 2025
# Process ID: 15571
# Current directory: /home/goeun/gitHub/Braille_generator_FPGA/line_buffer
# Command line: vivado
# Log file: /home/goeun/gitHub/Braille_generator_FPGA/line_buffer/vivado.log
# Journal file: /home/goeun/gitHub/Braille_generator_FPGA/line_buffer/vivado.jou
# Running On: goeun-desktop, OS: Linux, CPU Frequency: 3740.230 MHz, CPU Physical cores: 4, Host memory: 16573 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/goeun/gitHub/Braille_generator_FPGA/line_buffer/project_1 -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]
add_files -norecurse /home/goeun/gitHub/Braille_generator_FPGA/line_buffer/line_buffer.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/goeun/gitHub/Braille_generator_FPGA/line_buffer/tb_line_buffer.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_line_buffer.tcl
run all
restart
run all
clear
restart
