Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 25 14:23:11 2019
| Host         : LAPTOP-VKIB3AB9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.899        0.000                      0                 1504        0.152        0.000                      0                 1504        4.500        0.000                       0                   624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.899        0.000                      0                  995        0.152        0.000                      0                  995        4.500        0.000                       0                   624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.169        0.000                      0                  509        0.404        0.000                      0                  509  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.976ns (43.627%)  route 5.138ns (56.373%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.710    13.843    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I1_O)        0.348    14.191 r  L_Hadamard/r_addr_enc_H1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.191    L_Hadamard/r_addr_enc_H10_in[1]
    SLICE_X12Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.447    14.788    L_Hadamard/clk_IBUF_BUFG
    SLICE_X12Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y11         FDCE (Setup_fdce_C_D)        0.077    15.090    L_Hadamard/r_addr_enc_H1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 3.976ns (43.642%)  route 5.135ns (56.358%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.707    13.840    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I1_O)        0.348    14.188 r  L_Hadamard/r_addr_enc_H1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.188    L_Hadamard/r_addr_enc_H10_in[2]
    SLICE_X12Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.447    14.788    L_Hadamard/clk_IBUF_BUFG
    SLICE_X12Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y11         FDCE (Setup_fdce_C_D)        0.081    15.094    L_Hadamard/r_addr_enc_H1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 3.976ns (43.723%)  route 5.118ns (56.277%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.690    13.823    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I1_O)        0.348    14.171 r  L_Hadamard/r_addr_enc_H1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.171    L_Hadamard/r_addr_enc_H10_in[0]
    SLICE_X12Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.447    14.788    L_Hadamard/clk_IBUF_BUFG
    SLICE_X12Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y11         FDCE (Setup_fdce_C_D)        0.079    15.092    L_Hadamard/r_addr_enc_H1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 3.976ns (43.757%)  route 5.111ns (56.243%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.683    13.816    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X12Y12         LUT4 (Prop_lut4_I1_O)        0.348    14.164 r  L_Hadamard/r_addr_enc_H1[5]_i_1/O
                         net (fo=1, routed)           0.000    14.164    L_Hadamard/r_addr_enc_H10_in[5]
    SLICE_X12Y12         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.446    14.787    L_Hadamard/clk_IBUF_BUFG
    SLICE_X12Y12         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X12Y12         FDCE (Setup_fdce_C_D)        0.077    15.089    L_Hadamard/r_addr_enc_H1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 3.976ns (44.074%)  route 5.045ns (55.926%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.618    13.751    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X12Y12         LUT4 (Prop_lut4_I1_O)        0.348    14.099 r  L_Hadamard/r_addr_enc_H1[6]_i_1/O
                         net (fo=1, routed)           0.000    14.099    L_Hadamard/r_addr_enc_H10_in[6]
    SLICE_X12Y12         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.446    14.787    L_Hadamard/clk_IBUF_BUFG
    SLICE_X12Y12         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X12Y12         FDCE (Setup_fdce_C_D)        0.081    15.093    L_Hadamard/r_addr_enc_H1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 3.976ns (44.416%)  route 4.976ns (55.584%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.548    13.681    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I1_O)        0.348    14.029 r  L_Hadamard/r_addr_enc_H2[1]_i_1/O
                         net (fo=1, routed)           0.000    14.029    L_Hadamard/r_addr_enc_H2[1]_i_1_n_0
    SLICE_X13Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.447    14.788    L_Hadamard/clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y11         FDCE (Setup_fdce_C_D)        0.029    15.042    L_Hadamard/r_addr_enc_H2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 3.976ns (44.433%)  route 4.972ns (55.567%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.545    13.678    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X15Y15         LUT4 (Prop_lut4_I1_O)        0.348    14.026 r  L_Hadamard/r_addr_enc_H2[0]_i_1/O
                         net (fo=1, routed)           0.000    14.026    L_Hadamard/r_addr_enc_H2[0]_i_1_n_0
    SLICE_X15Y15         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.444    14.785    L_Hadamard/clk_IBUF_BUFG
    SLICE_X15Y15         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X15Y15         FDCE (Setup_fdce_C_D)        0.032    15.042    L_Hadamard/r_addr_enc_H2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 3.976ns (44.431%)  route 4.973ns (55.569%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.545    13.678    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I1_O)        0.348    14.026 r  L_Hadamard/r_addr_enc_H2[5]_i_1/O
                         net (fo=1, routed)           0.000    14.026    L_Hadamard/r_addr_enc_H2[5]_i_1_n_0
    SLICE_X13Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.447    14.788    L_Hadamard/clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y11         FDCE (Setup_fdce_C_D)        0.031    15.044    L_Hadamard/r_addr_enc_H2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 3.976ns (44.459%)  route 4.967ns (55.541%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.540    13.672    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I1_O)        0.348    14.020 r  L_Hadamard/r_addr_enc_H1[4]_i_1/O
                         net (fo=1, routed)           0.000    14.020    L_Hadamard/r_addr_enc_H10_in[4]
    SLICE_X13Y12         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.446    14.787    L_Hadamard/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y12         FDCE (Setup_fdce_C_D)        0.029    15.041    L_Hadamard/r_addr_enc_H1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 3.976ns (44.458%)  route 4.967ns (55.542%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.556     5.077    L_Hadamard/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  L_Hadamard/n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  L_Hadamard/n_reg[6]/Q
                         net (fo=4, routed)           1.033     6.588    L_Hadamard/n_reg_n_0_[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295     6.883 r  L_Hadamard/r_addr_enc_H2[8]_i_16/O
                         net (fo=1, routed)           0.431     7.313    L_Hadamard/r_addr_enc_H2[8]_i_16_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.437 r  L_Hadamard/r_addr_enc_H2[8]_i_13/O
                         net (fo=1, routed)           0.151     7.589    L_Hadamard/r_addr_enc_H2[8]_i_13_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  L_Hadamard/r_addr_enc_H2[8]_i_11/O
                         net (fo=35, routed)          0.378     8.090    L_Hadamard/r_addr_enc_H2[8]_i_11_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.124     8.214 r  L_Hadamard/r_addr_enc_H2[7]_i_11/O
                         net (fo=14, routed)          0.505     8.719    L_Hadamard/r_addr_enc_H2[7]_i_11_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  L_Hadamard/FSM_sequential_Setat[1]_i_68/O
                         net (fo=1, routed)           0.189     9.032    L_Hadamard/p_1_in[4]
    SLICE_X30Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.627 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.627    L_Hadamard/FSM_sequential_Setat_reg[1]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.744 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.744    L_Hadamard/FSM_sequential_Setat_reg[1]_i_54_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.861    L_Hadamard/FSM_sequential_Setat_reg[1]_i_35_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.978    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.095    L_Hadamard/FSM_sequential_Setat_reg[1]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.561    10.979    L_Hadamard/r_addr_enc_H12[26]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.306    11.285 r  L_Hadamard/FSM_sequential_Setat[1]_i_11/O
                         net (fo=1, routed)           0.000    11.285    L_Hadamard/FSM_sequential_Setat[1]_i_11_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.181    13.015    L_Hadamard/FSM_sequential_Setat_reg[1]_i_2_n_0
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.117    13.132 r  L_Hadamard/r_addr_enc_H1[8]_i_5/O
                         net (fo=18, routed)          0.540    13.673    L_Hadamard/r_addr_enc_H1[8]_i_5_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.348    14.021 r  L_Hadamard/r_addr_enc_H2[2]_i_1/O
                         net (fo=1, routed)           0.000    14.021    L_Hadamard/r_addr_enc_H2[2]_i_1_n_0
    SLICE_X13Y13         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.445    14.786    L_Hadamard/clk_IBUF_BUFG
    SLICE_X13Y13         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.032    15.043    L_Hadamard/r_addr_enc_H2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 L_UART_TX/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/TxD_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.591     1.474    L_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  L_UART_TX/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  L_UART_TX/r_Bit_Index_reg[2]/Q
                         net (fo=3, routed)           0.099     1.714    L_UART_TX/r_Bit_Index_reg_n_0_[2]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  L_UART_TX/TxD_i_2/O
                         net (fo=1, routed)           0.000     1.759    L_UART_TX/TxD_i_2_n_0
    SLICE_X2Y14          FDRE                                         r  L_UART_TX/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.861     1.988    L_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  L_UART_TX/TxD_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.607    L_UART_TX/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 L_RAM_encod/out_enc_T_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.590     1.473    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  L_RAM_encod/out_enc_T_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  L_RAM_encod/out_enc_T_reg[2]/Q
                         net (fo=1, routed)           0.101     1.715    L_UART_TX/r_TX_Data_reg[7]_0[5]
    SLICE_X4Y12          FDRE                                         r  L_UART_TX/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.860     1.987    L_UART_TX/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  L_UART_TX/r_TX_Data_reg[5]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.066     1.554    L_UART_TX/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 L_RAM_encod/out_enc_T_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.117%)  route 0.106ns (42.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.590     1.473    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  L_RAM_encod/out_enc_T_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  L_RAM_encod/out_enc_T_reg[3]/Q
                         net (fo=1, routed)           0.106     1.720    L_UART_TX/r_TX_Data_reg[7]_0[4]
    SLICE_X4Y12          FDRE                                         r  L_UART_TX/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.860     1.987    L_UART_TX/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  L_UART_TX/r_TX_Data_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.070     1.558    L_UART_TX/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 L_RAM_encod/out_enc_T_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.589     1.472    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  L_RAM_encod/out_enc_T_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  L_RAM_encod/out_enc_T_reg[4]/Q
                         net (fo=1, routed)           0.107     1.720    L_UART_TX/r_TX_Data_reg[7]_0[3]
    SLICE_X4Y13          FDRE                                         r  L_UART_TX/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.859     1.986    L_UART_TX/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  L_UART_TX/r_TX_Data_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.070     1.557    L_UART_TX/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 L_RAM_encod/out_enc_H1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/in_enc_H_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.564     1.447    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  L_RAM_encod/out_enc_H1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  L_RAM_encod/out_enc_H1_reg/Q
                         net (fo=2, routed)           0.093     1.704    L_Hadamard/out_enc_H1
    SLICE_X13Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  L_Hadamard/in_enc_H_i_1/O
                         net (fo=1, routed)           0.000     1.749    L_Hadamard/in_enc_H_i_1_n_0
    SLICE_X13Y10         FDRE                                         r  L_Hadamard/in_enc_H_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.834     1.961    L_Hadamard/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  L_Hadamard/in_enc_H_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.091     1.551    L_Hadamard/in_enc_H_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 L_UART_TX/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.586%)  route 0.126ns (40.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.591     1.474    L_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  L_UART_TX/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  L_UART_TX/r_Bit_Index_reg[2]/Q
                         net (fo=3, routed)           0.126     1.741    L_UART_TX/r_Bit_Index_reg_n_0_[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  L_UART_TX/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    L_UART_TX/r_Bit_Index[2]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  L_UART_TX/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.861     1.988    L_UART_TX/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  L_UART_TX/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.091     1.565    L_UART_TX/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Lcontrole/FSM_onehot_setat_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/start_hadamard_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.755%)  route 0.135ns (39.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.558     1.441    Lcontrole/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  Lcontrole/FSM_onehot_setat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.164     1.605 r  Lcontrole/FSM_onehot_setat_reg[1]/Q
                         net (fo=4, routed)           0.135     1.740    Lcontrole/FSM_onehot_setat_reg_n_0_[1]
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  Lcontrole/start_hadamard_i_1/O
                         net (fo=1, routed)           0.000     1.785    Lcontrole/start_hadamard_i_1_n_0
    SLICE_X8Y19          FDCE                                         r  Lcontrole/start_hadamard_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.826     1.953    Lcontrole/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  Lcontrole/start_hadamard_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDCE (Hold_fdce_C_D)         0.121     1.562    Lcontrole/start_hadamard_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Lcontrole/FSM_onehot_setat_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/FSM_onehot_setat_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.404%)  route 0.137ns (39.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.558     1.441    Lcontrole/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  Lcontrole/FSM_onehot_setat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.164     1.605 r  Lcontrole/FSM_onehot_setat_reg[1]/Q
                         net (fo=4, routed)           0.137     1.742    Lcontrole/FSM_onehot_setat_reg_n_0_[1]
    SLICE_X8Y19          LUT4 (Prop_lut4_I1_O)        0.045     1.787 r  Lcontrole/FSM_onehot_setat[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    Lcontrole/FSM_onehot_setat[2]_i_1_n_0
    SLICE_X8Y19          FDCE                                         r  Lcontrole/FSM_onehot_setat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.826     1.953    Lcontrole/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  Lcontrole/FSM_onehot_setat_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDCE (Hold_fdce_C_D)         0.121     1.562    Lcontrole/FSM_onehot_setat_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 L_RAM_encod/out_enc_T_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.597%)  route 0.182ns (56.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.590     1.473    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  L_RAM_encod/out_enc_T_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  L_RAM_encod/out_enc_T_reg[5]/Q
                         net (fo=1, routed)           0.182     1.797    L_UART_TX/r_TX_Data_reg[7]_0[2]
    SLICE_X6Y14          FDRE                                         r  L_UART_TX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.859     1.986    L_UART_TX/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  L_UART_TX/r_TX_Data_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.084     1.571    L_UART_TX/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 L_RAM_encod/maRam_reg[121]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_RAM_encod/maRam_reg[121]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.934%)  route 0.135ns (42.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.563     1.446    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X29Y6          FDPE                                         r  L_RAM_encod/maRam_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  L_RAM_encod/maRam_reg[121]/Q
                         net (fo=7, routed)           0.135     1.722    L_Fbits/maRam[121]
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  L_Fbits/maRam[121]_i_1/O
                         net (fo=1, routed)           0.000     1.767    L_RAM_encod/maRam_reg[121]_0
    SLICE_X29Y6          FDPE                                         r  L_RAM_encod/maRam_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.833     1.960    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X29Y6          FDPE                                         r  L_RAM_encod/maRam_reg[121]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y6          FDPE (Hold_fdpe_C_D)         0.092     1.538    L_RAM_encod/maRam_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20    L_Fbits/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20    L_Fbits/FSM_sequential_setat_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    L_Fbits/FSM_sequential_setat_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    L_Fbits/i_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    L_Fbits/i_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    L_Fbits/i_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    L_Fbits/i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    L_Fbits/i_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    L_Fbits/i_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   L_Hadamard/k_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   L_Hadamard/k_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   L_Hadamard/k_reg[27]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y2    L_RAM_encod/maRam_reg[89]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y2    L_RAM_encod/maRam_reg[94]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y6    L_RAM_encod/maRam_reg[96]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   L_Hadamard/k_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   L_Hadamard/k_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   L_Hadamard/k_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    L_RAM_encod/out_enc_fb_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    L_Fbits/i_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    L_Fbits/i_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    L_Fbits/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    L_Fbits/i_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    L_Fbits/i_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   L_Hadamard/k_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   L_Hadamard/k_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    L_Hadamard/k_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y14   L_Hadamard/n_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y4    L_RAM_encod/maRam_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/j_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.630%)  route 3.834ns (89.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.834     9.432    L_Hadamard/reset_hadamard
    SLICE_X31Y14         FDCE                                         f  L_Hadamard/j_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X31Y14         FDCE                                         r  L_Hadamard/j_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    L_Hadamard/j_reg[11]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/j_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.630%)  route 3.834ns (89.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.834     9.432    L_Hadamard/reset_hadamard
    SLICE_X31Y14         FDCE                                         f  L_Hadamard/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X31Y14         FDCE                                         r  L_Hadamard/j_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    L_Hadamard/j_reg[2]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/j_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.630%)  route 3.834ns (89.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.834     9.432    L_Hadamard/reset_hadamard
    SLICE_X31Y14         FDCE                                         f  L_Hadamard/j_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X31Y14         FDCE                                         r  L_Hadamard/j_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    L_Hadamard/j_reg[6]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/j_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.630%)  route 3.834ns (89.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.834     9.432    L_Hadamard/reset_hadamard
    SLICE_X31Y14         FDCE                                         f  L_Hadamard/j_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X31Y14         FDCE                                         r  L_Hadamard/j_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    L_Hadamard/j_reg[7]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/j_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.630%)  route 3.834ns (89.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.834     9.432    L_Hadamard/reset_hadamard
    SLICE_X31Y14         FDCE                                         f  L_Hadamard/j_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X31Y14         FDCE                                         r  L_Hadamard/j_reg[8]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    L_Hadamard/j_reg[8]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/j_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.630%)  route 3.834ns (89.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.834     9.432    L_Hadamard/reset_hadamard
    SLICE_X31Y14         FDCE                                         f  L_Hadamard/j_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X31Y14         FDCE                                         r  L_Hadamard/j_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    L_Hadamard/j_reg[9]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/w_enable_enc_H_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.456ns (10.900%)  route 3.728ns (89.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.728     9.326    L_Hadamard/reset_hadamard
    SLICE_X31Y8          FDCE                                         f  L_Hadamard/w_enable_enc_H_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.444    14.785    L_Hadamard/clk_IBUF_BUFG
    SLICE_X31Y8          FDCE                                         r  L_Hadamard/w_enable_enc_H_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X31Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.605    L_Hadamard/w_enable_enc_H_reg
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/n_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.611     9.209    L_Hadamard/reset_hadamard
    SLICE_X36Y12         FDPE                                         f  L_Hadamard/n_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.441    14.782    L_Hadamard/clk_IBUF_BUFG
    SLICE_X36Y12         FDPE                                         r  L_Hadamard/n_reg[0]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X36Y12         FDPE (Recov_fdpe_C_PRE)     -0.359    14.576    L_Hadamard/n_reg[0]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/i_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.456ns (11.241%)  route 3.601ns (88.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.601     9.199    L_Hadamard/reset_hadamard
    SLICE_X35Y11         FDCE                                         f  L_Hadamard/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.441    14.782    L_Hadamard/clk_IBUF_BUFG
    SLICE_X35Y11         FDCE                                         r  L_Hadamard/i_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X35Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    L_Hadamard/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/i_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.456ns (11.241%)  route 3.601ns (88.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.621     5.142    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         3.601     9.199    L_Hadamard/reset_hadamard
    SLICE_X35Y11         FDCE                                         f  L_Hadamard/i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         1.441    14.782    L_Hadamard/clk_IBUF_BUFG
    SLICE_X35Y11         FDCE                                         r  L_Hadamard/i_reg[15]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X35Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    L_Hadamard/i_reg[15]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 L_Fbits/Sreset_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_RAM_encod/maRam_reg[213]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.803%)  route 0.188ns (57.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.587     1.470    L_Fbits/clk_IBUF_BUFG
    SLICE_X7Y17          FDPE                                         r  L_Fbits/Sreset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  L_Fbits/Sreset_reg_rep__1/Q
                         net (fo=85, routed)          0.188     1.800    L_RAM_encod/maRam_reg[170]_1
    SLICE_X7Y11          FDPE                                         f  L_RAM_encod/maRam_reg[213]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.862     1.989    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X7Y11          FDPE                                         r  L_RAM_encod/maRam_reg[213]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y11          FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    L_RAM_encod/maRam_reg[213]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 L_Fbits/Sreset_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_RAM_encod/maRam_reg[214]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.803%)  route 0.188ns (57.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.587     1.470    L_Fbits/clk_IBUF_BUFG
    SLICE_X7Y17          FDPE                                         r  L_Fbits/Sreset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  L_Fbits/Sreset_reg_rep__1/Q
                         net (fo=85, routed)          0.188     1.800    L_RAM_encod/maRam_reg[170]_1
    SLICE_X7Y11          FDPE                                         f  L_RAM_encod/maRam_reg[214]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.862     1.989    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X7Y11          FDPE                                         r  L_RAM_encod/maRam_reg[214]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y11          FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    L_RAM_encod/maRam_reg[214]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/FSM_sequential_setat_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.916%)  route 0.221ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.583     1.466    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         0.221     1.828    L_Fbits/reset_hadamard
    SLICE_X6Y20          FDCE                                         f  L_Fbits/FSM_sequential_setat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.853     1.980    L_Fbits/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  L_Fbits/FSM_sequential_setat_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.414    L_Fbits/FSM_sequential_setat_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/FSM_sequential_setat_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.916%)  route 0.221ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.583     1.466    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         0.221     1.828    L_Fbits/reset_hadamard
    SLICE_X6Y20          FDCE                                         f  L_Fbits/FSM_sequential_setat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.853     1.980    L_Fbits/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  L_Fbits/FSM_sequential_setat_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.414    L_Fbits/FSM_sequential_setat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.583     1.466    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         0.214     1.821    L_Fbits/reset_hadamard
    SLICE_X4Y21          FDCE                                         f  L_Fbits/i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.852     1.979    L_Fbits/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  L_Fbits/i_reg[11]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.387    L_Fbits/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.583     1.466    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         0.214     1.821    L_Fbits/reset_hadamard
    SLICE_X4Y21          FDCE                                         f  L_Fbits/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.852     1.979    L_Fbits/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  L_Fbits/i_reg[12]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.387    L_Fbits/i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.583     1.466    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         0.214     1.821    L_Fbits/reset_hadamard
    SLICE_X4Y21          FDCE                                         f  L_Fbits/i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.852     1.979    L_Fbits/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  L_Fbits/i_reg[26]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.387    L_Fbits/i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.583     1.466    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         0.214     1.821    L_Fbits/reset_hadamard
    SLICE_X4Y21          FDCE                                         f  L_Fbits/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.852     1.979    L_Fbits/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  L_Fbits/i_reg[28]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.387    L_Fbits/i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.583     1.466    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         0.214     1.821    L_Fbits/reset_hadamard
    SLICE_X4Y21          FDCE                                         f  L_Fbits/i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.852     1.979    L_Fbits/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  L_Fbits/i_reg[29]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.387    L_Fbits/i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.583     1.466    Lcontrole/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=239, routed)         0.214     1.821    L_Fbits/reset_hadamard
    SLICE_X4Y21          FDCE                                         f  L_Fbits/i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=623, routed)         0.852     1.979    L_Fbits/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  L_Fbits/i_reg[31]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.387    L_Fbits/i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.434    





