$date
	Tue Sep 13 17:04:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! t_y $end
$var wire 1 " t_x $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$scope module my_gate $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1!
1$
#10
0$
1#
#15
0!
1"
1$
#20
0"
0$
0#
#25
1!
1$
#30
0$
1#
#35
0!
1"
1$
