#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 27 13:37:47 2019
# Process ID: 9468
# Current directory: C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/ip_repo/local/ip/rgb2vga_v1_0' will take precedence over the same IP in location c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/ip_repo/rgb2vga_v1_0
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 386.754 ; gain = 59.813
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 479.520 ; gain = 88.754
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/PL_Switch'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_1/system_axis_subset_converter_0_1.dcp' for cell 'system_i/HDMI_OUT/axis_32to24_converter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/HDMI_OUT/hdmi_vid_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/system_ila_0_2.dcp' for cell 'system_i/HDMI_OUT/ila_video_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/system_ila_0_3.dcp' for cell 'system_i/HDMI_OUT/ila_video_out_stream'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1.dcp' for cell 'system_i/HDMI_OUT/rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_1/system_util_vector_logic_0_1.dcp' for cell 'system_i/HDMI_OUT/util_vector_logic_and'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.dcp' for cell 'system_i/HDMI_OUT/util_vector_logic_not'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.dcp' for cell 'system_i/HDMI_OUT/v_tc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0.dcp' for cell 'system_i/TPG/axis_24to32_converter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/system_ila_0_4.dcp' for cell 'system_i/TPG/ila_tpg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.dcp' for cell 'system_i/TPG/v_tpg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/Zynq_system/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/Zynq_system/rst_ps7_0_100M1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2.dcp' for cell 'system_i/Zynq_system/rst_ps7_0_250M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_i/Zynq_system/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1.dcp' for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.dcp' for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/Zynq_system/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0.dcp' for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/Zynq_system/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.dcp' for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/system_ila_0_1.dcp' for cell 'system_i/vdma_in_s2mm/s2mm_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.dcp' for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/system_ila_0_5.dcp' for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0.dcp' for cell 'system_i/vdma_out_mm2s/mm2s_ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/Zynq_system/pix_clk/clk_150_200_150/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/Zynq_system/pix_clk/clk_150_200_150/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: system_i/HDMI_OUT/ila_video_out UUID: f8d57020-fed0-5de3-8ee1-a78486437f9f 
INFO: [Chipscope 16-324] Core: system_i/HDMI_OUT/ila_video_out_stream UUID: 422bdc93-d7a8-5e6e-bb5c-74adfa4487ef 
INFO: [Chipscope 16-324] Core: system_i/TPG/ila_tpg UUID: ee23eafd-a5a9-582e-b9c7-0e5e55b56d9d 
INFO: [Chipscope 16-324] Core: system_i/vdma_in_s2mm/s2mm_ila UUID: 5dc4cc3a-4e01-5918-922a-e2004a959cad 
INFO: [Chipscope 16-324] Core: system_i/vdma_out_mm2s/mm2s_axis_ila UUID: 31e2ae95-d24f-5037-914d-fb07f30a6dd4 
INFO: [Chipscope 16-324] Core: system_i/vdma_out_mm2s/mm2s_ila UUID: 60cad1ba-2881-5d93-abb9-184415267f03 
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/Zynq_system/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/Zynq_system/processing_system7_0/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/PL_Switch/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/PL_Switch/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/PL_Switch/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/PL_Switch/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1520.051 ; gain = 571.387
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/Zynq_system/pix_clk/clk_150_200_150/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_in_s2mm/s2mm_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_in_s2mm/s2mm_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_in_s2mm/s2mm_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_in_s2mm/s2mm_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_250M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_250M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_250M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_250M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_100M1/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_100M1/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_100M1/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/Zynq_system/rst_ps7_0_100M1/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_200M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_150M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/Zynq_system/pix_clk/pix_clk_reset/proc_sys_reset_250M/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'system_i/HDMI_OUT/rgb2dvi/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'system_i/HDMI_OUT/rgb2dvi/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT/ila_video_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT/ila_video_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT/ila_video_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT/ila_video_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT/ila_video_out_stream/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/HDMI_OUT/ila_video_out_stream/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT/ila_video_out_stream/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'system_i/HDMI_OUT/ila_video_out_stream/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_5/ila_v6_2/constraints/ila.xdc] for cell 'system_i/vdma_out_mm2s/mm2s_axis_ila/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/TPG/ila_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/TPG/ila_tpg/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/ila_v6_2/constraints/ila.xdc] for cell 'system_i/TPG/ila_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_ila_0_4/ila_v6_2/constraints/ila.xdc] for cell 'system_i/TPG/ila_tpg/inst'
Parsing XDC File [C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.xdc] for cell 'system_i/TPG/v_tpg/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_tpg_0_0/system_v_tpg_0_0.xdc] for cell 'system_i/TPG/v_tpg/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/HDMI_OUT/v_tc/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/HDMI_OUT/v_tc/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'system_i/HDMI_OUT/rgb2dvi/U0'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'system_i/HDMI_OUT/rgb2dvi/U0'
Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/Zynq_system/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/vdma_out_mm2s/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/HDMI_OUT/hdmi_vid_out/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1524.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 397 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 392 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

48 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1524.992 ; gain = 1045.473
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1524.992 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e813b56c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1524.992 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1606.031 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 53ee4ff7

Time (s): cpu = 00:00:05 ; elapsed = 00:01:43 . Memory (MB): peak = 1606.031 ; gain = 18.316

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 150ea7044

Time (s): cpu = 00:00:09 ; elapsed = 00:01:45 . Memory (MB): peak = 1607.039 ; gain = 19.324
INFO: [Opt 31-389] Phase Retarget created 141 cells and removed 542 cells
INFO: [Opt 31-1021] In phase Retarget, 515 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1311edc6a

Time (s): cpu = 00:00:09 ; elapsed = 00:01:46 . Memory (MB): peak = 1607.039 ; gain = 19.324
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 424 cells
INFO: [Opt 31-1021] In phase Constant propagation, 389 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1bee844ea

Time (s): cpu = 00:00:12 ; elapsed = 00:01:49 . Memory (MB): peak = 1607.039 ; gain = 19.324
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1481 cells
INFO: [Opt 31-1021] In phase Sweep, 2990 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net system_i/HDMI_OUT/rgb2dvi/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net system_i/HDMI_OUT/rgb2dvi/U0/SerialClkIO
INFO: [Opt 31-194] Inserted BUFG system_i/Zynq_system/pix_clk/clk_150_200_150/inst/clk_out1_system_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net system_i/Zynq_system/pix_clk/clk_150_200_150/inst/clk_out1_system_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1a6bec2e8

Time (s): cpu = 00:00:13 ; elapsed = 00:01:50 . Memory (MB): peak = 1607.039 ; gain = 19.324
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 104fdd78e

Time (s): cpu = 00:00:16 ; elapsed = 00:01:53 . Memory (MB): peak = 1607.039 ; gain = 19.324
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c66a41e7

Time (s): cpu = 00:00:16 ; elapsed = 00:01:53 . Memory (MB): peak = 1607.039 ; gain = 19.324
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             141  |             542  |                                            515  |
|  Constant propagation         |              60  |             424  |                                            389  |
|  Sweep                        |               0  |            1481  |                                           2990  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             95  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1607.039 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18b545aa4

Time (s): cpu = 00:00:17 ; elapsed = 00:01:54 . Memory (MB): peak = 1607.039 ; gain = 19.324

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.921 | TNS=-512.623 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 63 newly gated: 0 Total Ports: 96
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: b5745080

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.487 . Memory (MB): peak = 2137.504 ; gain = 0.000
Ending Power Optimization Task | Checksum: b5745080

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2137.504 ; gain = 530.465

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-194] Inserted BUFG system_i/Zynq_system/pix_clk/clk_150_200_150/inst/clk_out1_system_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net system_i/Zynq_system/pix_clk/clk_150_200_150/inst/clk_out1_system_clk_wiz_0_0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst_1 to drive 0 load(s) on clock net system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_1
INFO: [Opt 31-194] Inserted BUFG system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst_1 to drive 0 load(s) on clock net system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_1
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Ending Logic Optimization Task | Checksum: 8f49fac1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.504 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 8f49fac1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2137.504 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2137.504 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 8f49fac1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:02:21 . Memory (MB): peak = 2137.504 ; gain = 612.512
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2137.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 716e016e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2137.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7a6975d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a625a282

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a625a282

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a625a282

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e9a0daeb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-666] Processed cell system_i/vdma_out_mm2s/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2137.504 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2342319d8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b30b8d8d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b30b8d8d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143616b99

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a0112999

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e879cc43

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 114285649

Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12877484d

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16d76ca33

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1acfc2d01

Time (s): cpu = 00:01:16 ; elapsed = 00:01:07 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 121409cd2

Time (s): cpu = 00:01:28 ; elapsed = 00:01:16 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 121409cd2

Time (s): cpu = 00:01:28 ; elapsed = 00:01:17 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9046deeb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 9046deeb

Time (s): cpu = 00:01:38 ; elapsed = 00:01:23 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.972. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1aa28ea50

Time (s): cpu = 00:02:32 ; elapsed = 00:02:18 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1aa28ea50

Time (s): cpu = 00:02:33 ; elapsed = 00:02:18 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aa28ea50

Time (s): cpu = 00:02:33 ; elapsed = 00:02:19 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1aa28ea50

Time (s): cpu = 00:02:33 ; elapsed = 00:02:19 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1eba15709

Time (s): cpu = 00:02:33 ; elapsed = 00:02:19 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eba15709

Time (s): cpu = 00:02:34 ; elapsed = 00:02:19 . Memory (MB): peak = 2137.504 ; gain = 0.000
Ending Placer Task | Checksum: 1364bff89

Time (s): cpu = 00:02:34 ; elapsed = 00:02:19 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 144 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:23 . Memory (MB): peak = 2137.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2137.504 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 2137.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9619f88e ConstDB: 0 ShapeSum: a03206fb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d9e9bd92

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.504 ; gain = 0.000
Post Restoration Checksum: NetGraph: a3ded8fa NumContArr: 360ae498 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d9e9bd92

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d9e9bd92

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d9e9bd92

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2137.504 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e4ea8745

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.977 | TNS=-295.607| WHS=-2.010 | THS=-524.824|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18e25f1c8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.977 | TNS=-231.636| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1e685fa40

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 154ddb5a4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15ec5520a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2643
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.467 | TNS=-457.657| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f7bdb372

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.468 | TNS=-458.861| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d46c226a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1d46c226a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11c451c0c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.454 | TNS=-329.292| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a9aadccf

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a9aadccf

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1a9aadccf

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1640c0c63

Time (s): cpu = 00:01:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.454 | TNS=-326.950| WHS=-0.190 | THS=-0.359 |

Phase 6.1 Hold Fix Iter | Checksum: 1599577db

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 2137.504 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1668efbcb

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.4541 %
  Global Horizontal Routing Utilization  = 15.458 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f079f54d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f079f54d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f304dce1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 2137.504 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2025fb656

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.454 | TNS=-326.950| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2025fb656

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 2137.504 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 245 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 2137.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2137.504 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2137.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
153 Infos, 246 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.465 ; gain = 1.961
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <system_i/vdma_out_mm2s/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/vdma_out_mm2s/axi_vdma_mm2s>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/vdma_in_s2mm/axi_vdma_s2mm>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/HDMI_OUT/hdmi_vid_out/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/HDMI_OUT/hdmi_vid_out>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp2_reg_690_reg input system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp2_reg_690_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_207_cast_reg_695_reg input system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_207_cast_reg_695_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_62_reg_685_reg input system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_62_reg_685_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_705_reg input system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_705_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/system_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p input system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/system_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p input system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/system_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p output system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/system_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p output system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp4_reg_715_reg multiplier stage system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp4_reg_715_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_62_reg_685_reg multiplier stage system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_62_reg_685_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_705_reg multiplier stage system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_705_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_67_reg_710_reg multiplier stage system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_67_reg_710_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/system_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p multiplier stage system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/system_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_23_reg_453_reg multiplier stage system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_23_reg_453_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p multiplier stage system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70/system_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_0/ADDRARDADDR[14] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[10] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_5) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[11] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_4) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[12] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_3) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1 has an input control pin system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_15_reg_432_reg_1/ADDRARDADDR[13] (net: system_i/TPG/v_tpg/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/v_tpg_mac_muladd_OgC_U70_n_2) which is driven by a register (system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 70 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, system_i/vdma_out_mm2s/axi_mm2s_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/vdma_in_s2mm/axi_s2mm_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 68 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/vdma_in_s2mm/axi_vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/vdma_out_mm2s/axi_vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 58 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 405 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2568.270 ; gain = 422.422
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 13:46:20 2019...
