Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 29 23:10:12 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file reports/hls_base_util_hier.rpt
| Design       : myproject
| Device       : xcvu13pfhga2104-3
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                            Instance                                            |                                       Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| myproject                                                                                      |                                                                             (top) |      57304 |      57304 |       0 |    0 | 10297 |      0 |      3 |    0 |         2576 |
|   (myproject)                                                                                  |                                                                             (top) |      14976 |      14976 |       0 |    0 |  3314 |      0 |      3 |    0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_171 | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |       9366 |       9366 |       0 |    0 |  1390 |      0 |      0 |    0 |          714 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_97    |   dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 |      18201 |      18201 |       0 |    0 |  3933 |      0 |      0 |    0 |         1030 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_165 | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |      13145 |      13145 |       0 |    0 |  1319 |      0 |      0 |    0 |          708 |
|   grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config14_0_0_0_0_0_0_fu_207                   |                   dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config14_0_0_0_0_0_0 |       1695 |       1695 |       0 |    0 |   289 |      0 |      0 |    0 |          119 |
|   grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_fu_383                    |                    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s |         33 |         33 |       0 |    0 |    52 |      0 |      0 |    0 |            5 |
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


