{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.1,
        "copper_line_width": 0.2,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "other_line_width": 0.15,
        "silk_line_width": 0.15,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "rules": {
        "min_copper_edge_clearance": 0.0,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0
      },
      "track_widths": [],
      "via_dimensions": []
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "error",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": [
      "DMG_CPU_Cells"
    ]
  },
  "meta": {
    "filename": "dmg_cpu_b.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "ADDRESS_LINES",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(251, 0, 0)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "TEST_NETS",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(111, 255, 247)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A0"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A1"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A10"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A11"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A12"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A13"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A14"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A15"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A2"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A3"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A4"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A5"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A6"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A7"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A8"
      },
      {
        "netclass": "ADDRESS_LINES",
        "pattern": "/APU/A9"
      },
      {
        "netclass": "TEST_NETS",
        "pattern": "/CLOCKS AND RESET/T1T2"
      },
      {
        "netclass": "TEST_NETS",
        "pattern": "/CLOCKS AND RESET/T1~{T2}"
      },
      {
        "netclass": "TEST_NETS",
        "pattern": "/PPU/VRAM INTERFACE/T1~{T2}"
      },
      {
        "netclass": "TEST_NETS",
        "pattern": "/SYS DECODE/T1T2"
      },
      {
        "netclass": "TEST_NETS",
        "pattern": "/SYS DECODE/~{T1}T2"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "Output/",
    "spice_adjust_passive_values": false,
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "e63e39d7-6ac0-4ffd-8aa3-1841a4541b55",
      ""
    ],
    [
      "940c3a2d-5739-4dc1-a8a1-0a69fcf8dab7",
      "SYS DECODE"
    ],
    [
      "e44f9b8d-1c67-4a8e-a0a4-b913edbf1ba9",
      "CPU"
    ],
    [
      "8a09bdff-7804-478f-851e-a560a35862ce",
      "EXT ADDR BUSES"
    ],
    [
      "ae3c3983-a947-4d09-8a51-31d13ee1e876",
      "EXT DATA BUSES"
    ],
    [
      "89003768-5b25-4c22-8af8-96ee45628a34",
      "CLOCKS AND RESET"
    ],
    [
      "f2e15271-7825-42d6-9cdc-f443702105bd",
      "FF00 JOYP & FF60"
    ],
    [
      "1a52ed52-a350-46c1-9a3f-2c4738963a98",
      "FF01-02 SERIAL LINK"
    ],
    [
      "1d671dab-7070-485b-8f55-0effa957e3b0",
      "FF05-07 TIMER"
    ],
    [
      "78bdbedc-2d0f-4dc6-b053-8f321554d6fe",
      "FF0F INT"
    ],
    [
      "b5509746-eb38-4041-8c7c-eec7c41cb666",
      "APU"
    ],
    [
      "4a60e61b-3085-41f0-b3dd-cd5d8a2d3dde",
      "APU DECODE"
    ],
    [
      "66476ff3-6eb8-4ac4-8a74-862cd80f5c4e",
      "FF24 FF25 CH EN & VOL"
    ],
    [
      "121b45f9-ad4a-46d5-ba7e-68d9873f0863",
      "FF26 APU CLOCKS & RESETS"
    ],
    [
      "bdf4895e-b754-482b-bbaa-31e906f0ac9a",
      "CH1 REGS"
    ],
    [
      "c6bf6964-cc09-4f5f-983b-04b1e934bfa4",
      "CH1 SWEEP"
    ],
    [
      "7520375f-56cb-4e8b-bd9d-63153e2d39bd",
      "CHANNEL 1"
    ],
    [
      "344df6f7-5150-4d3e-811c-746a041fc89e",
      "CH2 REGS"
    ],
    [
      "c8460b94-b5e0-441c-8620-488cd1e1b4f5",
      "CHANNEL 2"
    ],
    [
      "db3e776f-4eb2-4143-bbea-a49ae8a25678",
      "CH3 REGS"
    ],
    [
      "9b3a1930-96e0-428c-ae33-40a5220157c7",
      "CH3 WAVE RAM"
    ],
    [
      "9f115f33-d3de-4be8-b5ab-7e9eec02ecad",
      "CH4 REGS"
    ],
    [
      "239d4c7c-864d-4513-b7c8-d1c503bbc5db",
      "CHANNEL 4"
    ],
    [
      "cf4ed335-852c-410a-8a16-5f7d3e0efd9b",
      "PPU"
    ],
    [
      "97ba3b00-e359-4523-9ceb-a0fa21e9dbb4",
      "PPU DECODE & VIDEO CONTROL"
    ],
    [
      "d6671b4d-9c70-4585-9a67-4ec477393e82",
      "VRAM INTERFACE"
    ],
    [
      "fbc9318d-8e75-4064-9af7-600aa483364a",
      "LCD"
    ],
    [
      "8fe7fb5a-d7ef-443f-bafb-4f9b60ab0423",
      "FF41 STAT, FF44 LY & FF45 LYC"
    ],
    [
      "398d0f8e-1da1-4a40-bc1a-e2f938853230",
      "FF42-FF43 BACKGROUND SCROLLING"
    ],
    [
      "f58764b7-5917-4e12-8335-4ecb353d958e",
      "FF4A-FF4B WINDOW DETECTION"
    ],
    [
      "e124ffe6-0ded-4d68-b697-1cb21acaa856",
      "BG & WIN CYCLES"
    ],
    [
      "b6757b5f-4086-4843-89b2-3a5e10537262",
      "BG PIXEL SHIFTER"
    ],
    [
      "9ee215c4-c338-4edf-b63a-3d12af596dae",
      "FF46 DMA"
    ],
    [
      "d32e852e-32aa-43ab-86d0-61406ce5940a",
      "OAM"
    ],
    [
      "423a1380-9c27-41c7-8bd1-4a10b9334dc5",
      "OAM MEMORIES"
    ],
    [
      "970ab005-739e-432b-963e-24ee1a13020c",
      "SPRITE Y COMPARATOR"
    ],
    [
      "b9640dd7-4214-4ac2-8414-904565ea4152",
      "SPRITE CONTROL"
    ],
    [
      "a2664e87-43bc-4869-848a-a71eac091233",
      "SPRITE X PRIORITY"
    ],
    [
      "a31a0509-33a1-4806-8bdf-0c1bf7508eb0",
      "SPRITE STORE 0-4"
    ],
    [
      "223558bc-fefa-43a9-8a9b-3643a453e0cd",
      "SPRITE STORE 5-9"
    ],
    [
      "fb72bbb6-7fd5-4ff6-88ec-fc640e4dc68f",
      "SPRITE X MATCHERS 0-4"
    ],
    [
      "f75bcd90-1b96-470a-988b-ce3aa967be67",
      "SPRITE X MATCHERS 5-9"
    ],
    [
      "3af27380-4964-48f1-8a06-894957115513",
      "SPRITE X MATCH TOP"
    ],
    [
      "ed34662e-97cf-4bfe-a7ab-ffc87b04e01b",
      "SP PIXEL SHIFTER"
    ],
    [
      "8e4f5716-d8d1-42c3-8640-d5fca0d53024",
      "FF47-FF49 PALETTES"
    ],
    [
      "15383592-65eb-42e1-8c01-24762d458954",
      "PIXEL MUX"
    ]
  ],
  "text_variables": {}
}
