                                                                                                                                      Two ADCs, One DAC,
                                                                                                          Low Power Codec with Audio DSPs
Data Sheet                                                                                                                                               ADAU1788
FEATURES                                                                                                      GENERAL DESCRIPTION
Programmable FastDSP audio processing engine                                                                  The ADAU1788 is a codec with two inputs and one output that
    Up to 768 kHz sample rate                                                                                 incorporates two digital signal processors (DSPs). The path
    Biquad filters, limiters, volume controls, mixing                                                         from the analog input to the DSP core to the analog output is
28-bit SigmaDSP audio processing core                                                                         optimized for low latency and is ideal for noise cancelling
    Visually programmable using SigmaStudio                                                                   headsets. With the addition of just a few passive components,
    Up to 50 MIPS performance
                                                                                                              the ADAU1788 provides a noise cancelling headphone solution.
Low latency, 24-bit ADCs and DAC
    96 dB SNR (signal through PGA and ADC with                                                                Note that throughout this data sheet, multifunction pins, such
        A-weighted filter)                                                                                    as BCLK_0/MP1, are referred to either by the entire pin name
    105 dB combined SNR (signal through DAC and headphone                                                     or by a single function of the pin, for example, BCLK_0, when
        with A-weighted filter)                                                                               only that function is relevant.
Serial port fSYNC frequency from 8 kHz to 768 kHz
5 μs group delay (fS = 768 kHz) analog in to analog out
2 single-ended analog inputs, configurable as microphone
    or line inputs
4 digital microphone inputs
1 analog differential audio output, configurable as either
    line output or headphone driver
PLL supporting any input clock rate from 30 kHz to 27 MHz
Full-duplex, 4-channel ASRCs
16-channel serial audio port supporting I2S, left justified, or
    up to TDM16
8 interpolators and 8 decimators with flexible routing
Power supplies
    Analog AVDD at 1.8 V typical
    Digital I/O IOVDD at 1.1 V to 1.98 V
    Digital DVDD at 0.9 V typical
Low power (8.030 mW for typical power consumption)
I2C and SPI control interfaces
Flexible GPIO
42-ball, 0.35 mm pitch, 2.695 mm × 2.320 mm WLCSP
APPLICATIONS
Noise cancelling handsets, headsets, and headphones
Bluetooth ANC handsets, headsets, and headphones
Personal navigation devices
Digital still and video cameras
Musical instrument effect processors
Multimedia speaker systems
Smartphones
Rev. 0                                                                     Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
                                                                                                             One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.          Tel: 781.329.4700         ©2019 Analog Devices, Inc. All rights reserved.
Trademarks and registered trademarks are the property of their respective owners.                            Technical Support                                    www.analog.com


ADAU1788                                                                                                                                                                                       Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1               PDM Outputs.............................................................................. 39
Applications ....................................................................................... 1                  ASRCs .......................................................................................... 39
General Description ......................................................................... 1                         Interpolation and Decimation Blocks ..................................... 40
Revision History ............................................................................... 5                      Signal Levels ................................................................................ 40
Functional Block Diagram .............................................................. 6                           FastDSP Core .................................................................................. 41
Specifications..................................................................................... 7                   Instructions ................................................................................. 41
  Analog Performance Specifications ........................................... 7                                       Filter Precision ............................................................................ 41
  Crystal Amplifier Specifications ................................................. 9                                  Flags and Conditional Execution ............................................. 41
  Digital Input and Output Specifications ................................... 9                                         Input Sources .............................................................................. 41
  Power Supply Specifications...................................................... 10                                  Power and Run Control ............................................................. 42
  Power-Down Current ................................................................ 10                                Data Memory .............................................................................. 42
  Typical Power Consumption..................................................... 11                                     Parameters ................................................................................... 42
  Digital Filters ............................................................................... 12                    Parameter Bank Switching ........................................................ 42
  Digital Timing Specifications ................................................... 13                                  Parameter Bank Copying .......................................................... 42
Absolute Maximum Ratings.......................................................... 17                                   Parameter Memory Access ........................................................ 43
  Thermal Resistance .................................................................... 17                            FastDSP Parameter Safeload ..................................................... 43
  ESD Caution ................................................................................ 17                   SigmaDSP Core ............................................................................... 44
Pin Configuration and Function Descriptions ........................... 18                                              Signal Processing Details........................................................... 44
Typical Performance Characteristics ........................................... 21                                      Read/Write Data Formats ......................................................... 45
System Block Diagram ................................................................... 28                             Software Safeload ....................................................................... 46
Theory of Operation ...................................................................... 29                           FastDSP Safeload ........................................................................ 46
System Clocking and Power-Up ................................................... 30                                 Program RAM, Parameter RAM, and Data RAM ..................... 47
  Power-Down Operation and Options ..................................... 30                                             Program RAM ............................................................................ 47
  Example ADC to DAC Power-up ............................................. 31                                          Parameter RAM .......................................................................... 47
  DVDD LDO Regulator .............................................................. 31                                  Data RAM ................................................................................... 47
  Clock Initialization ..................................................................... 31                     Power Saving Options .................................................................... 48
  PLL................................................................................................ 32                ADC Bias Current Control ....................................................... 48
  Multichip Phase Synchronization ............................................ 33                                       DAC Bias Current Control ........................................................ 48
  Clock Output............................................................................... 33                        DAC Low Power Modes ............................................................ 48
  Power Supply Sequencing ......................................................... 33                                  PLL Bypass .................................................................................. 48
Signal Routing ................................................................................. 34                     SigmaDSP Clock Speed Control............................................... 49
Input Signal Paths ........................................................................... 35                       Asynchronous Sample Rate Converters Low Power Modes. 49
  Analog Inputs .............................................................................. 35                   Control Port .................................................................................... 50
  Digital Microphone Inputs ........................................................ 36                                 Burst Mode Communication .................................................... 50
  ADCs ............................................................................................ 37                  Reading and Writing to Memories .......................................... 51
Output Signal Paths ........................................................................ 38                         I2C Port ........................................................................................ 51
  Analog Outputs........................................................................... 38                          SPI Port ........................................................................................ 54
  DAC .............................................................................................. 38                 Multipurpose Pins ...................................................................... 55
                                                                                                   Rev. 0 | Page 2 of 226


Data Sheet                                                                                                                                                                                       ADAU1788
Serial Data Port ................................................................................56                    PGA Channel 0 Gain Control MSBs, Mute, Boost, and Slew
Applications Information ...............................................................58                             Register ......................................................................................... 84
  Power Supply Bypass Capacitors ...............................................58                                     PGA Channel 0 Gain Control LSBs Register .......................... 84
  Layout ...........................................................................................58                 PGA Channel 1 Gain Control MSBs, Mute, Boost, and Slew
                                                                                                                       Register ......................................................................................... 85
  Grounding ....................................................................................58
                                                                                                                       PGA Channel 1 Gain Control LSBs Register .......................... 85
  PCB Stackup ................................................................................58
                                                                                                                       PGA Slew Rate and Gain Link Register ................................... 86
Register Summary ...........................................................................59
                                                                                                                       Microphone Bias Level and Current Register ......................... 86
Register Details ................................................................................66
                                                                                                                       DMIC Clock Rate Control Register.......................................... 87
  Analog Devices Vendor ID Register .........................................66
                                                                                                                       Digital Microphone Channel 0 and Channel 1 Rate, Order,
  Device ID Registers.....................................................................66
                                                                                                                       Mapping, and Edge Control Register ....................................... 88
  Revision Code Register ..............................................................66
                                                                                                                       Digital Microphone Channel 2 and Channel 3 Rate, Order,
  ADC, DAC, and Headphone Power Controls Register..........67                                                          Mapping, and Edge Control Register ....................................... 89
  PLL, Microphone Bias, and PGA Power Controls Register .......67                                                      DMIC Volume Options Register............................................... 90
  Digital Microphone Power Controls Register .........................68                                               Digital Microphone Channel Mute Controls Register........... 90
  Serial Port, PDM Output, and Digital Microphone Clock                                                                Digital Microphone Channel 0 Volume Control Register ..... 91
  Power Controls Register .............................................................69
                                                                                                                       Digital Microphone Channel 1 Volume Control Register ..... 92
  DSP Power Controls Register ....................................................70
                                                                                                                       Digital Microphone Channel 2 Volume Control Register ..... 93
  ASRC Power Controls Register .................................................70
                                                                                                                       Digital Microphone Channel 3 Volume Control Register ..... 94
  Interpolator Power Controls Register ......................................72
                                                                                                                       DAC Sample Rate, Filtering, and Power Controls Register... 95
  Decimator Power Controls Register .........................................73
                                                                                                                       DAC Volume Lunk, High-Pass Filter, and Mute Controls
  State Retention Controls Register .............................................74                                    Register ......................................................................................... 96
  Chip Power Control Register.....................................................75                                   DAC Channel 0 Volume Register ............................................. 97
  Clock Control Register ...............................................................76                             DAC Channel 0 Routing Register ............................................. 98
  PLL Input Divider Register ........................................................76                                Headphone Control Register ..................................................... 99
  PLL Feedback Integer Divider (MSBs) Register .....................77                                                 Fast to Slow Decimator Sample Rates Channel 0 and Channel 1
  PLL Feedback Integer Divider (LSBs) Register .......................77                                               Register........................................................................................100
  PLL Fractional Numerator Value (MSBs) Register ................77                                                    Fast to Slow Decimator Sample Rates Channel 2 and Channel 3
                                                                                                                       Register........................................................................................101
  PLL Fractional Numerator Value (LSBs) Register ..................77
                                                                                                                       Fast to Slow Decimator Sample Rates Channel 4 and Channel 5
  PLL Fractional Denominator (MSBs) Register .......................78
                                                                                                                       Register........................................................................................101
  PLL Fractional Denominator (LSBs) Register.........................78
                                                                                                                       Fast to Slow Decimator Sample Rates Channel 6 and Channel 7
  PLL Update Register ...................................................................78                            Register........................................................................................102
  ADC Sample Rate Control Register .........................................79                                         Fast to Slow Decimator Channel 0 Input Routing Register .....103
  ADC IBIAS Controls Register .......................................................79                                Fast to Slow Decimator Channel 1 Input Routing Register .....104
  ADC High-Pass Filter Control Register ...................................80                                          Fast to Slow Decimator Channel 2 Input Routing Register .....105
  ADC Mute and Compensation Control Register ...................80                                                     Fast to Slow Decimator Channel 3 Input Routing Register .....106
  Analog Input Precharge Time Register ....................................81                                          Fast to Slow Decimator Channel 4 Input Routing Register .....108
  ADC Channel Mutes Register ...................................................82                                     Fast to Slow Decimator Channel 5 Input Routing Register .....109
  ADC Channel 0 Volume Control Register ..............................82                                               Fast to Slow Decimator Channel 6 Input Routing Register ..... 110
  ADC Channel 1 Volume Control Register ..............................83                                               Fast to Slow Decimator Channel 7 Input Routing Register ..... 112
                                                                                                  Rev. 0 | Page 3 of 226


ADAU1788                                                                                                                                                                                                Data Sheet
 Slow to Fast Interpolator Sample Rates Channel 0/Channel 1                                                                FastDSP Modulo N Counter for Lower Rate Conditional
 Register ...................................................................................... 113                       Execution Register ................................................................... 146
 Slow to Fast Interpolator Sample Rates Channel 2/Channel 3                                                                FastDSP Generic Conditional Execution Registers ............. 147
 Register ...................................................................................... 114                       FastDSP Safeload Address Register ........................................ 148
 Slow to Fast Interpolator Sample Rates Channel 4/Channel 5                                                                FastDSP Safeload Parameter 0 Value Registers .................... 148
 Register ...................................................................................... 115
                                                                                                                           FastDSP Safeload Parameter 1 Value Registers .................... 149
 Slow to Fast Interpolator Sample Rates Channel 6/Channel 7
                                                                                                                           FastDSP Safeload Parameter 2 Value Registers .................... 150
 Register ...................................................................................... 116
                                                                                                                           FastDSP Safeload Parameter 3 Value Registers .................... 151
 Slow to Fast Interpolator Channel 0 Input Routing Register
 ..................................................................................................... 117                 FastDSP Safeload Parameter 4 Value Registers .................... 152
 Slow to Fast Interpolator Channel 1 Input Routing Register                                                                FastDSP Safeload Update Register ......................................... 153
 ..................................................................................................... 119                 SigmaDSP Frame Rate Source Select Register...................... 153
 Slow to Fast Interpolator Channel 2 Input Routing Register                                                                SigmaDSP Run Register .......................................................... 154
 ..................................................................................................... 120
                                                                                                                           SigmaDSP Watchdog Controls Register ................................ 154
 Slow to Fast Interpolator Channel 3 Input Routing Register
                                                                                                                           SigmaDSP Watchdog Value Registers .................................... 154
 ..................................................................................................... 122
                                                                                                                           SigmaDSP Modulo Data Memory Start Position Registers..... 155
 Slow to Fast Interpolator Channel 4 Input Routing Register
 ..................................................................................................... 124                 SigmaDSP Fixed Frame Rate Divisor Registers ................... 156
 Slow to Fast Interpolator Channel 5 Input Routing Register                                                                SigmaDSP Set Interrupts Register .......................................... 156
 ..................................................................................................... 126                 Multipurpose Pin 0/Pin 1 Mode Select Register .................. 157
 Slow to Fast Interpolator Channel 6 Input Routing Register                                                                Multipurpose Pin 2/Pin 3 Mode Select Register .................. 158
 ..................................................................................................... 128
                                                                                                                           Multipurpose Pin 4/Pin 5 Mode Select Register .................. 159
 Slow to Fast Interpolator Channel 7 Input Routing Register
                                                                                                                           Multipurpose Pin 6/Pin 7 Mode Select Register .................. 160
 ..................................................................................................... 130
                                                                                                                           Multipurpose Pin 8/Pin 9 Mode Select Register .................. 161
 Input ASRC Control, Source, and Rate Selection Register ...... 132
                                                                                                                           Multipurpose Pin 10 Mode Select Register .......................... 162
 Input ASRC Channel 0 and Channel 1 Input Routing Register
 ..................................................................................................... 133                 General-Purpose Input Debounce Control and Master Clock
                                                                                                                           Output Rate Selection Register............................................... 162
 Input ASRC Channel 2 and Channel 3 Input Routing Register
 ..................................................................................................... 134                 General-Purpose Outputs Control Pin 0 to Pin 7 Register ..... 163
 Output ASRC Control Register .............................................. 135                                           General-Purpose Outputs Control Pins 8 to Pin 10 Register
                                                                                                                           ..................................................................................................... 164
 Output ASRC Channel 0 Input Routing Register ................ 136
                                                                                                                           FSYNC_0 Pin Controls Register ............................................ 165
 Output ASRC Channel 1 Input Routing Register ................ 137
                                                                                                                           BCLK_0 Pin Controls Register............................................... 166
 Output ASRC Channel 2 Input Routing Register ................ 139
                                                                                                                           SDATAO_0 Pin Control Register ........................................... 166
 Output ASRC Channel 3 Input Routing Register ................ 140
                                                                                                                           SDATAI_0 Pin Controls Register ........................................... 167
 FastDSP Run Register .............................................................. 141
                                                                                                                           MP3 Pin Controls Register ..................................................... 168
 FastDSP Current Bank and Bank Ramping Controls Register
 ..................................................................................................... 142                 MP4 Pin Controls Register ..................................................... 169
 FastDSP Bank Ramping Stop Point Register ........................ 143                                                     MP5 Pin Controls Register ..................................................... 170
 FastDSP Bank Copying Register............................................. 144                                            MP6 Pin Controls Register ..................................................... 171
 FastDSP Frame Rate Source Register ..................................... 145                                              DMIC_CLK0 Pin Controls Register ...................................... 172
 FastDSP Fixed Rate Division MSBs Register ........................ 145                                                    DMIC_CLK1 Pin Controls Register ...................................... 173
 FastDSP Fixed Rate Division LSBs Register .......................... 146                                                  DMIC01 Pin Controls Register .............................................. 174
                                                                                                                           DMIC23 Pin Controls Register .............................................. 175
                                                                                                      Rev. 0 | Page 4 of 226


Data Sheet                                                                                                                                                                      ADAU1788
  SDA/MISO Pin Controls Register ......................................... 175                                Serial Port 0 Output Routing Slot 3 Register.........................199
  IRQ Signaling and Clearing Register..................................... 176                                Serial Port 0 Output Routing Slot 4 Register.........................201
  IRQ1 Masking Registers .......................................................... 177                       Serial Port 0 Output Routing Slot 5 Register.........................202
  IRQ2 Masking Registers .......................................................... 180                       Serial Port 0 Output Routing Slot 6 Register.........................204
  Chip Resets Register ................................................................ 182                   Serial Port 0 Output Routing Slot 7 Register.........................205
  FastDSP Current Lambda Register ........................................ 183                                Serial Port 0 Output Routing Slot 8 Register.........................207
  Chip Status 1 Register .............................................................. 184                   Serial Port 0 Output Routing Slot 9 Register.........................208
  Chip Status 2 Register .............................................................. 184                   Serial Port 0 Output Routing Slot 10 Register ......................210
  General-Purpose Input Read 0 to Input Read 7 Register ... 185                                               Serial Port 0 Output Routing Slot 11 Register....................... 211
  General-Purpose Input Read 8 to Input Read 10 Register ...... 186                                           Serial Port 0 Output Routing Slot 12 Register ......................213
  DSP Status Register .................................................................. 186                  Serial Port 0 Output Routing Slot 13 Register ......................214
  IRQ1 Status 1 Register ............................................................. 187                    Serial Port 0 Output Routing Slot 14 Register ......................216
  IRQ1 Status 2 Register ............................................................. 188                    Serial Port 0 Output Routing Slot 15 Register ......................217
  IRQ1 Status 3 Register ............................................................. 189                    PDM Sample Rate and Filtering Control Register ...............219
  IRQ2 Status 1 Register ............................................................. 190                    PDM Muting, High-Pass, and Volume Options Register ....220
  IRQ2 Status 2 Register ............................................................. 191                    PDM Output Channel 0 Volume Register .............................221
  IRQ2 Status 3 Register ............................................................. 192                    PDM Output Channel 1 Volume Register .............................222
  Serial Port 0 Control 1 Register.............................................. 193                          PDM Output Channel 0 Routing Register ............................222
  Serial Port 0 Control 2 Register.............................................. 194                          PDM Output Channel 1 Routing Register ............................224
  Serial Port 0 Output Routing Slot 0 (Left) Register ............. 195                                   Outline Dimensions ......................................................................226
  Serial Port 0 Output Routing Slot 1 (Right) Register .......... 196                                         Ordering Guide .........................................................................226
  Serial Port 0 Output Routing Slot 2 Register ........................ 198
REVISION HISTORY
8/2019—Revision 0: Initial Version
                                                                                         Rev. 0 | Page 5 of 226


ADAU1788                                                                                                                                                                                                                                                         Data Sheet
FUNCTIONAL BLOCK DIAGRAM
                                                                                                                                                         XTALI/MCLKIN
                                          REG_EN   DVDD   AVDD                AVDD                  HPVDD            IOVDD                                              XTALO
                                                                                                                                 CM
                                                                                                                                                                                             BCLK_0
  MICBIAS0        MICROPHONE                                                                                                                                                                                                         MASTER
                      BIAS                         LDO                                                              CM                                                              FSYNC_0                                          CLOCK
  MICBIAS1        GENERATOR                                                                                                                                                                                                  PLL
                                                                                                                 GENERATOR                                 CLK
                                                                                                                                                        OSCILATOR
                                                                                     SAI_0                                                               SAI_0                                                                     SAI_0
                                                                                                                                                                                                                                    ADC
                      PGA          ADC                                                    ADC                                                                  ADC                                                                                                   HPOUTP0/
      AIN0                                    DECIMATION                                                                                                                                                                                                             LOUTP0
                                                8kHz TO   2   DMIC                                                       SigmaDSP 16    DMIC                                       FastDSP    16 ASRCI                                               DAC    HP
                                                                                                                                                                                     64                                                     ROUTE                    HPOUTN0/
                                                768kHz   ADC ASRCI                                                        50 MIPs                                               INSTRUCTIONS FDSP FDSP
                                                                                                                                  SDSP ASRCI                                                                                                                         LOUTN0
                      PGA          ADC          OUTPUT
      AIN1                                                                                                                                                                                                                         SDSP
                                                                                     FDSP                                                                SDSP
                                                                                                                                                                            INPUT                                                                  OUTPUT
                                                                                                                     SAI_0                               4              ASYNCHRONOUS   4                                                    4   ASYNCHRONOUS   4
                                                                                                                                                ROUTE                    SAMPLE RATE                                               ROUTE         SAMPLE RATE
                                                                                                                                                                          CONVERTER  ASRCI                                                        CONVERTER  ASRCO
                                                                               ROUTE
DMIC_CLK0/
                                                                                                                         SAI_0
      MP7                             DIGITAL                                    16
                                   MICROPHONE                                                               16
DMIC_CLK1/
      MP8                          DECIMATION  4
                                     8kHz TO
   DMIC01/                            768kHz                     SERIAL AUDIO PORT 0                                                                                                I2C OR SPI
      MP9                                     DMIC
                                     OUTPUT                       MASTER OR SLAVE                                                                                                 CONTROL PORT
   DMIC23/
     MP10                                                                                                                                                                                                                                           ADAU1788
                                                                                                                                                                                                            SCL/SCLK   SDA/MISO
              HPGND
                            AGND   AGND
                                                                                      FSYNC_0/MP0                                SDATAI_0/MP2
                                                                 BCLK_0/MP1                                  SADATAO_0                                                                         ADDR1/MOSI
                                                                                                                                                                                                                                           PD
                                                                                                                                                                                  ADDR0/SS
                                          DGND
NOTES
1. SAI_0 IS THE SERIAL AUDIO INTERFACE 0.
2. DMIC IS THE DIGITAL MICROPHONE.
3. ASRCI IS THE INPUT ASYNCHRONOUS SAMPLE RATE CONVERTER.
4. ASRCO IS THE OUTPUT ASYNCHRONOUS SAMPLE RATE CONVERTER.
                                                                                                                                                                                                                                                                                20534-001
5. FDSP IS FastDSP.
6. SDSP IS SigmaDSP.
                                                                                                                                                      Figure 1.
                                                                                                                                                Rev. 0 | Page 6 of 226


Data Sheet                                                                                                         ADAU1788
SPECIFICATIONS
Master clock input = 24.576 MHz, serial input sample rate = 48 kHz, measurement bandwidth = 20 Hz to 20 kHz, word width = 24 bits,
ambient temperature (TA) = 25°C, and line output load = 10 kΩ, unless otherwise noted.
ANALOG PERFORMANCE SPECIFICATIONS
Supply voltages AVDD = IOVDD = 1.8 V and DVDD = 0.9 V, unless otherwise noted.
Table 1.
Parameter                                   Test Conditions/Comments                      Min         Typ         Max       Unit
ANALOG-TO-DIGITAL CONVERTERS (ADCs)
  ADC Resolution                            All ADCs                                                  24                    Bits
  Digital Gain Step                                                                                   0.375                 dB
  Digital Gain Range                                                                      −71                     +24       dB
INPUT RESISTANCE
  Single-Ended Line Input                                                                             14.3                  kΩ
  Programmable Gain Amplifier (PGA)         0 dB gain                                                 20.26                 kΩ
     Inputs
                                            32 dB gain                                                0.97                  kΩ
SINGLE-ENDED LINE INPUT                     PGAx_EN = 0, PGAx_BOOST = 0,
                                            PGAx_SLEW_DIS = 1
  Full-Scale Input Voltage                  0 dBFS                                                    0.49                  V rms
                                            0 dBFS                                                    1.38                  V p-p
  Dynamic Range 1                           20 Hz to 20 kHz, −60 dB input
     With A-Weighted Filter (RMS)                                                                     97                    dB
     With Flat 20 Hz to 20 kHz Filter                                                                 94                    dB
  Signal-to-Noise Ratio (SNR) 2
     With A-Weighted Filter (RMS)                                                                     98                    dB
     With Flat 20 Hz to 20 kHz Filter                                                                 96                    dB
  Interchannel Gain Mismatch                                                                          40                    mdB
  Total Harmonic Distortion + Noise         20 Hz to 20 kHz, −1 dB full-scale output
     (THD + N) Level
                                                                                                      −90                   dBFS
  Offset Error                                                                                        ±0.1                  mV
  Gain Error                                                                                          ±0.2                  dB
  Interchannel Isolation                    CM capacitor = 10 μF                                      100                   dB
  Power Supply Rejection Ratio (PSRR)       CM capacitor = 10 μF
                                            100 mV p-p at 1 kHz                                       60                    dB
                                            100 mV p-p at 10 kHz                                      40                    dB
SINGLE-ENDED PGA INPUT                      PGAx_EN = 1, PGA_x_BOOST = 0
  Full-Scale Input Voltage                                                                            0.49                  V rms
                                            0 dBFS                                                    1.38                  V p-p
  Dynamic Range1                            20 Hz to 20 kHz, −60 dB input
     With A-Weighted Filter (RMS)                                                                     96                    dB
     With Flat 20 Hz to 20 kHz Filter                                                                 94                    dB
  THD + N Level                             20 Hz to 20 kHz, −1 dBFS output                           −88                   dBFS
  SNR2
     With A-Weighted Filter (RMS)                                                                     96                    dB
     With Flat 20 Hz to 20 kHz Filter                                                                 94                    dB
  PGA Gain Variation                        Standard deviation
     With 0 dB Setting                                                                                0.05                  dB
     With 35.25 dB Setting                                                                            0.15                  dB
                                                           Rev. 0 | Page 7 of 226


ADAU1788                                                                                        Data Sheet
Parameter                             Test Conditions/Comments                        Min Typ   Max   Unit
  PGA Boost                           PGA_x_BOOST                                         10          dB
  Interchannel Gain Mismatch                                                              0.005       dB
  Offset Error                                                                            0           mV
  Gain Error                                                                              ±0.2        dB
  Interchannel Isolation                                                                  83          dB
  PSRR                                CM capacitor = 10 μF, 100 mV p-p at 1 kHz           70          dB
                                      100 mV p-p at 1 kHz                                 49          dB
MICROPHONE BIAS                       MBIASx_EN = 1, 1 µF load
  Bias Voltage
                                      MBIASx_LEVEL = 1                                    1.18        V
                                      MBIASx_LEVEL = 0                                    1.63        V
  Bias Current Source                                                                           2     mA
  Output Impedance                                                                        1           Ω
  MICBIASx Isolation                  MBIASx_LEVEL = 0                                    95          dB
                                      MBIASx_LEVEL = 1                                    99          dB
  Noise 3                             AVDD = 1.8 V, 20 Hz to 20 kHz, A-weighted
                                      MBIASx_LEVEL = 0                                    3.5         µV
                                      MBIASx_LEVEL = 1                                    3.5         µV
CONVERTERS DIGITAL
  Internal Converter Resolution       All digital-to-analog converters (DAC)/ADCs         24          Bits
  Digital Gain
     Step                                                                                 0.375       dB
     Range                                                                            −71       +24   dB
     Ramp Rate                                                                            4.5         dB/ms
DAC DIFFERENTIAL OUTPUT               Differential operation
  Full-Scale Output Voltage           0 dBFS to DAC                                       1.0         V rms
  Dynamic Range1                      Line output mode, 20 Hz to 20 kHz, −60 dB input
     With A-Weighted Filter (RMS)                                                         105         dB
     With Flat 20 Hz to 20 kHz Filter                                                     102         dB
  SNR2                                Line output mode, 20 Hz to 20 kHz
     With A-Weighted Filter (RMS)                                                         105         dB
     With Flat 20 Hz to 20 kHz Filter                                                     102         dB
  THD + N Level                       Line output mode, 20 Hz to 20 kHz, −1 dBFS          −93         dBV
  Gain Error                          Line output mode                                    ±1.5        %
  Dynamic Range1                      Headphone mode, 20 Hz to 20 kHz, −60 dB input
     With A-Weighted Filter (RMS)                                                         105         dB
     With Flat 20 Hz to 20 kHz Filter                                                     101         dB
  SNR2                                Headphone mode, 20 Hz to 20 kHz
     With A-Weighted Filter (RMS)                                                         105         dB
     With Flat 20 Hz to 20 kHz Filter                                                     101         dB
  THD + N Level                       Headphone mode
     32 Ω Load                        −1 dBFS, output power (POUT) = 27 mW                −75         dBV
                                      POUT = 1 mW                                         −82         dBV
     24 Ω Load                        −2 dBFS, POUT = 28 mW                               −75         dBV
     16 Ω Load                        −3 dBFS, POUT = 33 mW                               −75         dBV
  Headphone Output Power
     32 Ω Load                        AVDD = 1.8 V, <0.1% THD + N                         30          mW
     24 Ω Load                        AVDD = 1.8 V, <0.1% THD + N                         40          mW
     16 Ω Load                        AVDD = 1.8 V, <0.1% THD + N                         50          mW
                                                       Rev. 0 | Page 8 of 226


Data Sheet                                                                                                                                           ADAU1788
Parameter                                                 Test Conditions/Comments                                       Min             Typ        Max          Unit
   Gain Error                                             Headphone mode                                                                 ±2.5                    %
   DC Offset                                                                                                                             ±0.2                    mV
   PSRR                                                   CM capacitor = 10 μF
                                                          100 mV p-p at 1 kHz                                                            70                      dB
                                                          100 mV p-p at 10 kHz                                                           70                      dB
   AVDD Undervoltage Trip Point                                                                                                          1.5                     V
CM REFERENCE                                              CM pin
   Output                                                                                                                                0.85                    V
   Source Impedance                                                                                                                      5                       kΩ
PHASED-LOCKED LOOP (PLL)
   Input Frequency                                        After input prescale                                           0.03                       27           MHz
   Output Frequency                                                                                                      32              49.152     50           MHz
   Fractional Limits                                      Fractional mode, fraction part (N/M), see the                  0.1                        0.9
                                                          PLL section
   Integer Limits                                         Fractional mode, integer part                                  2                          1536
   Lock Time                                              48 kHz input                                                                   2.03                    ms
                                                          24.576 MHz input                                                               0.46       0.55         ms
REGULATOR
   Line Regulation                                                                                                                       1                       mV/V
   Load Regulation                                                                                                                       0.5                     mV/mA
1
  Dynamic range is the ratio of the sum of the noise and harmonic power in the band of interest with a −60 dBFS signal present to the full-scale power level in decibels.
2
  SNR is the ratio of the sum of all noise power in the band of interest with no signal present to the full-scale power level in decibels.
3
  These specifications are with 4.7 µF decoupling and 5.0 kΩ load on the pin.
CRYSTAL AMPLIFIER SPECIFICATIONS
Supply voltages AVDD = IOVDD = 1.8 V and DVDD = 0.9 V, unless otherwise noted.
Table 2.
Parameter                                                             Test Conditions/Comments                   Min                  Typ          Max             Unit
JITTER                                                                                                                                270          500             ps
FREQUENCY RANGE                                                                                                  1                                 27              MHz
LOAD CAPACITANCE                                                                                                                                   20              pF
DIGITAL INPUT AND OUTPUT SPECIFICATIONS
−40°C < TA < +85°C, IOVDD = 1.1 V to 1.98 V, unless otherwise noted.
Table 3.
Parameter                            Symbols        Test Conditions/Comments                                Min                  Typ             Max                Unit
INPUT VOLTAGE
   High                              VIH                                                                    0.7 × IOVDD                                             V
   Low                               VIL                                                                                                         0.3 × IOVDD        V
                                                    IOVDD = 1.8 V, input high current (IIH) at                                                   10                 µA
                                                    VIH = 1.1 V
                                                    Input low current (IIL) at VIL = 0.45 V                                                      10                 µA
OUTPUT VOLTAGE HIGH                  VOH
   Drive Strength
      Low                                           Output high current (IOH) = 1 mA                        0.71 × IOVDD         0.83 × IOVDD                       V
      High                                          IOH = 3 mA                                              0.71 × IOVDD         0.83 × IOVDD                       V
                                                                             Rev. 0 | Page 9 of 226


ADAU1788                                                                                                                 Data Sheet
Parameter                    Symbols     Test Conditions/Comments                      Min             Typ            Max          Unit
OUTPUT VOLTAGE LOW           VOL
  Drive Strength
    Low                                  Output low current (IOL) = 1 mA                               0.1 × IOVDD    0.3 × IOVDD  V
    High                                 IOL = 3 mA                                                    0.1 × IOVDD    0.3 × IOVDD  V
INPUT CAPACITANCE                                                                                                     5            pF
POWER SUPPLY SPECIFICATIONS
Supply voltages AVDD = IOVDD = 1.8 V and DVDD = 0.9 V, unless otherwise noted. PLL disabled, direct master clock. Digital
input/output (I/O) lines loaded with 25 pF.
Table 4.
Parameter                                          Test Conditions/Comments                                    Min   Typ      Max  Unit
SUPPLIES
  AVDD Voltage                                                                                                 1.7   1.8      1.98 V
  DVDD Voltage                                                                                                 0.85  0.9      0.99 V
  IOVDD Voltage                                                                                                1.1   1.8      1.98 V
  Digital I/O Current with IOVDD = 1.8 V           Crystal oscillator (24.576 MHz) enabled, IOVDD = 1.8 V
    Slave Mode, Serial Audio Port 0 (SPT0) On      Sampling frequency (fS) = 48 kHz, BCLK_0 = 3.072 MHz              0.271         mA
                                                   fS = 192 kHz, BCLK_0 = 12.288 MHz                                 0.280         mA
    Master Mode, SPT0 On                           fS = 48 kHz, BCLK_0 = 3.072 MHz                                   0.477         mA
                                                   fS = 192 kHz, BCLK_0 = 12.288 MHz                                 1.077         mA
POWER-DOWN CURRENT
Supply voltages AVDD = IOVDD = 1.8 V and DVDD = 0.9 V externally supplied. PLL and crystal oscillator disabled.
Table 5.
                                                                   AVDD Current           DVDD Current           IOVDD Current
Parameter                                                       Min      Typ       Max  Min    Typ    Max      Min   Typ     Max   Unit
PD PIN LOW (HARDWARE POWER-DOWN)                                         0.52                  11                    0.69          µA
POWER_EN = 0
  No Keep Alives                                                         0.52                  11                    0.69          µA
  CM_KEEP_ALIVE = 1, KEEP_FDSP and KEEP_SDSP = 0                         62                    11                    6.0           µA
  CM_KEEP_ALIVE = 1, KEEP FDSP and KEEP_SDSP = 1                         64                    11                    6.0           µA
                                                             Rev. 0 | Page 10 of 226


Data Sheet                                                                                                                                ADAU1788
TYPICAL POWER CONSUMPTION
PLL enabled with master clock = 24.576 MHz (crystal oscillator enabled). DVDD = 0.9 V, and AVDD = IOVDD = 1.8 V supplied
externally. Where applicable, ADC0 and ADC1 running at 384 kHz. FastDSP™ running at 384 kHz (biquad filters with 27-bit precision), and
SigmaDSP® running at 48 kHz. SDSP_SPEED = 0 for 24 MIPS measurements, and SDSP_SPEED = 1 for 50 MIPS measurements. DAC0
running at 384 kHz, and DAC_LPM = 1. One serial port input and output, configured as a slave, with headphone load of 32 Ω. Quiescent
current (no signal).
Table 6.
                               ASRCI/                                               Digital           Interpolator/                    AVDD       IOVDD
ADC              DAC           ASRCO           SigmaDSP         FastDSP             Microphone        Decimator        DVDD            Current    Current
Channel          Channel       Channel 1       MIPS             Instruction         Channels          Channel          Current (mA)    (mA)       (mA)
0                1             0               0                0                   0                 0                0.395           1.188      0.283
2                0             0               24               0                   0                 0                1.213           1.652      0.293
2                0             0               50               0                   0                 0                2.081           1.652      0.293
2                0             0               0                32                  0                 0                1.876           1.652      0.293
2                0             0               0                64                  0                 0                3.289           1.652      0.293
2                1             2/2             24               32                  0                 0                3.020           2.531      0.293
2                1             2/2             24               32                  0                 2/2              3.060           2.531      0.293
2                1             2/2             24               32                  4                 2/2              3.131           2.531      0.415
2                1             2/2             50               64                  4                 4/4              5.477           2.531      0.415
1
  ASRCI is the input asynchronous sample rate converter, and ASRCO is the output asynchronous sample rate converter.
Typical active noise cancelling (ANC) settings. Master clock = 24.576 MHz (crystal oscillator disabled and PLL bypassed). DVDD = 0.9 V,
and AVDD = IOVDD = 1.8 V supplied externally. Two ADCs with PGA enabled. DAC configured for differential headphone operation, and
DAC output loaded with 32 Ω and DAC_LPM = 1. One serial port input and output, configured as slave. Two input and output asynchronous
sample rate converters (ASRCs). Two slow to fast interpolators enabled. Both MICBIAS0 and MICBIAS1 enabled at 0.9 × AVDD. FastDSP
running 32 instructions (biquad filters with 27-bit precision) at 384 kHz. SigmaDSP running 24 MIPS at 48 kHz. Quiescent current (no
signal).
Table 7.
                                                             Typical Current (mA)
                              Power Management                                                Total Power            Typical ADC    Typical High Power
Operating Voltage             Setting                      AVDD      DVDD         IOVDD       Consumption (mW)       THD + N (dB)   Output THD + N (dB)
AVDD = IOVDD = 1.8 V          Normal (default)             2.828     3.216        0.025       8.030                  −89.5          −78 at 24 mW output
DVDD = 0.9 V                  Power saving                 2.453     3.215        0.025       7.354                  −80.5          −78 at 24 mW output
                              Extreme power saving         2.306     3.213        0.025       7.088                  −78            −77.5 at 24 mW output
                                                                        Rev. 0 | Page 11 of 226


ADAU1788                                                                                                                       Data Sheet
DIGITAL FILTERS
Table 8.
Parameter                                                       Test Conditions/Comments                     Min  Typ         Max         Unit
ADC INPUT TO DAC OUTPUT PATH
   Pass-Band Ripple                                             DC to 20 kHz, fS = 192 kHz (ADC01_FCOMP =                     ±0.02       dB
                                                                1, DAC_FCOMP = 1)
   Group Delay 1                                                fS = 192 kHz                                      12.9                    µs
                                                                fS = 384 kHz                                      7.5                     µs
                                                                fS = 768 kHz                                      5                       µs
SAMPLE RATE CONVERTER
   Pass Band                                                    LRCLK < 63 kHz                                                0.475 × fS  kHz
                                                                63 kHz < LRCLK < 112 kHz                                      0.4286 × fS
                                                                LRCLK > 112 kHz                                   0.4286 × fS
   Audio Band Ripple                                            20 Hz to 20 kHz                              −0.1             +0.1        dB
   Input and Output Sample Frequency Range                                                                   7                224         kHz
   Dynamic Range                                                x_LPM = 0                                         130                     dB
                                                                x_LPM = 1                                         130                     dB
                                                                x_LPM_II = 1                                      130                     dB
   THD + Noise                                                  20 Hz to 20 kHz, input: typical at 1 kHz and
                                                                maximum at 20 kHz
                                                                x_LPM = 0                                         −130        −120        dBFS
                                                                x_LPM = 1                                         −120        −110        dBFS
                                                                x_LPM_II = 1                                      −115        −90         dBFS
   Startup Time to Lock                                                                                                       25          ms
PULSE DENSITY MODULATION (PDM) OUTPUTS
   Dynamic Range                                                20 Hz to 20 kHz, with A-weighted filter           126                     dBFS
   THD + N                                                      20 Hz to 20 kHz, −6 dBFS input                    −125                    dBFS
   Group Delay from ADC                                         fS = 384 kHz                                      7.5                     µs
                                                                fS = 768 kHz                                      4.9                     µs
1
  Group delay is measured with fast digital signal processor (FDSP) using zero instructions.
                                                                          Rev. 0 | Page 12 of 226


Data Sheet                                                                                                                    ADAU1788
DIGITAL TIMING SPECIFICATIONS
−40°C < TA < +85°C, IOVDD = 1.1 V to 1.8 V, and DVDD = 0.9 V to 0.99 V.
Table 9.
                                            Limit
Parameter                        Min             Max            Unit      Description
MASTER CLOCK                                                              MCLKIN period
   tMPI                          0.037           33.3           µs        30 kHz to 27 MHz input clock using PLL in integer mode
   tMPF                          0.037           1.0            µs        30 kHz to 27 MHz input clock using PLL in fractional mode
SERIAL PORT
   tBL                           18                             ns        BCLK_0 low pulse width (master and slave modes)
   tBH                           18                             ns        BCLK_0 high pulse width (master and slave modes)
   fBCLK                         0.512           24.576         MHz       BCLK_0 frequency
   tLS                           3                              ns        FSYNC_0 setup, time to BCLK_0 rising (slave mode)
   tLH                           5                              ns        FSYNC_0 hold, time from BCLK_0 rising (slave mode)
   fSYNC                         8               768            kHz       FSYNC_0 frequency
   tSS                           3                              ns        SDATAI_0 setup, time to BCLK_0 rising (master and slave modes)
   tSH                           10                             ns        SDATAI_0 hold, time from BCLK_0 rising (master and slave modes)
   tTS                                           6              ns        BCLK_0 falling to FSYNC_0 timing skew (master mode)
   tSOD                          0               16             ns        SDATAO_0 delay, time from BCLK_0 falling (master and slave
                                                                          modes), IOVDD at 1.62 V minimum
                                 0               32             ns        SDATAO_0 delay, time from BCLK_0 falling (master and slave
                                                                          modes), IOVDD at 1.1 V minimum
   tSOTD                         0               16             ns        BCLK_0 falling to SDATAO_0 driven in tristate mode
   tSOTX                         0               16             ns        BCLK_0 falling to SDATAO_0 tristated in tristate mode
SERIAL PERIPHERAL INTEFACE (SPI)
   PORT
   fSCLK                                         10             MHz       SCLK frequency
   tCCPL                         35                             ns        SCLK pulse width low
   tCCPH                         35                             ns        SCLK pulse width high
   tCLS                          5                              ns        SS setup, time to SCLK rising
   tCLH                          40                             ns        SS hold, time from SCLK rising
   tCLPH                         10                             ns        SS pulse width high
   tCDS                          10                             ns        MOSI setup, time to SCLK rising
   tCDH                          10                             ns        MOSI hold, time from SCLK rising
   tCOD                                          30             ns        MISO delay, time from SCLK falling
   tCOTS                                         30             ns        MISO high-Z, time from SS rising
I2C PORT
   fSCL                                          1              MHz       SCL frequency
   tSCLH                         0.26                           µs        SCL high
   tSCLL                         0.5                            µs        SCL low
   tSCS                          0.26                           µs        SCL rise setup time (to SDA falling), relevant for repeated start
                                                                          condition
   tSCR                                          120            ns        SCL and SDA rise time, CLOAD = 400 pF
   tSCH                          0.26                           µs        SCL fall hold time (from SDA falling), relevant for start condition
   tDS                           50                             ns        SDA setup time (to SCL rising)
   tSCF                                          120            ns        SCL and SDA fall time, CLOAD = 400 pF
   tBFT                          0.5                            µs        SCL rise setup time (to SDA rising), relevant for stop condition
                                                        Rev. 0 | Page 13 of 226


ADAU1788                                                                                                                                                Data Sheet
                                                            Limit
Parameter                                           Min          Max                   Unit      Description
GENERAL-PURPOSE INPUT/
  OUTPUT (GPIO) PINS
  tGIL                                                                 1.5 × 1/fS      µs        MPx input latency, time until high or low value is read by core
  tRLPW                                             20                                 ns        PD low pulse width
DIGITAL MICROPHONE
  tCF 1                                                                12              ns        Digital microphone clock fall time
  tCR1                                                                 14              ns        Digital microphone clock rise time
  tSETUP                                            10                                 ns        Digital microphone data setup time
  tHOLD                                             3                                  ns        Digital microphone data hold time
PDM OUTPUT
  fPDM_CLK                                                                                       PDM clock frequency
                                                                       3.072           MHz       3 MHz setting
                                                                       6.144           MHz       6 MHz setting
     tCF1                                                              12              ns        Digital PDM clock output fall time
     tCR1                                                              14              ns        Digital PDM clock output rise time
     tHOLD                                          35                 46              ns        PDM data hold time
1
    Digital microphone clock rise and fall times are measured at 2 mA drive strength with 25 pF load.
Digital Timing Diagrams
                               tBH
                 BCLK_0
                                        tBL                                                                                                       tLH
                                        tLS
                FSYNC_0
                                        tSS
              SDATAx_0
         LEFT JUSTIFIED                       MSB           MSB – 1
                 MODE
                                                    tSH
                                                          tSS
               SDATAx_0
                I2S MODE                                        MSB
                                                                      tSH
                                                                                                     tSS                              tSS
              SDATAx_0
        RIGHT JUSTIFIED                                                                                    MSB                              LSB
                 MODE
                                                                                                                 tSH                              tSH
                                          8 BIT CLOCKS
                                          (24-BIT DATA)
                                          12 BIT CLOCKS
                                          (20-BIT DATA)
                                          14 BIT CLOCKS
                                          (18-BIT DATA)
                                                                                                                                                              20534-002
                                          16 BIT CLOCKS
                                          (16-BIT DATA)
                                                                      Figure 2. Serial Input Port Timing Diagram
                                                                                Rev. 0 | Page 14 of 226


Data Sheet                                                                                                                                          ADAU1788
                                                                                                                                           tLH
                       tBH                                                                                                                               tTS
          BCLK_0
                                 tBL
                                 tLS
         FSYNC_0
                              tSOD
        SDATAx_0
   LEFT JUSTIFIED                        MSB                  MSB – 1
           MODE
                                       tSOD
       SDATAx_0
        I2S MODE                                                MSB
                                       tSOTD                                                                                   tSOTX
       SDATAx_0              HIGH-Z                                                                                                                      HIGH-Z
   WITH TRISTATE                                                MSB                                                                        LSB
                                                                                       tSOD
        SDATAx_0
  RIGHT JUSTIFIED                                                                                         MSB                              LSB
           MODE
                                        8 BIT CLOCKS
                                        (24-BIT DATA)
                                        12 BIT CLOCKS
                                        (20-BIT DATA)
                                        14 BIT CLOCKS
                                        (18-BIT DATA)
                                                                                                                                                                           20534-003
                                        16 BIT CLOCKS
                                        (16-BIT DATA)
                                                              Figure 3. Serial Output Port Timing Diagram
                tCLS                                                                                                    tCLH
                                                                                                                                                    tCLPH
                                                                              tCCPL
         SS                                    tCCPH
      SCLK
      MOSI
                                                        tCDH
                               tCDS                                                                                                              tCOTS
      MISO
                                                                                                                        tCOD                                   20534-004
                                                                      Figure 4. SPI Port Timing Diagram
                                                   tSCH                       tDS                               tSCH
                       SDA
                                                       tSCR              tSCLH
                                                                                                                               20534-005
                        SCL
                                                              tSCLL    tSCF                      tSCS                  tBFT
                                                                      Figure 5. I2C Port Timing Diagram
                                                                              Rev. 0 | Page 15 of 226


ADAU1788                                                                                                                     Data Sheet
              tCR                                                               tCF
                                                                            tHOLD
                  tSETUP
                                                                                                     20534-007
              R                      L                      R                       L
                            Figure 6. Digital Microphone Timing Diagram
                                                                          tCR                  tCF
                                                tHOLD
                    tHOLD
           PDM0                      PDM1                          PDM0                 PDM1
                                                                                                                 20534-008
           DATA                      DATA                          DATA                 DATA
                               Figure 7. PDM Output Timing Diagram
                                         Rev. 0 | Page 16 of 226


Data Sheet                                                                                                                               ADAU1788
ABSOLUTE MAXIMUM RATINGS
Table 10.                                                                        THERMAL RESISTANCE
Parameter                                  Rating                                Thermal performance is directly linked to printed circuit board
Power Supply (AVDD, IOVDD)                 −0.3 V to +1.98 V                     (PCB) design and operating environment. Careful attention to
Digital Supply (DVDD)                      −0.3 V to +1.21 V                     PCB thermal design is required.
Input Current (Except Supply Pins)         ±20 mA                                θJA and θJC are determined according to JESD51-9 on a 4-layer
Analog Input Voltage (Signal Pins)         –0.3 V to AVDD + 0.3 V                PCB with natural convection cooling.
Digital Input Voltage (Signal Pins)        −0.3 to IOVDD + 0.3 V
Operating Temperature Range (Case)         −40°C to +85°C                        Table 11. Thermal Resistance
Storage Temperature Range                  −65°C to +150°C                       Package Type                          θJA1         θJC1      Unit
Stresses at or above those listed under Absolute Maximum                         CB-42-2                               46.7         0.3       °C/W
Ratings may cause permanent damage to the product. This is a                     1
                                                                                   Thermal impedance simulated values are based on a JEDEC 2S2P thermal
                                                                                   test board with two thermal vias. See JEDEC JESD-51.
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond                   ESD CAUTION
the maximum operating conditions for extended periods may
affect product reliability.
                                                               Rev. 0 | Page 17 of 226


ADAU1788                                                                                                                                 Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
                          BALL A1
                                                                        ADAU1788
                                                                         TOP VIEW
                          INDICATOR                                  (BALL SIDE DOWN)
                                1                2            3                4                5         6          7
                                                                                                                  XTALI/
                      A     SDATAO_0         BCLK_0/MP1     DVDD            DGND             IOVDD      XTALO     MCLKIN
                      B     SDATAI_0/         FSYNC_0/     DMIC23/       DMIC_CLK0/          DMIC01/     SDA/     SCL/SCLK
                              MP2               MP0         MP10            MP7               MP9        MISO
                      C        NC            DMIC_CLK1/      MP5             MP6              MP4      ADDR0/SS    ADDR1/
                                                MP8                                                                 MOSI
                      D       HPVDD             NC        RESERVED            PD              MP3      RESERVED   MICBIAS0
                      E      HPGND           HPOUTP0/      REG_EN             NC              AIN1     MICBIAS1    AVDD
                                              LOUTP0
                      F     HPOUTN0/           AVDD         AGND             CM          RESERVED        AIN0      AGND
                             LOUTN0
                                                                                                                             20534-009
                          NC = NO CONNECTION. LEAVE THIS PIN OPEN.
                                                          Figure 8. Ball Configuration (Top View)
Table 12. Ball Function Descriptions
Ball No.   Mnemonic                 Type 1       Description
A1         SDATAO_0                 D_IO         Serial Audio Port 0 Output Data.
A2         BCLK_0/MP1               D_IO         Serial Audio Port 0 Bit Clock (BCLK_0).
                                                 Multipurpose Input/Output 1 (MP1).
A3         DVDD                     PWR          Digital Core Supply. The digital supply can be generated from an on-board regulator or
                                                 supplied directly from an external supply. In each case, decouple DVDD to DGND with a 1 µF
                                                 and a 0.1 μF capacitor.
A4         DGND                     PWR          Digital Ground. The AGND and DGND pins can be tied directly together in a common ground
                                                 plane.
A5         IOVDD                    PWR          Supply for the Digital Input and Output Pins. The digital output pins are supplied from IOVDD,
                                                 and this pin sets the highest input voltage seen on the digital input pins. The current draw of
                                                 this pin is variable because the current is dependent on the loads of the digital outputs.
                                                 Decouple IOVDD to DGND with a 0.1 μF capacitor.
A6         XTALO                    A_OUT        Crystal Clock Output. This pin is the output of the crystal amplifier. Do not use this pin to
                                                 provide a clock to other ICs in the system.
A7         XTALI/MCLKIN             D_IN         Crystal Clock Input (XTALI).
                                                 Master Clock Input (MCLKIN).
                                                                   Rev. 0 | Page 18 of 226


Data Sheet                                                                                                         ADAU1788
Ball No. Mnemonic       Type 1 Description
B1       SDATAI_0/MP2   D_IO   Serial Audio Port 0 Input Data (SDATAI_0).
                               Multipurpose Input/Output 2 (MP2).
B2       FSYNC_0/MP0    D_IO   Serial Audio Port 0 Frame Sync/Left Right Clock (FSYNC_0).
                               Multipurpose Input/Output 0 (MP0).
B3       DMIC23/MP10    D_IO   Digital Microphone Stereo Input 2 and Digital Microphone Stereo Input 3 (DMIC23).
                               Multipurpose Input/Output 10 (MP10).
B4       DMIC_CLK0/MP7  D_IO   Digital Microphone Clock Output 0 (DMIC_CLK0).
                               Multipurpose Input/Output 7 (MP7).
B5       DMIC01/MP9     D_IO   Digital Microphone Stereo Input 0 and Digital Microphone Stereo Input 1 (DMIC01).
                               Multipurpose Input/Output 9 (MP9).
B6       SDA/MISO       D_IO   I2C Data (SDA). This pin is a bidirectional open-collector input. The line connected to this pin
                               must have a 2.0 kΩ pull-up resistor.
                               SPI Data Output (MISO). This SPI data output is used for reading back registers and memory
                               locations. This pin is tristated when an SPI read is not active.
B7       SCL/SCLK       D_IN   I2C Clock (SCL). This pin is always an open-collector input when the device is in I2C control
                               mode. When the device is in self-boot mode, this pin is an open-collector output (I2C master). The
                               line connected to this pin must have a 2.0 kΩ pull-up resistor.
                               SPI Clock (SCLK). This pin can either run continuously or be gated off between SPI transactions.
C1       NC             NC     No Connection. Leave this pin open.
C2       DMIC_CLK1/MP8  D_IO   Digital Microphone Clock Output 1 (DMIC_CLK1).
                               Multipurpose Input/Output 8 (MP8).
C3       MP5            D_IO   Multipurpose Input/Output 5 (MP5). Connect this pin to DGND if not used.
C4       MP6            D_IO   Multipurpose Input/Output 6 (MP6). Connect this pin to DGND if not used.
C5       MP4            D_IO   Multipurpose Input/Output 4 (MP4). Connect this pin to DGND if not used.
C6       ADDR0/SS       D_IN   I2C Address 0 (ADDR0).
                               SPI Latch Signal (SS). This pin must go low at the beginning of an SPI transaction and high at
                               the end of a transaction. Each SPI transaction may take a different number of SCLK cycles to
                               complete, depending on the address and read/write bit that are sent at the beginning of the
                               SPI transaction.
C7       ADDR1/MOSI     D_IN   I2C Address 1 (ADDR1).
                               SPI Data Input (MOSI).
D1       HPVDD          PWR    Headphone Amplifier Power, 1.8 V Analog Supply. Decouple this pin to HPGND with a 0.1 μF
                               capacitor. The PCB trace to this pin must be wider to supply the higher current necessary for driving
                               the headphone outputs.
D2       NC             NC     No Connection. Leave this pin open.
D3       RESERVED       D_IN   Internal Use Only. Connect this pin to DGND.
D4       PD             D_IN   Active Low Power-Down. All digital and analog circuits are powered down. There is an internal
                               pull-down resistor on this pin. Therefore, the ADAU1788 is held in power-down mode if the
                               input signal is floating while power is applied to the supply pins.
D5       MP3            D_IO   Multipurpose Input/Output 3. Connect this pin to DGND if not used.
D6       RESERVED       D_IN   Internal use only. Connect this pin to DGND.
D7       MICBIAS0       A_OUT  Bias Voltage for Electret Microphone 0. Decouple this pin with a 1 µF capacitor.
E1       HPGND          PWR    Headphone Amplifier Ground.
E2       HPOUTP0/LOUTP0 A_OUT  Headphone Output Noninverted Channel 0 (HPOUTP0).
                               Line Output Noninverted Channel 0 (LOUTP0).
E3       REG_EN         A_IN   Regulator Enable. Tie this pin to AVDD to enable the regulator and tie this pin to ground to
                               disable the regulator.
E4       NC                    No Connection. Leave this pin open.
E5       AIN1           A_IN   ADC1 Input.
E6       MICBIAS1       A_OUT  Bias Voltage for Electret Microphone 1. Decouple this pin with a 1 µF capacitor.
E7       AVDD           PWR    1.8 V Analog Supply. Decouple this pin to AGND with a 0.1 μF capacitor.
                                                 Rev. 0 | Page 19 of 226


ADAU1788                                                                                                                                 Data Sheet
Ball No.     Mnemonic                  Type 1     Description
F1           HPOUTN0/LOUTN0            A_OUT      Headphone Output Noninverted Channel 0 (HPOUTP0).
                                                  Line Output Noninverted Channel 0 (LOUTP0).
F2           AVDD                      PWR        1.8 V Analog Supply. Decouple AVDD to AGND with a 0.1 μF capacitor.
F3           AGND                      PWR        Analog Ground. The AGND and DGND pins can be tied directly together in a common ground
                                                  plane.
F4           CM                        A_OUT      Common-Mode Reference, Fixed at 0.85 V Nominal. Connect a 10 μF and a 0.1 μF decoupling
                                                  capacitor between this pin and AGND to reduce crosstalk between the ADCs and the DAC. The
                                                  material of the capacitors is not critical. This pin can bias external analog circuits as long as the
                                                  circuits are not drawing current from CM (for example, the noninverting input of an op amp).
F5           RESERVED                  A_IN       Internal Use Only. Connect this pin to CM.
F6           AIN0                      A_IN       ADC0 Input.
F7           AGND                      PWR        Analog Ground.
1
  D_IO means digital input/output, PWR means power, A_OUT means analog output, D_IN means digital input, NC means no connection, and A_IN means analog input.
                                                                   Rev. 0 | Page 20 of 226


Data Sheet                                                                                                                                                                                     ADAU1788
TYPICAL PERFORMANCE CHARACTERISTICS
                            0.4                                                                                                                    10
                            0.2                                                                                                                     0
                              0                                                                                                                   –10
                           –0.2                                                                                                                   –20
                           –0.4                                                                                                                   –30
    RELATIVE LEVEL (dB)
                           –0.6                                                                                                                   –40
                           –0.8                                                                                                                   –50
                                                                                                                        LEVEL (dBFS)
                           –1.0                                                                                                                   –60
                           –1.2                                                                                                                   –70
                           –1.4                                                                                                                   –80
                           –1.6                                                                                                                   –90
                           –1.8                                                                                                                  –100
                           –2.0                                                                                                                  –110
                           –2.2                                                                                                                  –120
                           –2.4                                                                                                                  –130
                           –2.6                                                                                                                  –140
                                   ADCx_HPF_EN = ON, ADCxx_FCOMP = ON
                           –2.8    ADCx_HPF_EN = OFF, ADCxx_FCOMP = OFF                                                                          –150
                           –3.0
                                                                                                                                                                                                                20534-013
                                                                                                                                                 –160
                                                                                      20534-010
                                           100           1k                 10k                                                                                 100              1k                 10k
                                                  FREQUENCY (Hz)                                                                                                         FREQUENCY (Hz)
Figure 9. Frequency Response, fS = 48 kHz, −20 dBV Input, Signal Path = AINx                                  Figure 12. Fast Fourier Transform (FFT), −7 dBV Input, −1 dBFS Output,
                          to SDATAO_0, No PGA                                                                         fS = 48 kHz, Signal Path = AINx to SDATAO_0, No PGA
                            55                                                                                                                      0
                                   PGAx_GAIN = 0dB, PGAx_BOOST = OFF                                                                               –5    NO PGA
                            50     PGAx_GAIN = 0dB, PGAx_BOOST = 10dB                                                                                    PGAx_GAIN 0dB
                                   PGAx_GAIN = 35.25dB, PGAx_BOOST = 10dB                                                                         –10    PGAx_GAIN 0dB, PGAx_BOOST 10dB
                            45                                                                                                                    –15    PGAx_GAIN 35.25dB, PGAx_BOOST 10dB
                                                                                                                                                  –20
                            40                                                                                                                    –25
                                                                                                                          THD + N LEVEL (dBFS)
                                                                                                                                                  –30
        RMS LEVEL (dBrA)
                            35                                                                                                                    –35
                            30                                                                                                                    –40
                                                                                                                                                  –45
                            25                                                                                                                    –50
                                                                                                                                                  –55
                            20                                                                                                                    –60
                            15                                                                                                                    –65
                                                                                                                                                  –70
                            10                                                                                                                    –75
                                                                                                                                                  –80
                             5                                                                                                                    –85
                             0                                                                                                                    –90
                                                                                                                                                  –95
                            –5                                                                                                                   –100
                                                                                   20534-011                                                                                                                   20534-014
                                           100             1k               10k                                                                      –55 –50 –45 –40 –35 –30 –25 –20 –15      –10   –5     0
                                                 FREQUENCY (Hz)                                                                                                         AMPLITUDE (dBFS)
Figure 10. Frequency Response, fS = 48 kHz, Signal Path = AINx to SDATAO_0,                                 Figure 13. THD + N Level vs. Amplitude, fS = 48 kHz, Signal Path = AINx to
  Output Relative to PGA Gain Settings (0 dB/10 dB/35.25 dB + 10 dB Boost)                                                                 SDATAO_0
                              0                                                                                                             0.250
                            –10                                                                                                             0.225
                                                                                                                                            0.200
                            –20                                                                                                             0.175
                            –30                                                                                                             0.150
                            –40                                                                                                             0.125
                                                                                                             RELATIVE LEVEL (dB)
                            –50                                                                                                             0.100
                                                                                                                                            0.075
    LEVEL (dBFS)
                            –60
                                                                                                                                            0.050
                            –70                                                                                                             0.025                      PDM_MORE_FILT = 1, PDM_FCOMP = 1
                                    PGAx_BOOST
                            –80                                                                                                                 0
                            –90                                                                                                            –0.025
                                                                                                                                           –0.050
                           –100                                                                                                                                        PDM_MORE_FILT = 0, PDM_FCOMP = 0
                                                                                                                                           –0.075
                           –110   NO PGA                                                                                                   –0.100
                           –120                                                                                                            –0.125
                           –130                                                                                                            –0.150
                                                                                                                                           –0.175
                           –140
                                                                                                                                           –0.200
                           –150                                                                                                            –0.225
                           –160                                                                                                            –0.250
                                                                                     20534-012                                                                                                                             20534-015
                                           100              1k               10k                                                                                 100                1k               10k
                                                  FREQUENCY (Hz)                                                                                                          FREQUENCY (Hz)
   Figure 11. FFT, No Signal, fS = 48 kHz, Signal Path = AINx to SDATAO_0,                                     Figure 14. Frequency Response, fS = 48 kHz, Signal Path = SDATAI_0 to
          No PGA and 35.25 dB PGAx_GAIN + 10 dB PGAx_BOOST                                                                                PDM Output
                                                                                         Rev. 0 | Page 21 of 226


ADAU1788                                                                                                                                                                   Data Sheet
                                0                                                                                                        0
                                    PDM CLOCK = 3.072MHz                                                                                     ADC0
                              –10   PDM CLOCK = 6.144MHz                                                                                –5   ADC1
                              –20
                              –30                                                                                                      –10
                              –40                                                                                                      –15
                              –50
                                                                                                                                       –20
                              –60
                                                                                                                    PSRR + N (dBrA)
                                                                                                                                       –25
   LEVEL (dBFS)
                              –70
                              –80                                                                                                      –30
                              –90
                             –100                                                                                                      –35
                             –110                                                                                                      –40
                             –120
                             –130                                                                                                      –45
                             –140                                                                                                      –50
                             –150
                                                                                                                                       –55
                             –160
                             –170                                                                                                      –60
                             –180                                                                                                      –65
                             –190
                                                                                              20534-016
                                                                                                                                       –70
                                                                                                                                                                                     20534-019
                                           100              1k           10k                                                                        100            1k        10k
                                                   FREQUENCY (Hz)                                                                                         FREQUENCY (Hz)
Figure 15. FFT, No Signal, fS = 48 kHz Throughout, Signal Path = SDATAI_0 to                                         Figure 18. PSRR + N, Signal Path = AINx to SDATAO_0, fS = 48 kHz,
                            FastDSP to PDM Output                                                                   100 mV p-p Ripple Input on AVDD, PGA = 0 dB (0 dBrA = −23.3 dBFS)
                         0          PDM CLOCK = 3.072MHz                                                                               –36   ADC0
                       –10          PDM CLOCK = 6.144MHz                                                                               –38   ADC1
                       –20                                                                                                             –40
                       –30                                                                                                             –42
                       –40                                                                                                             –44
                       –50                                                                                                             –46
                       –60                                                                                                             –48
                                                                                                                     PSRR + N (dBrA)
                       –70
     LEVEL (dBFS)
                                                                                                                                       –50
                       –80                                                                                                             –52
                       –90                                                                                                             –54
                      –100                                                                                                             –56
                      –110                                                                                                             –58
                      –120                                                                                                             –60
                      –130                                                                                                             –62
                      –140                                                                                                             –64
                      –150                                                                                                             –66
                      –160                                                                                                             –68
                      –170                                                                                                             –70
                      –180                                                                                                             –72
                      –190                                                                                                             –74
                                                                                          20534-017                                                                                 20534-020
                                           100              1k           10k                                                                        100            1k        10k
                                                   FREQUENCY (Hz)                                                                                         FREQUENCY (Hz)
Figure 16. FFT, −7 dBFS, fS = 48 kHz Throughout, Signal Path = SDATAI_0 to                                           Figure 19. PSRR + N, Signal Path = AINx to SDATAO_0, fS = 48 kHz,
                           FastDSP to PDM Output                                                                   100 mV p-p Ripple Input on AVDD, PGA = 10 dB (0 dBrA = −23.3 dBFS)
                               0                                                                                                         0
                                    ADC0                                                                                                     HPOUTx0
                              –5    ADC1                                                                                                –5
                             –10                                                                                                       –10
                             –15                                                                                                       –15
                                                                                                                                       –20
                             –20
                                                                                                                                       –25
           PSRR + N (dBrA)
                             –25
                                                                                                                    PSRR + N (dBrA)
                                                                                                                                       –30
                             –30                                                                                                       –35
                             –35                                                                                                       –40
                             –40                                                                                                       –45
                             –45                                                                                                       –50
                             –50                                                                                                       –55
                                                                                                                                       –60
                             –55
                                                                                                                                       –65
                             –60
                                                                                                                                       –70
                             –65                                                                                                       –75
                             –70
                                                                                  20534-018
                                                                                                                                       –80
                                                                                                                                                                                    20534-021
                                           100             1k           10k                                                                         100            1k        10k
                                                   FREQUENCY (Hz)                                                                                         FREQUENCY (Hz)
                  Figure 17. PSRR + N, Signal Path = AINx to SDATAO_0, fS = 48 kHz,                                Figure 20. PSRR + N, Signal Path = SDATAI_0 to HPOUTx0, fS = 48 kHz,
                  100 mV p-p Ripple Input on AVDD, No PGA (0 dBrA = −23.3 dBFS)                                            100 mV p-p Ripple Input on AVDD (0 dBrA = −29 dBV)
                                                                                              Rev. 0 | Page 22 of 226


Data Sheet                                                                                                                                           ADAU1788
              10                                                                                            10
               0                                                                                             0
             –10                                                                                           –10
             –20                                                                                           –20
             –30                                                                                           –30
             –40                                                                                           –40
             –50                                                                                           –50
   LEVEL (dBV)                                                                                   LEVEL (dBV)
             –60                                                                                           –60
             –70                                                                                           –70
             –80                                                                                           –80
             –90                                                                                           –90
            –100                                                                                          –100
            –110                                                                                          –110
            –120                                                                                          –120
            –130                                                                                          –130
            –140                                                                                          –140
            –150                                                                                          –150
                                                                      20534-022                                                                                   20534-025
                      100                1k                 10k                                                    100                1k                 10k
                               FREQUENCY (Hz)                                                                               FREQUENCY (Hz)
Figure 21. FFT, No Signal, fS = 48 kHz, Signal Path = SDATAI_0 to HPOUTx0,                    Figure 24. FFT, −1 dBFS, fS = 48 kHz, Signal Path = SDATAI_0 to HPOUTx0,
                      Headphone Mode, Load = 16 Ω                                                                  Headphone Mode, Load = 24 Ω
              10                                                                                            10
               0                                                                                             0
             –10                                                                                           –10
             –20                                                                                           –20
             –30                                                                                           –30
             –40                                                                                           –40
             –50                                                                                           –50
   LEVEL (dBV)                                                                                   LEVEL (dBV)
             –60                                                                                           –60
             –70                                                                                           –70
             –80                                                                                           –80
             –90                                                                                           –90
            –100                                                                                          –100
            –110                                                                                          –110
            –120                                                                                          –120
            –130                                                                                          –130
            –140                                                                                          –140
            –150                                                                                          –150
                                                                      20534-023                                                                                   20534-026
                      100                1k                 10k                                                    100                1k                 10k
                               FREQUENCY (Hz)                                                                               FREQUENCY (Hz)
 Figure 22. FFT, No Signal, fS = 48 kHz, Signal Path = SDATAI_0 to LOUTx0,                    Figure 25. FFT, −1 dBFS, fS = 48 kHz, Signal Path = SDATAI_0 to HPOUTx0,
                      Line Output Mode, Load = 10 kΩ                                                               Headphone Mode, Load = 16 Ω
              10                                                                                            10
               0                                                                                             0
             –10                                                                                           –10
             –20                                                                                           –20
             –30                                                                                           –30
             –40                                                                                           –40
             –50                                                                                           –50
   LEVEL (dBV)                                                                                   LEVEL (dBV)
             –60                                                                                           –60
             –70                                                                                           –70
             –80                                                                                           –80
             –90                                                                                           –90
            –100                                                                                          –100
            –110                                                                                          –110
            –120                                                                                          –120
            –130                                                                                          –130
            –140                                                                                          –140
            –150                                                                                          –150
                                                                      20534-024                                                                                   20534-027
                      100                1k                 10k                                                    100                1k                 10k
                               FREQUENCY (Hz)                                                                               FREQUENCY (Hz)
Figure 23. FFT, −1 dBFS, fS = 48 kHz, Signal Path = SDATAI_0 to HPOUTx0,                       Figure 26. FFT, −1 dBFS, fS = 48 kHz, Signal Path = SDATAI_0 to LOUTx0,
                     Headphone Mode, Load = 32 Ω                                                                   Line Output Mode, Load = 10 kΩ
                                                                           Rev. 0 | Page 23 of 226


ADAU1788                                                                                                                                                            Data Sheet
               10                                                                                                          10
                0                                                                                                           0
              –10                                                                                                         –10
              –20                                                                                                         –20
              –30                                                                                                         –30
              –40                                                                                                         –40
              –50                                                                                                         –50
    LEVEL (dBV)                                                                                       LEVEL (dBV)
              –60                                                                                                         –60
              –70                                                                                                         –70
              –80                                                                                                         –80
              –90                                                                                                         –90
             –100                                                                                                        –100
             –110                                                                                                        –110
             –120                                                                                                        –120
             –130                                                                                                        –130
             –140                                                                                                        –140
             –150                                                                                                        –150
                                                                       20534-028                                                                                                   20534-031
                       100                1k                 10k                                                                     100                1k               10k
                                FREQUENCY (Hz)                                                                                                FREQUENCY (Hz)
     Figure 27. FFT, No Signal, fS = 768 kHz, Signal Path = SDATAI_0 to                      Figure 30. FFT, −1 dBFS, fS = 768 kHz, Signal Path = SDATAI_0 to Interpolator
   Interpolator to FastDSP to HPOUTx0, Headphone Mode, Load = 16 Ω                                      to FastDSP to LOUTx0, Line Output Mode, Load = 10 kΩ
               10                                                                                                       –40
                0                                                                                                              16Ω
                                                                                                                        –45    24Ω
              –10                                                                                                       –50    32Ω
              –20                                                                                                              10kΩ
                                                                                                                        –55
              –30                                                                                                       –60
                                                                                                 THD + N LEVEL (dBV)
              –40                                                                                                       –65
              –50                                                                                                       –70
    LEVEL (dBV)
              –60                                                                                                       –75
              –70                                                                                                       –80
              –80                                                                                                       –85
              –90                                                                                                       –90
             –100                                                                                                       –95
             –110                                                                                                      –100
             –120                                                                                                      –105
             –130                                                                                                      –110
             –140                                                                                                      –115
             –150                                                                                                      –120
                                                                       20534-029                                                                                                      20534-032
                       100                1k                 10k                                                           –60 –55 –50 –45 –40 –35 –30 –25 –20 –15 –10    –5   0
                                FREQUENCY (Hz)                                                                                             INPUT AMPLITUDE (dBFS)
      Figure 28. FFT, No Signal, fS = 768 kHz, Signal Path = SDATAI_0 to                     Figure 31. THD + N Level vs. Input Amplitude, fS = 48 kHz, 16 Ω, 24 Ω, 32 Ω, or
    Interpolator to FastDSP to LOUTx0, Line Output Mode, Load = 10 kΩ                                    10 kΩ, Signal Path = SDATAI_0 to HPOUTx0/LOUTx0
               10                                                                                                         1.0
                0                                                                                                         0.9
                                                                                                                          0.8
              –10
                                                                                                                          0.7
              –20                                                                                                         0.6
              –30                                                                                                         0.5
                                                                                                   RELATIVE LEVEL (dB)
              –40                                                                                                         0.4
              –50                                                                                                         0.3
    LEVEL (dBV)
                                                                                                                          0.2
              –60                                                                                                         0.1
              –70                                                                                                           0
              –80                                                                                                        –0.1
              –90                                                                                                        –0.2
                                                                                                                         –0.3
             –100                                                                                                        –0.4
             –110                                                                                                        –0.5
             –120                                                                                                        –0.6
             –130                                                                                                        –0.7
                                                                                                                         –0.8
             –140
                                                                                                                         –0.9
             –150                                                                                                        –1.0
                                                                       20534-030                                                                                                   20534-033
                       100                1k                 10k                                                                     100                1k               10k
                                FREQUENCY (Hz)                                                                                                FREQUENCY (Hz)
Figure 29. FFT, −1 dBFS, fS = 768 kHz, Signal Path = SDATAI_0 to Interpolator                 Figure 32. Relative Level vs. Frequency, fS = 48 kHz, Signal Path = SDATAI_0
           to FastDSP to HPOUTx0, Headphone Mode, Load = 16 Ω                                                      to HPOUTx0/LOUTx0, 16 Ω or 10 kΩ
                                                                            Rev. 0 | Page 24 of 226


Data Sheet                                                                                                                                            ADAU1788
                           1.0                                                                                      0
                           0.9   32Ω                                                                              –10
                                 24Ω
                           0.8   16Ω                                                                              –20
                           0.7   10kΩ                                                                             –30
                           0.6                                                                                    –40
                           0.5                                                                                    –50
    RELATIVE LEVEL (dB)
                           0.4                                                                                    –60
                           0.3
                                                                                                                  –70
                                                                                                  LEVEL (dBFS)
                           0.2
                                                                                                                  –80
                           0.1
                                                                                                                  –90
                             0
                          –0.1                                                                                   –100
                          –0.2                                                                                   –110
                          –0.3                                                                                   –120
                          –0.4                                                                                   –130
                          –0.5                                                                                   –140
                          –0.6                                                                                   –150
                          –0.7                                                                                   –160
                          –0.8                                                                                   –170
                          –0.9                                                                                   –180
                          –1.0
                                                                        20534-034
                                                                                                                 –190
                                                                                                                                                                   20534-037
                                        100               1k      10k                                                   100             1k                10k
                                                 FREQUENCY (Hz)                                                               FREQUENCY (Hz)
Figure 33. Relative Level vs. Frequency, fS = 768 kHz, Signal Path = SDATAI_0                 Figure 36. FFT, No Signal, fS = 48 kHz Throughout Except FastDSP = 768 kHz,
       to Interpolator to FastDSP to HPOUTx0/LOUTx0, 16 Ω to 10 kΩ                                Signal Path = SDATAI_0 to SigmaDSP to Interpolator to FastDSP to
                                                                                                                         Decimator to SDATAO_0
                           1.0                                                                                      0
                           0.9   ASRC DISABLED
                                 ASRC ENABLED                                                                     –10
                           0.8                                                                                    –20
                           0.7                                                                                    –30
                           0.6
                                                                                                                  –40
                           0.5
                                                                                                                  –50
    RELATIVE LEVEL (dB)
                           0.4
                                                                                                                  –60
                           0.3
                                                                                                                  –70
                                                                                                  LEVEL (dBFS)
                           0.2
                           0.1                                                                                    –80
                             0                                                                                    –90
                          –0.1                                                                                   –100
                          –0.2                                                                                   –110
                          –0.3                                                                                   –120
                          –0.4                                                                                   –130
                          –0.5                                                                                   –140
                          –0.6                                                                                   –150
                          –0.7                                                                                   –160
                          –0.8                                                                                   –170
                          –0.9                                                                                   –180
                          –1.0
                                                                        20534-035
                                                                                                                 –190
                                                                                                                                                                   20534-038
                                        100               1k      10k                                                   100             1k                10k
                                                 FREQUENCY (Hz)                                                               FREQUENCY (Hz)
   Figure 34. Relative Level vs. Frequency, fS = 48 kHz Throughout Except                      Figure 37. FFT, −1 dBFS, fS = 48 kHz Throughout Except FastDSP = 768 kHz,
   FastDSP = 768 kHz, Signal Path = SDATAI_0 to ASRCI to SigmaDSP to                          Signal Path = SDATAI_0 to ASRCI to SigmaDSP to Interpolator to FastDSP to
       Interpolator to FastDSP to Decimator to ASRCO to SDATAO_0                                                   Decimator to ASRCO to SDATAO_0
                             0                                                                                      0
                           –10                                                                                    –10
                           –20                                                                                    –20
                           –30                                                                                    –30
                           –40                                                                                    –40
                           –50                                                                                    –50
                           –60                                                                                    –60
                           –70
   LEVEL (dBFS)
                                                                                                                  –70
                                                                                                  LEVEL (dBFS)
                           –80                                                                                    –80
                           –90                                                                                    –90
                          –100                                                                                   –100
                          –110                                                                                   –110
                          –120                                                                                   –120
                          –130                                                                                   –130
                          –140                                                                                   –140
                          –150                                                                                   –150
                          –160                                                                                   –160
                          –170                                                                                   –170
                          –180                                                                                   –180
                          –190
                                                                          20534-036
                                                                                                                 –190
                                                                                                                                                                    20534-039
                                        100               1k      10k                                                   100             1k                10k
                                                 FREQUENCY (Hz)                                                               FREQUENCY (Hz)
Figure 35. FFT, No Signal, fS = 48 kHz Throughout Except FastDSP = 768 kHz,                   Figure 38. FFT, −1 dBFS, fS = 48 kHz Throughout Except FastDSP = 768 kHz,
Signal Path = SDATAI_0 to ASRCI to SigmaDSP to Interpolator to FastDSP to                        Signal Path = SDATAI_0 to SigmaDSP to Interpolator to FastDSP to
                     Decimator to ASRCO to SDATAO_0                                                                     Decimator to SDATAO_0
                                                                            Rev. 0 | Page 25 of 226


ADAU1788                                                                                                                                                                 Data Sheet
                                 190                                                                                           0
                                 180                     48kHz
                                                         96kHz                                                               –10
                                 170                     192kHz                                                              –20
                                 160                     384kHz                                                              –30
                                                         768kHz
    GROUP DELAY (SMOOTH) (µs)
                                 150                                                                                         –40
                                 140                                                                                         –50
                                 130                                                                                         –60
                                                                                                         LEVEL (dBFS)
                                 120                                                                                         –70
                                 110                                                                                         –80
                                 100                                                                                         –90
                                  90                                                                                        –100
                                  80                                                                                        –110
                                                                                                                            –120
                                  70
                                                                                                                            –130
                                  60
                                                                                                                            –140
                                  50
                                                                                                                            –150
                                  40                                                                                        –160
                                  30                                                                                        –170
                                  20                                                                                        –180
                                  10                                                                                        –190
                                                                               20534-040                                                                                             20534-043
                                   0
                                              100              1k        10k                                                                100             1k                10k
                                                       FREQUENCY (Hz)                                                                               FREQUENCY (Hz)
 Figure 39. Group Delay (Smooth) vs. Frequency, fS = 192 kHz to 768 kHz,                            Figure 42. FFT, −10 dBFS, DMIC_CLKx_RATE = 3.072 MHz, Signal Path =
           Signal Path = AINx to FastDSP to HPOUTx0/LOUTx0                                                                  DMICxx to SDATAO_0
                                   0    DMIC_CLKx RATE = 3.072MHz                                                              0
                                 –10    DMIC_CLKx RATE = 6.144MHz                                                            –10
                                 –20                                                                                         –20
                                 –30                                                                                         –30
                                 –40                                                                                         –40
                                 –50                                                                                         –50
                                 –60                                                                                         –60
                                 –70
    LEVEL (dBFS)                                                                                        LEVEL (dBFS)
                                                                                                                             –70
                                 –80                                                                                         –80
                                 –90                                                                                         –90
                                –100                                                                                        –100
                                –110                                                                                        –110
                                –120                                                                                        –120
                                –130                                                                                        –130
                                –140                                                                                        –140
                                –150                                                                                        –150
                                –160                                                                                        –160
                                –170                                                                                        –170
                                –180                                                                                        –180
                                –190                                                                                        –190
                                                                               20534-041                                                                                             20534-044
                                               100                  1k   10k                                                                100               1k              10k
                                                       FREQUENCY (Hz)                                                                               FREQUENCY (Hz)
 Figure 40. FFT, No Signal, DMIC_CLKx_RATE = 3.072 MHz to 6.144 MHz,                                Figure 43. FFT, −10 dBFS, DMIC_CLKx_RATE = 3.072 MHz, Signal Path =
                   Signal Path = DMICxx to SDATAO_0                                                                         DMICxx to SDATAO_0
                                 0.50                                                                                        –80
                                 0.45                                                                                               DMIC_CLKx RATE = 3.072MHz (FIFTH-ORDER)
                                 0.40                                                                                        –85    DMIC_CLKx RATE = 6.144MHz (FIFTH-ORDER)
                                 0.35                                                                                        –90
                                 0.30
                                 0.25                                                                                        –95
  RELATIVE LEVEL (dB)                                                                                THD + N LEVEL (dBFS)
                                 0.20
                                 0.15                                                                                       –100
                                 0.10                                                                                       –105
                                 0.05
                                    0                                                                                       –110
                                –0.05
                                –0.10                                                                                       –115
                                –0.15                                                                                       –120
                                –0.20
                                –0.25                                                                                       –125
                                –0.30
                                –0.35                                                                                       –130
                                –0.40                                                                                       –135
                                –0.45
                                –0.50                                                                                       –140
                                                                                 20534-042                                                                                              20534-045
                                               100                  1k   10k                                                       –65 –60 –55 –50 –45 –40 –35 –30 –25 –20 –15 –10
                                                       FREQUENCY (Hz)                                                                              AMPLITUDE (dBFS)
Figure 41. Relative Level vs. Frequency, DMIC_CLKx_RATE = 3.072 MHz to                              Figure 44. THD + N Level vs. Amplitude, −10 dBFS, DMIC_CLKx_RATE =
             6.144 MHz, Signal Path = DMICxx to SDATAO_0                                                3.072 MHz to 6.144 MHz, Signal Path = DMICxx to SDATAO_0
                                                                                Rev. 0 | Page 26 of 226


Data Sheet                                                                                                                                                                                   ADAU1788
                                   0.50                                                                                                            40
                                   0.45   48kHz                                                                                                    30
                                   0.40   768kHz
                                                                                                                                                   20
                                   0.35                                                                                                            10
                                   0.30                                                                                                             0
                                   0.25                                                                                                           –10
  RELATIVE LEVEL (dB)
                                   0.20                                                                                                           –20
                                   0.15                                                                                                           –30
                                                                                                                                       LEVEL (dBV)
                                   0.10                                                                                                           –40
                                   0.05                                                                                                           –50
                                      0                                                                                                           –60
                                  –0.05                                                                                                           –70
                                  –0.10                                                                                                           –80
                                  –0.15                                                                                                           –90
                                  –0.20                                                                                                          –100
                                  –0.25                                                                                                          –110
                                  –0.30                                                                                                          –120
                                  –0.35                                                                                                          –130
                                  –0.40                                                                                                          –140
                                  –0.45                                                                                                          –150
                                                                                                                   20534-047
                                  –0.50                                                                                                          –160
                                                                                                                                                                                                           20534-050
                                                       100              1k                        10k                                                       100               1k                 10k
                                                                FREQUENCY (Hz)                                                                                     FREQUENCY (Hz)
  Figure 45. Relative Level vs. Frequency, Headphone/Line Output Mode,                                                                Figure 48. FFT, −1 dBV, Headphone Mode, Load = 16 Ω, fS = 48 kHz to
Load = 16 Ω to 10 kΩ, fS = 48 kHz and 768 kHz, Signal Path = AIN0 to DAC0                                                                           768 kHz, Signal Path = AINx to HPOUTx0
                                   20                                                                                                                  40
                                          10kΩ
                                          16Ω                                                                                                          30
                                   10
                                                                                                                                                       20
                                    0                                                                                                                  10
                                                                                                                                                        0
                                  –10                                                                                                                 –10
            THD + N LEVEL (dBV)
                                                                                                                                                      –20
                                  –20
                                                                                                                                                      –30
                                                                                                                                       LEVEL (dBV)
                                  –30                                                                                                                 –40
                                                                                                                                                      –50
                                  –40                                                                                                                 –60
                                                                                                                                                      –70
                                  –50
                                                                                                                                                      –80
                                  –60                                                                                                                 –90
                                                                                                                                                     –100
                                  –70                                                                                                                –110
                                                                                                                                                     –120
                                  –80
                                                                                                                                                     –130
                                  –90                                                                                                                –140
                                                                                                                                                     –150
                        –100
                                                                                                            20534-048
                                                                                                                                                     –160
                                                                                                                                                                                                            20534-051
                            –60           –55    –50    –45   –40   –35   –30   –25   –20   –15   –10   0                                                   100               1k                 10k
                                                               AMPLITUDE (dBV)                                                                                     FREQUENCY (Hz)
Figure 46. THD + N Level vs. Amplitude, fS = 48 kHz to 768 kHz, Load = 10 kΩ                                                          Figure 49. FFT, No Signal, Load = 16 Ω to 10 kΩ, fS = 48 kHz to 768 kHz,
             and 16 Ω, Signal Path = AINx to HPOUTx0/LOUTx0                                                                                           Signal Path = AINx to HPOUTx0/LOUTx0
                                40
                                30
                                20
                                10
                                 0
                               –10
                               –20
                               –30
            LEVEL (dBV)
                               –40
                               –50
                               –60
                               –70
                               –80
                               –90
                              –100
                              –110
                              –120
                              –130
                              –140
                              –150
                              –160
                                                                                                            20534-049
                                                       100                 1k                     10k
                                                               FREQUENCY (Hz)
  Figure 47. FFT, −1 dBV, Line Output Mode, Load = 10 kΩ, fS = 48 kHz to
                  768 kHz, Signal Path = AIN0 to LOUTx0
                                                                                                                 Rev. 0 | Page 27 of 226


ADAU1788                                                                                                                                                                                                                                                                                                                                  Data Sheet
SYSTEM BLOCK DIAGRAM
                                                                                                                                                                                                                   IF USING EXTERNAL OSCILLATOR OR
                                                                                                                                                                                                                   CLOCK (30kHz TO 27MHz) IN THE SYSTEM
                                                                                                                                                                                                                   CONNECT DIRECT LY TO MCLKIN PIN
                                                                                                                                                                                                                   INSTEAD OF CRYSTAL OSCILLATOR
                                                                       1.8V
                                                                                                                                                                                                                     12.288MHz OR 24.576MHz TYPICAL
                                                              10µF       0.1µF                                   0.1µF                       0.1µF                                       1µF      0.1µF              PLEASE CHECK WITH C RYSTAL
                                                                                                                                                                                                                     MANUFACTURER FOR REQUIRED
                                                        0.9V                                                                                                                                                         LOAD CAPACITOR AND RESISTOR VALUES
                                                                                                                                1.2V TO
                                                                                                                                  1.8V
                                                                                                                                                                         RESERVED (F5)
                                            1µF      0.1µF
                                                                                                                                                                                               18pF                          1kΩ                             18pF
                   CONNECT TO AVDD FOR
                                                     REG_EN
                                                                                                                                                 0.1µF
                                                                                                                                                                                                          XTALI/
                                                                                                                   HPVDD
                    INTERNAL REGULATOR
                                                                DVDD              AVDD            AVDD                              IOVDD                                                                            XTALO
                    CONNECT TO GND FOR
                         EXTERNA L DVDD                                                                                                                           CM                                      MCLKIN
                                                                                                                                                                                                                                           BCLK_0
                MICBIAS0           MICROPHONE                                                                                                                                                                                             FSYNC_0
                MICBIAS1               BIAS                     LDO                                                                                              CM                                          CLK                                                                                            MCLK
                                   GENERATOR                                                                                                                  GENERATOR                                   OSCILLATOR                                                                       PLL
                                                                                                           SAI_0                                                           SAI_0                                                                        SAI_0
                                                                               ADC                                                                                                  ADC                              ADC                                                                                                               HPOUTP0
                                            ADC               DECIMATION                                                                                                                                                                                                                                                                         SPEAKER
MICROPHONE          AIN0                                                  2                                                                                                                         FastDSP   16
     INPUT 1                                                    8kHz TO                                                                     SigmaDSP 16                                               64           ASRCI                                                               ROUTE                  DAC         HP                     LEFT
                                                                              DMIC                                                                        DMIC
                                                                768kHz   ADC                                                                 50 MIPs                                             INSTRUCTIONS FDSP
                                                                                                                                                                                                                                                                                                                                       HPOUTN0   16Ω TO 32Ω
                                                                OUTPUT                                                                               SDSP
                                                                             ASRCI                                                                       ASRCI                                                      FDSP
MICROPHONE          AIN1                    ADC
     INPUT 2                                                                                               FDSP                                                             SDSP                                                                         SDSP
                                                                                                                                                                                                   INPUT                                                                                              OUTPUT
                                                                                                                                             SAI_0                                  4          ASYNCHRONOUS   4                                                                        4           ASYNCHRONOUS   4
                                                                                                                                                                ROUTE                           SAMPLE RATE                                                 ROUTE                                   SAMPLE RATE
                                                                                                                                                                                                 CONVERTER  ASRCI                                                                                    CONVERTER  ASRCO
               DMIC_CLK0                                                                              ROUTE
                                                                                                                                     SAI_0
    DIGITAL    DMIC_CLK1                       DIGITAL                                                16
 MICROPHONE1
                                                                                                                           16
                  DMIC01                         MIC      4
                                             DECIM ATION
                  DMIC23                       8kHz TO   DMIC
                                               768kHz                                             SERIAL AUDIO PORT 0                                                                                                          I2C OR SPI
    DIGITAL                                                                                        MASTER OR SLAVE                                                                                                           CONTROL PORT
 MICROPHONE2                                   OUTPUT
                                                                                                                                                                                                                                                                                                             ADAU1788
    DIGITAL
 MICROPHONE3
                                     AGND   AGND      DGND
                           HPGND
                                                                                                                                              SDATAI_0/MP2
                                                                                                                                                                                                                                                                                                                     PD
                                                                         (D3) RESERVED
                                                                                                                                                                                                                                                                            SDA/MISO
                                                                                                                                                                                                                                                                                           (D6) RESERVED
                                                                                         BCLK_0/MP1        FSYNC_0/MP0
                                                                                                                                SADATAO_0                                                                                                           ADDR1/MOSI
                                                                                                                                                                                                                                                                 SCL/SCLK
                                                                                                                                                                   MP4                   MP3     MP5   MP6
                                                                                                                                                                                                                              ADDR0/SS
                                                                                                                                                                                                                                                                                                                           PULL TO IOVDD
    DIGITAL
                                                                                                                                                                                                                                                                                                                           FOR OPERATION
 MICROPHONE4                                                                                                                                                                                                                                                                                                               PULL TO GND
                                                                                                                                                                                                                                                                                                                           FOR POWERDOWN
                                                                                                                                                                                                                                                                                                                           TO MICROCONTROLLER
                                                                                                                                                                                                                                                                                                                           IN THE SYSTEM
                                                                                                                                                                                                                                         SEE NOTE
                                   CONNECT TO GND FOR I2C/
                                             SPI CONTROL                                                                                                                                                                                                                                                   TO GND
                                                                                                      SERIAL PORT OF                                                                                                                                                                   10kΩ
                                                                                                         BLUETOOTH
                                                                                                       IN THE SYSTEM                                                                                                                                                                                         IOVDD (1.2V TO 1.8V)
                                                                                                                                                                                                                                                                                       10kΩ
                                                                       THE SERIAL PORT CAN BE CONFIGURED                                                                                                                                                         SCL         SDA
                                                                               AS MASTER OR SLAVE
                                                                                                                                                                                                                                                                   TO I2C CONTROLLER IN THE SYSTEM
                                                                                                                                                                                                                                                                   NOTE: I2C DEVICE ADDRESS PINS
                                                                                                                                                                                                                                                                       I2C DEVICE ADDRESS                           ADDR1      ADDR0
                                                                                                                                                                                                                                                                       0x28                                         GND        GND
                                                                                                                                                                                                                                                                       0x29                                         GND        IOVDD
                                                                                                                                                                                                                                                                                                                                                              20534-057
                                                                                                                                                                                                                                                                       0x2A                                         IOVDD      GND
                                                                                                                                                                                                                                                                       0x2B                                         IOVDD      IOVDD
                                                   Figure 50. ADAU1788 System Block Diagram with Analog Microphones, Self Boot Mode
                                                                                                                                                             Rev. 0 | Page 28 of 226


Data Sheet                                                                                                                              ADAU1788
THEORY OF OPERATION
The ADAU1788 is a low power audio codec with optimized                              processors, mixers, and low level DSP functions for fast,
audio processing cores, making the device ideal for noise                           graphical development of custom signal flows.
cancelling applications that require high quality audio, low                        The FastDSP core has a reduced instruction set that optimizes
power, small size, and low latency. The two ADC and one DAC                         this codec for noise cancellation. The program random access
channels each have an SNR of at least 96 dB and a THD + N                           memory (RAM) and parameter RAM can be loaded with a
level of at least −88 dB. The serial audio port is compatible with                  custom audio processing signal flow built using SigmaStudio.
I2S, left justified, right justified, and TDM modes, with tristating                The values stored in the parameter RAM control individual
for interfacing to digital audio data. The operating voltage is                     signal processing blocks.
1.8 V, with an on-board regulator generating the digital supply
                                                                                    Use the SigmaStudio software to program and control the cores
voltage. If desired, the regulator can be powered down, and the
                                                                                    through the control port. Along with designing and tuning a signal
voltage can be supplied externally.
                                                                                    flow, the tools can configure all of the ADAU1788 registers. The
The input signal path includes flexible configurations that can                     SigmaStudio graphical user interface (GUI) allows anyone with
accept single-ended analog microphone inputs as well as up to                       digital or analog audio processing knowledge to design the DSP
eight digital microphone inputs. Two microphone bias pins provide                   signal flow and export the flow to a target application. The
seamless interfacing to electret microphones. Each input signal                     interface also provides enough flexibility and programmability
has its own PGA for volume adjustment.                                              for an experienced DSP programmer to have control of the
The ADCs and DAC are high quality, 24-bit Σ-Δ converters that                       design. In SigmaStudio, the user can connect graphical blocks
operate at a selectable 12 kHz to 768 kHz sampling rate. The                        (such as biquad filters, volume controls, and arithmetic operations),
ADCs and DAC have an optional high-pass filter with a cutoff                        compile the design, and load the program and parameter files into
frequency of 1 Hz and fine-step digital soft volume controls.                       the ADAU1788 memory through the control port.
The mono DAC output is capable of differentially driving a                          The ADAU1788 can generate the internal clocks from a wide
headphone earpiece speaker with 16 Ω impedance or higher.                           range of input clocks by using the on-board bypassable
There is also the option to change to line output mode when the                     fractional PLL. The PLL accepts inputs from 30 kHz to 27 MHz.
output is lightly loaded.                                                           For standalone operation, the clock can be generated using the
The SigmaDSP core is optimized for low power audio processing.                      on-board crystal oscillator.
This core can be graphically programmed using the SigmaStudio®                      The ADAU1788 is provided in a small, 42-ball, 2.695 mm ×
software from Analog Devices, Inc. This software includes a                         2.320 mm WLCSP.
library of audio processing blocks such as filters, dynamics
                                                                  Rev. 0 | Page 29 of 226


ADAU1788                                                                                                                             Data Sheet
SYSTEM CLOCKING AND POWER-UP
POWER-DOWN OPERATION AND OPTIONS                                                   When POWER_EN = 1, the power supplies on the rest of the
                                                                                   digital portion of the chip are enabled. Therefore, this register
When pulled low, the PD pin puts the chip in the lowest power
                                                                                   must be set first during the power-up sequence.
state, hardware full chip power-down. If the regulator is used, it
                                                                                   The PLL and crystal must be configured and enabled after
also powers down during this state. The chip fully resets in this
                                                                                   CM_STARTUP_OVER sequencing is complete. After all the
state and retains no state memory. No communication with the
                                                                                   internal digital power supplies are powered up, the PLL is locked,
device is possible when the PD pin is low.
                                                                                   and other needed sequencing is complete, the POWER_UP_
By default, out of reset, the chip is in the lowest power state that               COMPLETE bit (Bit 7, Register 0xC0AB) or an interrupt request
can be entered via a control interface, software full chip power-                  (IRQ) indicates such. The IRQ1_POWER_ UP_COMPLETE is
down. To enter or exit this power state, use the POWER_EN bit,                     Bit 4 of Register 0xC0B1. The IRQ2_ POWER_UP_COMPLETE
Bit 0 of Register 0xC00D. When POWER_EN = 0, the I2C/SPI                           is Bit 4 of Register 0xC0B4. If the IRQs are used to request an
control ports are operational, and everything else is powered                      interrupt after POWER_UP_ COMPLETE, the IRQs must be
down except for the regulator and the crystal, if used. To                         unmasked. The IRQ1_POWER_ UP_COMPLETE_MASK bit
achieve the lowest power state, set the XTAL_EN bit (Bit 1 of                      (Bit 4, Register 0xC0A4) must be cleared. Similarly, the
Register 0xC005) = 0. The digital portion of the chip has several                  IRQ2_POWER_UP_COMPLETE (Bit 4, Register 0xC0A7) must
power domains. By default, only the domain that powers the                         be cleared. By default, the IRQs for POWER_UP_COMPLETE
control ports and their associated registers are powered on, and                   are masked.
the rest of the digital design has its power supplies gated, and its
                                                                                   After POWER_UP_COMPLETE = 1, the DSP memories can be
state is lost.
                                                                                   programmed.
There are two options to retain additional state memory during
                                                                                   The ADAU1788 has highly flexible block level power controls.
a software full chip power-down. The KEEP_SDSP and KEEP_
                                                                                   Each individual channel of each block can be powered on or off
FDSP bits, Bit 1 and Bit 0 of Register 0xC00C, respectively, can
                                                                                   separately. There is a control bit, MASTER_BLOCK_EN, that
retain the state of the SigmaDSP program and parameter
                                                                                   by default is 0 and that overrides all block level enables except
memories and/or the FastDSP program and parameter
                                                                                   for PLL_EN, XTAL_EN, SDSP_EN, and FDSP_EN. The PLL,
memories. The control register map always retains its state
                                                                                   SigmaDSP, and FastDSP can be enabled, even when MASTER_
when POWER_EN = 0.
                                                                                   BLOCK_EN = 0. All other blocks are always in power-down in
When POWER_EN = 0, the CM pin or the common-mode output                            this state, allowing the PLL to be enabled and locked and the
can either maintain its state or not by using the CM_KEEP_ALIVE                    DSP memories to be initialized before all other signal path
bit, Bit 4 of Register 0xC00C. When CM_KEEP_ALIVE = 0, the                         blocks are enabled.
CM voltage is lost when POWER_EN = 0, thus producing the
                                                                                   When configuring the devices, it is recommended to fully set up
lowest possible software power-down current. However, with
                                                                                   all control registers and block level power controls to their
CM_KEEP_ALIVE = 0, the ADAU1788 has a longer turn on
                                                                                   desired state, to allow the PLL to lock, to initialize the DSP
time because the PLL and other analog blocks rely on the
                                                                                   memories to be used, and then to enable the blocks by setting
CM voltage. A wait time of 35 ms is needed for CM to charge
                                                                                   MASTER_BLOCK_EN = 1.
before any analog blocks, such as the PLL, can be enabled.
                                                                                   Block level power controls and other settings can be changed
Conversely, with CM_KEEP_ALIVE = 1, the power-down
                                                                                   on-the-fly while the chip is active. However, care must be taken
current is higher, but the start-up time is faster because the
                                                                                   when enabling or disabling blocks other than the DAC and/or
35 ms wait time can be omitted.
                                                                                   headphone mode blocks that are actively routed out to the
If CM_KEEP_ALIVE = 1, use the CM_STARTUP_OVER bit, Bit 2                           DAC and/or headphone mode as audible artifacts may occur.
of Register 0xC00D, to fast charge the CM voltage and to have the
lowest turn on time by setting CM_STARUP_OVER = 0 before
POWER_EN is set to 1. Then, after the 35 ms wait time, set
CM_STARUP_OVER = 1 to keep power consumption low. The
reset state of CM_STARTUP_OVER is 0. Therefore, if the PD pin
is used to power down the device, the step of setting
CM_STARTUP_OVER to 0 can be omitted.
                                                                 Rev. 0 | Page 30 of 226


Data Sheet                                                                                                                          ADAU1788
To power down the chip, set MASTER_BLOCK_EN and                                 •     Set MASTER_BLOCK_EN = 1 by writing 0x17 to
POWER_EN low. The device then powers down all blocks                                  Register 0xC00D.
and performs any required power-down sequencing.
                                                                                The total time from power-up to the ADC0 signal being present
An overview of the power-up sequencing follows:                                 on DAC0 is ~80 ms.
1.   Set PD = 1 if using PD to turn on the low dropout (LDO)                    DVDD LDO REGULATOR
     regulator, if in use.
                                                                                There is an LDO voltage regulator that can optionally generate
2.   Wait 20 ms if REG_EN = 1.
                                                                                the DVDD supply from the HPVDD supply. If the REG_EN pin
3.   If CM_KEEP_ALIVE = 0 and REG_EN = 0, ensure that
                                                                                is tied to ground, this regulator disables, and an appropriate
     CM_STARTUP_OVER = 0.
                                                                                DVDD voltage must be supplied externally on the DVDD pin.
4.   Set POWER_EN = 1 to ungate all power domains on the
                                                                                If the REG_EN pin is tied to AVDD, the LDO regulator enables
     digital side.
                                                                                and generates the required DVDD voltage.
5.   If CM_KEEP_ALIVE = 0 and REG_EN = 0, ensure that
     CM_STARTUP_OVER = 0.                                                       The DLDO_CTRL bit determines the voltage of the LDO output.
6.   If CM_KEEP_ALIVE = 0 and REG_EN = 0, wait 35 ms.                           By default, the output is set to 0.9 V.
7.   Set CM_STARTUP_OVER = 1.                                                   The LDO requires the CM voltage to operate. Therefore, even
8.   Set XTAL_EN = 1 if the crystal is being used.                              if CM_KEEP_ALIVE = 1, the CM output remains present if
9.   Configure the PLL using CLK_CTRLx registers and set the                    POWER_EN = 0. Therefore, to achieve the lowest possible
     XTAL_EN and PLL_EN bits if in use.                                         power-down power when REG_EN = 1, set the PD low.
10.  Configure all other setup bits while the PLL is locking (or
     at any other time after PD = 1).
                                                                                CLOCK INITIALIZATION
11.  Ensure that all digital power domains are finished                         The ADAU1788 can generate its clocks either from an externally
     powering up, the PLL is locked, and the sequencing is                      provided clock on the BCLK_0, FSYNC_0 or MCLKIN pin or
     complete by reading the PLL_LOCK bit in Register 0xC0AB.                   from a crystal oscillator. In both cases, the on-board PLL can be
     Verify POWER_UP_COMPLETE bit =1. If this bit is set to                     used or the clock can be fed directly to the core. When a crystal
     1, proceed further or wait until this bit is set to 1.                     oscillator is used, the crystal oscillator function must be enabled
12.  Ensure that SDSP_EN and FDSP_EN = 1 and initialize the                     in the XTAL_EN and XTAL_MODE bits. If the PLL is used, it
     static RAMs (SRAMs).                                                       must always be set to output 49.152 MHz. The PLL can be
13.  Set MASTER_BLOCK_EN = 1 to power up all the blocks                         bypassed if a clock of 24.576 MHz is available in the system,
     that are enabled.                                                          which can be accomplished by setting PLL_BYPASS = 1.
14.  Set FDSP_RUN and SDSP_RUN to 1 for the DSPs to operate.                    Bypassing the PLL saves system power but limits the processing
                                                                                available in the SigmaDSP to the lower clock rate.
EXAMPLE ADC TO DAC POWER-UP
                                                                                PLL Enabled Setup
To illustrate the power-on sequencing, an example sequence of
                                                                                To program the PLL during initialization or reconfiguration of
register writes (and associated wait times) follows that provides
                                                                                the codec, take the following steps:
the fastest possible passthrough from ADC0 to DAC0 of the
ADAU1788. This sequence assumes a default MCLK input of                         1.    Ensure that POWER_EN = 1.
24.576 MHz.                                                                     2.    Ensure that PLL_EN = 0.
                                                                                3.    Set the PLL control registers (Register 0xC00E through
•    Apply AVDD and IOVDD.
                                                                                      Register 0xC015).
     • Apply DVDD if REG_EN = 0.
                                                                                4.    Write 1 to PLL_UPDATE in Register 0xC016 to propagate
•    If REG_EN = 1, wait 20 ms for DVDD to settle.
                                                                                      the PLL settings.
•    Set POWER_EN = 1 by writing 0x11 to Register 0xC00D.
                                                                                5.    Enable the PLL using the PLL_EN bit.
•    Wait 35 ms for the CM voltage to power up and stabilize.
•    While waiting, configure the following registers:                          Other blocks can be powered up while the PLL is not enabled or
     • Enable ADC0 and DAC0 by writing 0x11 to                                  locked. However, if the PLL is enabled and not locked, all other
           Register 0xC004.                                                     circuitry waits until the PLL is locked to begin the power-up
     • Set DAC0 routing to ADC0 by writing 0x44 to                              sequences.
           Register 0xC03E.
     • Unmute DAC0 by writing 0x84 to Register 0xC03B.
•    After 35 ms have elapsed, set CM_STARTUP_OVER = 1
     by writing 0x15 to Register 0xC00D.
•    Write 0x01 to Register 0xC005 to enable the PLL.
                                                              Rev. 0 | Page 31 of 226


ADAU1788                                                                                                                                    Data Sheet
Control Port Access During Initialization                                               Input Clock Divider
Any control registers can be accessed at any time during                                Before reaching the PLL, the input clock signal goes through an
initialization, before PLL is enabled, or during PLL lock. To                           integer clock divider to ensure that the clock frequency is within a
access SigmaDSP memories, SDSP_EN must be set to 1, and the                             suitable range for the PLL. The PLL_INPUT_PRESCALER bits set
PLL must be locked, if in use. To access FastDSP memories,                              the PLL input clock divide ratio.
FDSP_EN must be set to 1, and the PLL must be locked, if in use.                        The input frequency limits of the PLL are specified after this
PLL                                                                                     input prescale divider. Therefore, the frequency after division
                                                                                        must fall within specified range.
The PLL can use any of the BCLK_0, FSYNC_0, or MCLKIN
signals as a reference to generate the core clock, and the source                       Integer Mode
is selected via the PLL_SOURCE bits. Depending on the input                             Integer mode is used when the PLL output is an integer multiple
clock frequency, the PLL must be set for either integer or                              of the PLL input clock.
fractional mode. The PLL can accept input frequencies in the
                                                                                        For example, if the PLL input clock = 12.288 MHz and the
range of 30 kHz to 27 MHz. The PLL output frequency can be
                                                                                        PLL_INPUT_PRESCALER + 1 = 1, the PLL required output =
set to be between 32 MHz and 50 MHz. All internal sampling
                                                                                        49.152 MHz. Therefore, R = 49.152 MHz/12.288 MHz = 4,
rates specified within the data sheet assume a PLL output
                                                                                        where R is PLL_INTEGER_DIVIDER.
frequency of 49.152 MHz, which is a 1024 × 48 kHz sample
rate. If the PLL output is set at a different frequency, all internal                   Another example is as follows, if PLL input clock = 48 kHz, the
sampling rates adjust accordingly. For example, if the PLL output                       PLL required output = 49.152 MHz, then R = 49.152 MHz/
is set at 32.768 MHz, which is 1024 × 32 kHz, all internal sampling                     48 kHz = 1024.
rates must be adjusted by 32 kHz ÷ 48 kHz or 0.667 ratio.                               In integer mode, the values set for N and M are ignored. Figure 51
PLL Bypass Operation                                                                    lists common integer PLL parameter settings for 48 kHz
                                                                                        sampling rates.
The chip can function with the PLL disabled if the PLL is
bypassed by setting the PLL_BYPASS bit to 1 and providing a
fixed 24.576 MHz clock to the core via the PLL_SOURCE bits
and appropriate MCLKIN/BCLK_0 pin. All blocks operate the
same in PLL bypass mode except the SigmaDSP, which runs at
half speed relative to the PLL being on and, therefore, can only
execute half as many instructions.
                                                                      R        (LSBs)
                                                                      PLL_INTEGER_DIVIDER[7:0]
                                                                               (MSBs)
                                                                      PLL_INTEGER_DIVIDER[12:8]         PLL_TYPE, BIT 4
                                        PLL_SOURCE[2:0]
                                                                                                      INTEGER
                                                                                   ×R
                                    MCLKIN                 PLL INPUT
                                    BCLK_0                PRESCALER
                                   FSYNC_0         ÷1, ÷2, ÷3, ÷4, ÷5, ÷6, ÷7
                                                                                  ×(R + (N ÷ M))   FRACTIONAL
                                                PLL_INPUT_PRESCALER[2:0]                           (LSBs)
                                                                                            PLL_DENOMINATOR[7:0]
                                                                                                   (MSBs)
                                                                                            PLL_DENOMINATOR[15:8]
                                                                                         R     (LSBs)
                                                                                                                          20534-054
                                                                                         PLL_NUMERATOR[7:0]
                                                                                               (MSBs)
                                                                                         PLL_NUMERATOR[15:8]
                                                                 Figure 51. PLL Block Diagram
Table 13. Integer PLL Parameter Settings for PLL Output = 49.152 MHz
PLL Input               Input Prescaler (X)                       Integer (R)                  Denominator (M)                        Numerator (N)
32.768 kHz              0                                         1500                         Don’t care                             Don’t care
48 kHz                  0                                         1024                         Don’t care                             Don’t care
12.288 MHz              0                                         4                            Don’t care                             Don’t care
24.576 MHz              0                                         2                            Don’t care                             Don’t care
                                                                     Rev. 0 | Page 32 of 226


Data Sheet                                                                                                                             ADAU1788
Fractional Mode                                                                  CLOCK OUTPUT
Fractional mode is used when the clock input is a fractional                     A clock output of varying divisions of the PLL output can be
multiple of the PLL output.                                                      generated on any of the MPx pins.
For example, if MCLKIN = 13 MHz and fS = 48 kHz, the PLL                         POWER SUPPLY SEQUENCING
required output = 49.152 MHz and
                                                                                 AVDD, HPVDD, and IOVDD are nominally 1.8 V, and DVDD is
     (R + (N/M)) = 49.152 MHz/13 MHz = (3 + (1269/1625))                         set at 0.9 V when using the on-board regulator.
where:                                                                           On power-up, AVDD and HPVDD must be powered up before
R = 3.                                                                           or at the same time as IOVDD. Do not power up IOVDD when
N = 1269.                                                                        power is not applied to AVDD.
M = 1625.
                                                                                 Enabling the PD pin powers down all analog and digital circuits
Table 14 lists common fractional PLL parameter settings for                      and resets the devices to its default state. Before enabling PD (that
48 kHz sampling rates. When the PLL is used in fractional                        is, setting it low), mute the outputs to avoid any pops when the
mode, it is important that the N/M fraction be kept within the                   IC is powered down.
0.1 ≤ N/M ≤ 0.9 range to ensure correct operation of the PLL.
                                                                                 PD can be tied directly to IOVDD for normal operation.
When used in fractional mode, the input to the PLL after the
input divider must be ≥1 MHz.                                                    Power-Down Considerations
                                                                                 When powering down the ADAU1788, mute or power down the
MULTICHIP PHASE SYNCHRONIZATION
                                                                                 outputs before the power supplies are removed. Otherwise, pops
Multiple ADAU1788 devices can be ensured to remain in phase                      or clicks may be heard.
synchronization across the respective audio channels of the
devices by setting the SYNC_SOURCE bit settings to use the
same signal that both chips share. SYNC_SOURCE can be set to
derive the phase synchronization signal from FSYNC_0. If only
the shared serial ports between the two ICs are asynchronous to
the core clock, then the SYNC_SOURCE must use the input
ASRC. Alternatively, if no serial port is used, an internal
synchronization source can be used.
Table 14. Fractional PLL Parameter Settings for PLL Output = 49.152 MHz
PLL Input (MHz)         Input Divider (X + 1)         Integer (R)                 Denominator (M)                          Numerator (N)
13                      1                             3                           1625                                     1269
19.2                    1                             2                           25                                       14
                                                               Rev. 0 | Page 33 of 226


ADAU1788                                                                                                                      Data Sheet
SIGNAL ROUTING
                              TWO CHANNELS                                               ONE CHANNEL
                              PGA                                SigmaDSP
                                                                                                       HPOUTP0/
                 AINx                                                                      +   –       LOUTP0
                                              +                                          DAC
                                                                DECIMATOR                  –   +       HPOUTN0/
                          VREF                ADC
                                              –                                                        LOUTN0
                                                                   Fast DSP
                               LINE/PGA MUX
           DMIC_CLKx
                          FOUR DIGITAL                         INTERPOLATOR
              DMICxx      MICROPHONES
                                                              ROUTING MATRIX
                                                    FOUR CHANNEL          FOUR CHANNEL
                                                        INPUT                OUTPUT
                                                        ASRC                  ASRC
                                                             ONE SERIAL PORT
                        ADAU1788
                                                        SDATAI_0              SDATAO_0
                                                                                                                  20534-055
           NOTES
           1. VREF IS THE INTERNAL VOLTAGE REFERENCE.
                                          Figure 52. Input and Output Signal Routing
                                                      Rev. 0 | Page 34 of 226


Data Sheet                                                                                                                                            ADAU1788
INPUT SIGNAL PATHS
ANALOG INPUTS                                                                             resulting in very little gain error. However, the exact value of
                                                                                          the resistors depends on various conditions in the silicon
The ADAU1788 can accept both line level and microphone inputs.
                                                                                          manufacturing process and can vary by as much as ±20%.
Each of the two analog input channels can be configured in single-
ended mode or single-ended with PGA mode. There are also                                  The optional 10 dB PGA boost, set in the PGAx_BOOST bits,
inputs for up to four digital microphones. The analog inputs are                          does not affect the input impedance. This setting is an alternative
biased at the CM voltage. Connect unused input pins to the CM                             way of increasing gain without decreasing input impedance.
pin or ac-couple the pins to ground.                                                      With no PGA or line input mode, the input impedance is fixed
Phase Difference Various Signal Path ADAU1788                                             at 14.3 kΩ.
Figure 54 shows the phase variation between various blocks                                Analog Microphone Inputs
within the ADAU1788. The gray waveform shows the signal                                   For microphone signals, the ADAU1788 analog inputs can be
path from analog in to digital output or analog output, and the                           configured in single-ended with PGA mode. The PGA settings
black waveform shows the signal path from digital in to analog                            are controlled in Register 0xC021 through Register 0xC029. The
output.                                                                                   PGA is enabled by setting the PGAx_EN bits.
There is phase inversion from the analog input and the ADC, and                                                                            ADAU1788
similarly, from the DAC and headphone outputs (see Table 15).                                                                            PGA
However, there is no phase inversion in the digital blocks.                                                                       AINx
Input Impedance                                                                                    MICROPHONE
The input impedance of the analog inputs varies with the gain of                                                                         0dB TO
                                                                                                                                         +35.25dB
                                                                                                                 2kΩ
the PGA. This impedance ranges from 0.97 kΩ at the 35.25 dB
                                                                                                                                                                20534-157
                                                                                                                              MICBIASx
gain setting to 20.26 kΩ at the 0 dB gain setting. The resistors
inside the ADAU1788 are precisely matched to each other,                                                        Figure 53. Single-Ended Line Inputs
                              PGA                                                   SigmaDSP
       AINx
                                                       +                            Fast DSP                              +        –                  HPOUTP0
                           VREF                             ADC                                                     DAC
                                                                                                                          –        +                  HPOUTN0
                                                        –
                                                                                ROUTING MATRIX
                                       LINE/PGA MUX
                                                                                                                                ADAU1788
                                                                                  SERIAL PORT
                                                                                                                                                                            20534-156
                                                                             SDATAO_0 SDATAI_0
                                             Figure 54. Phase Difference Between Input and Output Inside the ADAU1788
Table 15. Phase Difference Between the Input and Output Various Paths
Signal Path 1                                                                                                                    Phase in Degrees (°) 2
Analog In to ADC to Digital Output (Serial Port)                                                                                 180
Analog In to PGA to ADC to Digital Output (Serial Port)                                                                          180
Analog In to ADC to DAC to HPOUTP0/HPOUTN0                                                                                       0
Analog In to PGA to ADC to DAC to HPOUTP0/HPOUTN0                                                                                0
Digital In (Serial Port) to DAC to HPOUTP0/HPOUTN0                                                                               180
1
  Because there is no phase inversion in any of the digital blocks, adding or removing these blocks from the signal paths does not affect the phase difference except for
  any filters and/or signal processing blocks used in the DSP.
2
  The phase can also be inverted easily in SigmaDSP or FastDSP using the inversion cell.
                                                                         Rev. 0 | Page 35 of 226


ADAU1788                                                                                                                           Data Sheet
Analog Line Inputs                                                                  PGAs
Line level signals can be input on the AINx pins of the analog                      The PGAs have a programmable gain from 0 dB to 35.25 dB.
inputs. Figure 55 shows a single-ended line input using the                         The gain is controlled via the PGAx_GAIN registers. The gain can
AINx pins. When using single-ended line input, the PGA must                         be increased by 10 dB by setting the PGAx_BOOST register to 1.
be disabled using the PGAx_EN bits.                                                 The slew between gain steps is performed automatically when
                                      ADAU1788                                      the PGAx_SLEW_DIS register is 0. When the PGAx_SLEW_DIS
                                                                                    register is set to 1, the slew can be performed manually with the
                                                                                    5 LSBs of the PGAx_GAIN register. These bits are intended
             LINE INPUT 0             AIN0
             LINE INPUT 1             AIN1                                          only for controlling smoother transitions between the 0.75 dB
                                                                                    steps of the 6 MSBs (PGAx_GAIN[10:5]) and must only be set
                                                       20534-158                    to a 0 when not transitioning the gain.
                 Figure 55. Single-Ended Line Inputs                                DIGITAL MICROPHONE INPUTS
Precharging Input Capacitors                                                        When using a digital microphone connected to the DMIC01
                                                                                    and DMIC23 pins, the corresponding DMICx_EN registers
Precharge amplifiers are enabled by default to quickly charge
                                                                                    must be set to enable the digital microphone signal paths. The
large series capacitors on the analog inputs. Precharging these
                                                                                    digital microphone channels can be swapped (left/right swap)
capacitors prevents pops in the audio signal. The precharge
                                                                                    by writing to the DMICxx_EDGE bits.
circuits are powered up by default when an ADC channel is
enabled and remain on for an amount of time determined by the                       The digital microphone inputs are clocked from the DMIC_CLK0
ADC_AIN_CHRG_TIME bits register control. The internal                               or DMIC_CLK1 pins. The digital microphone data stream must
impedance for the AINx pins is 750 Ω in this mode. However, at                      be clocked by these pins and not by a clock from another source,
startup, the internal impedance is governed by the time constant                    such as another audio IC. The frequency of each DMIC_ CLK
of the reference voltage at the CM pin because the input precharge                  output can be set individually via the DMIC_CLKx_RATE bits.
amplifiers use the CM voltage as a reference.                                       Each digital microphone data input pin must be mapped to the
                                                                                    corresponding DMIC_CLKx via the DMICxx_MAP registers.
Microphone Bias
                                                                                    Each digital microphone input pair has separate sample rate
The ADAU1788 includes two microphone bias outputs:
                                                                                    controls that determine the downsampling ratio. These controls
MICBIAS0 and MICBIAS1. These pins provide a voltage
                                                                                    are set via the DMICxx_FS bits. The output sample rate can be
reference for electret analog microphones. The MICBIASx
                                                                                    set between 12 kHz and 768 kHz. The initial decimation filter
pins can also cleanly supply voltage to digital or analog MEMS
                                                                                    order can be selected between fourth- or fifth-order via the
microphones with separate power supply pins. The MICBIASx
                                                                                    DMICxx_DEC_ORDER bits. The fourth-order selection yields
voltage is set in the microphone bias control register (MBIAS_
                                                                                    the lowest propagation delay, and the fifth-order selection may
CTRL). Using this register, either the MICBIAS0 or MICBIAS1
                                                                                    be needed to maintain full performance with some high dynamic
output can be enabled and disabled. The gain options provide
                                                                                    range microphones. The DMICxx_FCOMP bits control whether
two possible voltages: 0.65 × AVDD or 0.9 × AVDD.
                                                                                    or not the high frequency roll-off of the decimation filter is
Many applications require enabling only one of the two bias                         compensated for. No compensation gives the lowest propagation
outputs. Enable the two bias outputs when multiple microphones                      delay but slight attenuation in the pass-band. There are separate
are used in the system or when the positioning of the                               digital volume controls and 1 Hz high-pass filters for each
microphones on the PCB does not allow one pin to bias all                           digital microphone channel.
microphones.
                                                                                    The input pulse density modulation (PDM) is mapped directly
                                                                                    to the relative pulse code modulation (PCM) full-scale. For
                                                                                    example, a 50% PDM density input generates a −6 dBFS output
                                                                                    with a volume control setting of 0 dB.
                                                                                    The digital microphone signals and the ADCs are completely
                                                                                    independent and do not share decimation filters.
                                                                   Rev. 0 | Page 36 of 226


Data Sheet                                                                                                                                     ADAU1788
Digital Microphone Volume Control                                                             ADCs
The volume setting of each digital microphone channel can be                                  The ADAU1788 includes two 24-bit, Σ-Δ ADCs with a
digitally attenuated in the DMIC_VOLx registers. The volume can                               selectable sample rate of 12 kHz to 768 kHz.
be set between +24 dB and −71.25 dB in 0.375 dB steps. The
                                                                                              ADC Full-Scale Level
digital microphone volume can also be digitally muted in the
DMICx_MUTE bits. By default the volume control performs a soft                                The full-scale input to the ADCs (0 dBFS) is nominally
ramp when changed, which can be bypassed for instantaneous                                    0.49 V rms. Signal levels above the full-scale value cause the
change of volume via the DMIC_HARD_VOL bit. The volume                                        ADCs to clip.
control for every channel can be set to use the Channel 0 volume                              Digital ADC Volume Control
via the DMIC_VOL_LINK bit. When a digital microphone                                          The volume setting of each ADC can be digitally attenuated in
channel is enabled, it starts immediately at the volume level set by                          the ADCx_VOL registers. The volume can be set between
its DMIC_VOLx register. When a digital microphone channel is                                  +24 dB and −71.25 dB in 0.375 dB steps. The ADC volume can
disabled, it disables immediately and does not wait to ramp down                              also be digitally muted in the ADCx_MUTE bits. By default, the
the volume.                                                                                   volume control performs a soft ramp when changed, which can
                                                                                              be bypassed for instantaneous change of volume via the ADC_
       1.8V
                        CLK
                                              ADAU1788                                        HARD_VOL bit. The volume control for every channel can be
                  VDD         DATA
         0.1µF        DIGITAL                                                                 set to use the Channel 0 volume via the ADC_VOL_LINK bit.
                   MICROPHONE                                                                 When an ADC channel is enabled, it starts immediately at the
                 LEFT/RIGHT
                   SELECT   GND                                                               volume level set by its ADCx_VOL register. When an ADC
                                                                                              channel is disabled, it disables immediately and does not wait to
                                              DMIC_CLKx                                       ramp down the volume.
                        CLK
                                                                                              Filtering
                  VDD         DATA            DMICxx
         0.1µF         DIGITAL                                                                A high-pass filter is available on the ADC path to remove
                    MICROPHONE
                                                                                              dc offsets. This filter can be enabled or disabled by using the
                  LEFT/RIGHT
                                                                                              ADCx_HPF_EN bits. The corner frequency of this high-pass
                                                                 20534-159
                    SELECT   GND
                                                                                              filter is set to 1 Hz.
         Figure 56. Digital Microphone Interface Block Diagram                                The ADC01_FCOMP bits control whether the high frequency
                                                                                              roll-off of the decimation filter is compensated for or not. No
                                                                                              compensation gives the lowest propagation delay but with slight
                                                                                              attenuation in the pass-band.
                                                                             Rev. 0 | Page 37 of 226


ADAU1788                                                                                                                            Data Sheet
OUTPUT SIGNAL PATHS
Data can be routed to the output DAC path from the serial                         DAC
ports, the SigmaDSP core, the Fast DSP core, the ADCs, the
                                                                                  The ADAU1788 includes one 24-bit, Σ-Δ DAC. This converter
digital microphones, or the input ASRCs.
                                                                                  can operate with input sampling frequencies of 12 kHz, 24 kHz,
The analog output pins are capable of driving headphone or                        48 kHz, 96 kHz, 192 kHz, 384 kHz, or 768 kHz. The sample rate
earpiece speakers. The line outputs can drive a load of at least                  is selectable via the DAC_FS bit. Ensure that channels routed to
10 kΩ or can be put into headphone mode to drive headphones                       the DAC are at the same sample rate.
or earpiece speakers. The analog output pins are biased at the
                                                                                  There are two power options that trade off performance for
CM voltage.                                                                       lower power consumption in the DAC. DAC_LPM mode can
ANALOG OUTPUTS                                                                    set the DAC to run at a reduced oversampling ratio. The
Headphone Output                                                                  DAC_IBIAS control lowers the bias current to the DAC.
The headphone output is differential. There is one differential                   DAC Full-Scale Level
output available at HPOUTP0 and HPOUTN0. The output pins                          The full-scale output from the DAC (0 dBFS) is nominally 1 V rms
can be set as a headphone driver by setting the HP0_MODE bit                      for a differential output.
to 1 in the HP_CTRL register (Register 0xC040). The headphone
                                                                                  Digital DAC Volume Control and Filtering
output can drive a minimum load of at least 10 Ω. To mute or
unmute the headphone output, use the DAC0_MUTE bits                               The volume of the DAC channel can be digitally attenuated
(Register 0xC03B).                                                                using the DAC0_VOL registers. The volume can be set to be
                                                                                  between +24 dB and −71.25 dB in 0.375 dB steps. The DAC
Line Output                                                                       volume can also be digitally muted in the DAC0_MUTE bits. By
Set the output to line output mode by setting the HP0_MODE                        default, the volume control performs a soft ramp when
bit to 0. The analog output pins (HPOUTP0/LOUTP0 and                              changed, which can be bypassed for instantaneous change of
HPOUTN0/LOUTN0) can drive differential loads of ≥10 kΩ.                           volume via the DAC_HARD_VOL bit. When a DAC channel
By default, these pins are set to line output mode. To mute or                    is enabled, it starts at the lowest volume setting and ramps,
unmute the line output, use the DAC0_MUTE bit.                                    if DAC_HARD_VOL = 0, to the volume level set by the
Pop and Click Suppression                                                         corresponding DAC0_VOL register. When a DAC channel
                                                                                  is disabled, it ramps the volume from its current setting, if
To avoid clicks and pops, mute the analog output that is in use
                                                                                  DAC_HARD_VOL = 0, to mute and then turns off.
while changing any register settings that may affect the signal path.
This output can then be unmuted after the changes have been                       A high-pass filter is available on the DAC path to remove dc offsets.
made.                                                                             This filter can be enabled or disabled using the DAC0_HPF_EN
                                                                                  bits. The corner frequency of this high-pass filter is set to 1 Hz.
                                                                                  The DAC linear interpolation filter can be selected via the
                                                                                  DAC_MORE_FILT bit in Register 0xC03A. Setting DAC_
                                                                                  MORE_FILT = 0 results in lower propagation delay at the
                                                                                  expense of lower attenuation of out of band components.
                                                                Rev. 0 | Page 38 of 226


Data Sheet                                                                                                                          ADAU1788
PDM OUTPUTS                                                                      ASRCs
The ADAU1788 includes two channels of high performance, 1-bit                    The ADAU1788 includes ASRCs to enable asynchronous full-
PDM outputs suitable for driving an external amplifier or other                  duplex operation of the serial port. Four channels of ASRC are
peripheral with low latency. These PDM outputs can operate                       available for the digital outputs, and four channels of ASRC are
with input sampling frequencies of 12 kHz, 24 kHz, 48 kHz,                       available for the digital input signals.
96 kHz, 192 kHz, 384 kHz, or 768 kHz. The sample rate is                         The ASRCs can convert serial output data from the internal rate
selectable via the PDM_FS bit. Ensure that all channels routed                   of up to 192 kHz back down to less than 8 kHz. All intermediate
to the PDM outputs are at the same sample rate.                                  frequencies and ratios are also supported.
The PDM output modulators can run either at 3.072 MHz or                         Each channel of the input ASRC can select its source from any
6.144 MHz, which is selected via the PDM_RATE bit. This bit                      of the 16 channels on the serial audio port via the ASRCIx_
also determines the rate of the PDM output clock.                                ROUTE bits. The output (internal) sample rate of the input
The PDM output is sent over a 2-wire (PDM clock and PDM                          ASRC is set via the ASRCI_OUT_FS bit.
data) dual data rate interface. These two signals can be routed to               The output ASRC channels can receive their inputs from many
any multipurpose (MPx) pin output via the respective                             internal sources via the ASRCOx_ROUTE bits. Ensure that the
MPx_MODE bits for each pin.                                                      sample rate of all sources to all of the channels of the output
PDM Outputs Full-Scale Level                                                     ASRC are at the same sample rate. The source of Channel 0
The full-scale PDM input results in the full-scale PDM outputs.                  determines the internal sample rate of the output ASRC. The
The PDM modulator performance reduces at an output                               source of the channels to the output ASRC are set via the
amplitude greater than −7.5 dBFS.                                                ASRCOx_ROUTE bits.
PDM Outputs Volume Control and Filtering                                         The ASRCs automatically mute their outputs to zero data when
                                                                                 the outputs are not locked. The state of each ASRC lock can be
The volume of each PDM channel can be digitally attenuated
                                                                                 monitored via the ASRCI_LOCK and ASRCO_LOCK read only
using the PDM_VOLx registers. The volume can be set to be
                                                                                 status bits. In addition, unlocked to locked or locked to
between +24 dB and −71.25 dB in 0.375 dB steps. The PDM
                                                                                 unlocked transitions of each ASRC can be used as an interrupt
volume can also be digitally muted in the PDMx_MUTE bits. By
                                                                                 source to the two interrupt controllers.
default, the volume control performs a soft ramp when changed,
which can be bypassed for instantaneous change of volume via the                 By default, the ASRCs use the high performance mode of
PDM_HARD_VOL bit. The volume control for both channels can                       operation. A lower power, lower performance mode of
be set to use the Channel 0 volume via the PDM_VOL_LINK bit.                     operation can be enabled via each ASRCs ASRCx_LPM bit
When a PDM channel is enabled, it starts at the lowest volume                    control.
setting and ramps, if PDM_HARD_VOL = 0, to the volume level                      Additional filtering options are available to further customize
set by its PDM_VOLx register. When a PDM channel is disabled, it                 the ASRCs to any application. Each ASRC has a ASRCx_VFILT
ramps the volume from its current setting, if PDM_HARD_VOL =                     bit that can enabled a voice band filter that provides additional
0, to mute and then turn off.                                                    rejection at the Nyquist frequency, which can be useful when
A high-pass filter is available on the PDM path to remove dc offsets.            using traditional voice band sampling frequencies. There is also
This filter can be enabled or disabled by using the                              an ASRCx_MORE_FILT control bit for each ASRC that
PDMx_HPF_EN bits. The corner frequency of this high-pass                         provides additionally filtering of out of band energy and may
filter is set to 1 Hz.                                                           improve performance in some conditions.
The order of the final interpolation filter can be selected via the
PDM_MORE_FILT bit. Selecting the lower order filter results
in lower propagation delay at the expense of lower attenuation
of out of band components.
                                                               Rev. 0 | Page 39 of 226


ADAU1788                                                                                                                            Data Sheet
INTERPOLATION AND DECIMATION BLOCKS                                               sampling rates are determined by the FDECxx_OUT_FS and
                                                                                  FINTxx_OUT_FS bits. For the interpolation block, the output
The ADAU1788 includes blocks designed to convert audio from
                                                                                  rate must be set higher than the input rate. For the decimation
the fast sampling rate used for noise cancelling and the slow
                                                                                  block, the output rate must be set lower than the input rate.
audio rate of the audio source. There are eight channels of fast to
slow decimation and eight channels of slow to fast interpolation.                 SIGNAL LEVELS
Every two channel pairs of each block can independently operate                   Full-scale digital or 0 dBFS maps to the analog full-scale of
at different input and output rates than the other two channel                    the various converters. The SigmaDSP and FastDSP cores can
pairs. Ensure that the sampling rate of each two channel pair                     maintain up to 24 dBFS internally but clip symmetrically to
inputs matches when selecting the inputs via the routing register                 0 dBFS at their outputs. By default, there is no gain adjustment
controls. The input sampling rates are determined by the                          between any block.
FDECxx_IN_FS and FINTxx_IN_FS bits and the output
                                                                Rev. 0 | Page 40 of 226


Data Sheet                                                                                                                            ADAU1788
FastDSP CORE
The ADAU1788 FastDSP core is optimized for ANC processing.                         •     Output is less than or equal to zero
The processing capabilities of the core include biquad filters,                    •     Accumulator overflow
limiters, expanders, multipliers, bit wise operations, clippers,
                                                                                   Each instruction can always execute or conditionally execute
volume controls, and weighted mixing. The core has inputs from all
                                                                                   based on an individual flag or other states. The other states
sources and sixteen outputs. The core is controlled with a 27-bit
                                                                                   include the following:
program word, with a maximum of 64 instructions per frame.
                                                                                   •     The logic state of MPx pins (MP0 to MP10), if used as
INSTRUCTIONS                                                                             GPIOs. The state of the output MPx pin can be set in
A complete list of instructions and processing blocks can be                             Register 0xC092 and Register 0xC093 or SigmaDSP.
found in the SigmaStudio software for the ADAU1788. The                            •     The FDSP_REG_COND0 to FDSP_REG_COND7 bits
available instructions include the following:                                            are set high or low.
•    Single precision (27-bit fractional precision)                                •     The Modulo N counter equals zero.
     biquad/second-order filters                                                   The GPIOs can be used on any unused MPx pins. The state of
•    Double precision (54-bit fractional precision)                                the MPx pins used as GPIOs determines whether or not an
     biquad/second-order filters                                                   instruction executes.
•    Lower precision (19-bit fractional precision)
                                                                                   The FDSP_REG_CONDx bits are read/write bits that can be
     biquad/second-order filters
                                                                                   accessed via any of the control interfaces or via the SigmaDSP.
•    Two to four input addition
                                                                                   The state of these registers determines whether or not an
•    T connection in SigmaStudio
                                                                                   instruction executes.
•    Limiter with/without external detector loop or side chain
     input                                                                         The Modulo N counter is a counter that increments every frame
•    Expander with/without external detector loop or side chain                    of the FastDSP. The counter is reset to 0 after the number of
     input                                                                         frames is set in the FDSP_MOD_N bit. Instructions can execute
•    Linear gain                                                                   every N frames set by the FDSP_MOD_N bit, which provides a
•    Volume slider                                                                 mechanism to easily run some instructions at a lower rate than
•    Mute                                                                          the frame rate.
•    Two input multiply                                                            When an instruction does not execute based on a condition,
•    Two to four input scale and mix                                               the instruction can be set to either do nothing or pass its input
•    Symmetrical clipper                                                           to its output.
•    Absolute value
                                                                                   INPUT SOURCES
•    Shift
•    OR, AND, XOR, and INV                                                         Any instruction can use any of the following as an input source:
•    Memory read or write                                                          any data register, any accumulator register, any serial port input
                                                                                   channel, any digital microphone input, any ADC input, any
FILTER PRECISION                                                                   SigmaDSP output, any ASRCI channel, or any output from the
Different levels of fractional precision are available for filters in              interpolation block.
the FastDSP core. Using lower fractional precision results in                      The frame rate of the FastDSP must be set and determines when
lower power consumption than using higher precision. However,                      the program counter starts counting again at 0, which must be
care must be taken to ensure that filters have enough precision                    set to the sample rate of the fastest source. The source that the
to maintain stability.                                                             frame rate is determined by is set via the FDSP_RATE_
                                                                                   SOURCE bits. If desired, the frame rate can be set independent of
FLAGS AND CONDITIONAL EXECUTION
                                                                                   any source, and the rate can be set via the FDSP_RATE_DIV bits.
Several flags can be set or not set on a per instruction basis.
These flags are set based on the output of that instruction.
These flags include the following:
•    Output equals zero
•    Output is not equal to zero
•    Output is greater than zero
•    Output is less than zero
•    Output is greater than or equal to zero
                                                                 Rev. 0 | Page 41 of 226


ADAU1788                                                                                                                             Data Sheet
POWER AND RUN CONTROL                                                             PARAMETER BANK SWITCHING
All program, parameter, and data memories for the FastDSP can                     Three banks of parameters are available: A, B, and C. At any
be read or written from any control interface or the SigmaDSP                     given time, the FastDSP uses only one of these banks. The
when POWER_EN = 1, FDSP_EN = 1, and the PLL is locked, if                         three banks allow coefficients for filters and variables for other
in use.                                                                           instructions to easily be switched between different processing
A single register FDSP_EN powers up the FastDSP core to allow                     scenarios. The bank used is selected with the FDSP_BANK_SEL
access to the memories. The FastDSP core starts processing                        bits.
when both FDSP_EN = 1 and FDSP_RUN = 1.                                           When the current bank is changed, the parameter values used
                                                                                  for processing can either be changed on the next frame start or
DATA MEMORY
                                                                                  ramped via linear interpolation between the previously selected
The ADAU1788 FastDSP datapath is 28 bits (5.23 format) and                        bank and the new bank indicated via the FDSP_BANK_SEL bits.
up to 24 dBFS is allowed. All inputs and outputs to FastDSP are                   To select this change or ramp, use the FDSP_RAMP_MODE
24 bits (1.23 format). The outputs are truncated to 24 bits so                    bit. When the linear parameter ramp mode is selected, only the
>0 dBFS on an output results in clipping. The data memory is                      parameters associated with the three biquad instructions ramp.
64 words. The double length memory enables the core to                            All parameters associated with other instructions change at the
perform double precision arithmetic with double length data                       beginning of the next frame. Parameters in banks that are
and single length coefficients.                                                   actively ramping do not change during a bank switch.
Each instruction has four associated data/state memory locations.                 It is possible to stop the linear ramp of parameters between the two
These locations can read at any time via the I2C or SPI or from                   values in the previous and current bank. The FDSP_LAMBDA
the SigmaDSP.                                                                     bits are a 6-bit value representing the point along the linear
PARAMETERS                                                                        interpolation curve between the two banks at which the bank
                                                                                  ramp switch stops. The lambda value can be updated on-the-fly
Parameters, such as filter coefficients, limiter settings, and
                                                                                  via the control interfaces but only increased after a ramped
volume control settings, are saved in parameter memories. Each
                                                                                  bank switch is initiated. To complete a bank switch, set a value
parameter is a 32-bit number. The format of this number
                                                                                  of 63 (default setting). The actual current ramp point (0 to 63) can
depends on the associated instruction. The number formats of
                                                                                  be read via the FDSP_CURRENT_LAMBDA bits. When this
the different parameters are shown in Table 16 for the biquad
                                                                                  value reaches 63, the bank switch is complete, and the current
instructions. When the parameter formats use less than the full
                                                                                  parameters used match the current bank. Parameters in the two
32-bit memory space, as with the limiter parameters, the data is
                                                                                  banks being ramped between cannot be modified while a
LSB aligned.
                                                                                  ramped bank switch is occurring.
Table 16. Parameter Number Format                                                 An interrupt can be triggered to either interrupt controller via
Parameter Type                           Format                                   the IRQx_PRAMP interrupt source bits. This interrupt triggers
Filter Coefficient (B0, B1, B2, A1, A2)  5.27                                     on the first frame when a ramped bank switch is active and
There are three parameter banks available. Each bank can hold                     FDSP_CURRENT_LAMBDA equals FDSP_LAMBDA.
a full set of 320 parameters (64 filters × 5 coefficients). Users                 The rate at which the ramp between the two banks occurs is
can switch between Bank A, Bank B, and Bank C, allowing three                     selectable via the FDSP_RAMP_RATE bits.
sets of parameters to be saved in memory and switched on-the-
fly while the core is running. Bank switching can be achieved by
                                                                                  PARAMETER BANK COPYING
writing to the FDSP_BANK_SEL bits. Parameters in the active                       The parameters of any bank can be copied to any other
bank must only be updated via the FastDSP safeload registers                      bank with a single control write. There are six registers,
while the core is running. If parameters are not updated in this                  FDSP_COPY_xx, for the six possible bank copy operations.
way, a bad output likely results.                                                 Writing a 1 to one of these bits initiates a bank copy. After a
                                                                                  bank copy initiates, the FastDSP waits until the start of the next
Parameters are assigned to instructions in the order in which
                                                                                  frame, and then during the next frame copies the content of the
the instructions are instantiated in the code.
                                                                                  banks while the associated instruction is executing. The bank
                                                                                  copy completes at the start of the subsequent frame and takes at
                                                                                  most two frames to complete from the initiation. Copying to the
                                                                                  active bank is not permitted but results in no action being taken.
                                                                Rev. 0 | Page 42 of 226


Data Sheet                                                                                                                           ADAU1788
Table 17. Memory Addressing for FastDSP Core
Memory                     Memory Size              Word Size            Base Address (Decimal)                   Base Address (Hexadecimal)
Program                    64                       32                   8192                                     0x2000
Bank A Parameter 0         64                       32                   8256                                     0x2040
Bank A Parameter 1         64                       32                   8320                                     0x2080
Bank A Parameter 2         64                       32                   8384                                     0x20C0
Bank A Parameter 3         64                       32                   8448                                     0x2100
Bank A Parameter 4         64                       32                   8512                                     0x2140
Bank B Parameter 0         64                       32                   8576                                     0x2180
Bank B Parameter 1         64                       32                   8640                                     0x21C0
Bank B Parameter 2         64                       32                   8704                                     0x2200
Bank B Parameter 3         64                       32                   8768                                     0x2240
Bank B Parameter 4         64                       32                   8832                                     0x2280
Bank C Parameter 0         64                       32                   8896                                     0x22C0
Bank C Parameter 1         64                       32                   8960                                     0x2300
Bank C Parameter 2         64                       32                   9024                                     0x2340
Bank C Parameter 3         64                       32                   9088                                     0x2380
Bank C Parameter 4         64                       32                   9152                                     0x23C0
State 0 (A1 High)          64                       32                   9216                                     0x2400
State 1 (A2 High)          64                       32                   9280                                     0x2440
State 2 (A1 Low)           64                       32                   9344                                     0x2480
State 3 (A2 Low)           64                       32                   9408                                     0x2400
PARAMETER MEMORY ACCESS                                                          FastDSP PARAMETER SAFELOAD
Reads from any parameter memory bank from the I2C, SPI, or                       The parameter memory for a single instruction can be updated
SigmaDSP are unrestricted if the FastDSP core is enabled but                     in real time on the active bank via the safeload mechanism over
not running. Reads of unused parameter banks from the I2C,                       the control interface. Set the instruction number in the
SPI, or SigmaDSP are unrestricted if the FastDSP core is                         FDSP_SL_ADDR register, set the parameter values in the
enabled and running. While the core is running, if the I2C, SPI,                 FDSP_SL_Py_x registers, and write a 1 to the FDSP_SL_UPDATE
or SigmaDSP try to access the same location on the same cycle,                   register. After these settings and write occur, all parameters for
the SigmaDSP has priority, and the read from the I2C or the SPI                  that instruction are updated at the same time with the values in
returns all 0s.                                                                  the FDSP_SL_Py_x registers at the beginning of the next frame.
Direct reads of in use banks from the I2C or the SPI, mREAD                      There is a second FastDSP safeload interface that is mapped to
instruction, or SigmaDSP are not allowed and return 0s. A read                   the data memory space of the SigmaDSP, which allows the
of the current bank returns all 0s. Writes to all parameter banks                SigmaDSP to have word addressable access.
are possible when the FastDSP core is enabled but not running.
Writes to unused banks are possible at any time. While the core
is running, if the I2C, SPI, or SigmaDSP try to write to the same
location on the same cycle, the SigmaDSP has priority, and the
write from the I2C or the SPI does not occur.
                                                               Rev. 0 | Page 43 of 226


ADAU1788                                                                                                                                  Data Sheet
SigmaDSP CORE
The ADAU1788 has an integrated SigmaDSP core that provides
audio signal processing functions for improving the performance
of the playback system. The signal processing flow is designed
                                                                                       DATA SOURCE                      COEFFICIENT SOURCE
                                                                                        (DATA RAM,                       (PARAMETER RAM,
using the SigmaStudio programming environment, which                                  ROM CONSTANTS,
                                                                                       AUDIO INPUTS)
                                                                                                                         ROM CONSTANTS)
allows graphical schematic entry and real-time control of all
                                                                                             28                                      28          28
signal processing functions and registers.
The SigmaDSP core does not begin a processing frame until it
                                                                                                                 56                         TRUNCATOR
receives a go signal from the go source. The go signal is sent
to the SigmaDSP after the signal is present at the go source. Set the                               56
go source by using the SDSP_RATE_SOURCE bits. Set the                                                                                            56
SDSP_RUN bit to 1 to enable the SigmaDSP core to run after
it receives a go signal.                                                                              DATA OPERATIONS
                                                                                             (ACCUMULATORS (3), dB CONVERSION,
                                                                                                BIT OPERATORS, BIT SHIFTER, ...)
By default, with SDSP_SPEED = 0, the core runs at 24.576 MHz,
giving 512 cycles of processing per each 48 kHz sample period.                                                   56
With SDSP_SPEED = 1, the core runs at 49.152 MHz, giving
1022 cycles of processing at 48 kHz.                                                                     TRUNCATOR
SIGNAL PROCESSING DETAILS
                                                                                                                 28
Standard library algorithms perform fixed point calculations in
                                                                                                                                                        20534-063
                                                                                                           OUTPUTS
either 28-bit single precision or 56-bit double precision. The
input and output word lengths of the DSP core are 24 bits, but                                    Figure 57. Simplified DSP Core Architecture
the signals inside the core are extended automatically to 28 bits
                                                                                  Program Counter
to create processing headroom. This headroom allows internal
gains of up to 24 dB without clipping. Additional gains can be                    The execution of instructions in the core is governed by a program
achieved by initially scaling down the input signal in the DSP                    counter, which sequentially steps through the addresses of the
signal flow. The DSP core output is 24 bits. Therefore, linear                    program RAM. The program counter starts every time a start
scaling, compression, or limiting may be necessary to prevent                     pulse signal is received. The start pulse signal occurs every time
clipping on the output.                                                           a new audio sample is received by the functional block, generating
                                                                                  the start pulse. The source of the start pulse is selected by the
The DSP core consists of a simple 56-bit multiply accumulate
                                                                                  SDSP_RATE_SOURCE control bits.
(MAC) unit with two sources: data and coefficient. The data
source can come from the data RAM, a read only memory                             SigmaStudio inserts a jump to start command at the end of
(ROM) table of commonly used constant values, or the audio                        every program. The program counter increments sequentially
inputs to the core. The coefficient source can come from the                      until the counter reaches the jump to start command and then
parameter RAM or from a ROM table of commonly used                                jumps to the program start address and waits for the next audio
constant values.                                                                  frame to clock into the core.
The two sources are multiplied in a 28-bit fixed point multiplier                 Watchdog
and the signal is then input to the 56-bit adder. The result is                   The SigmaDSP watchdog is a feature that monitors the amount
stored in one of three 56-bit accumulator registers. The                          of instructions used in the DSP and checks against an instruction
accumulators can be output from the core in 28-bit format or can                  limit set by the user. If the amount of instructions that are executed
optionally be written back into the data or parameter RAMs.                       in the DSP exceeds this limit, the watchdog can notify other ICs
                                                                                  in the system via an MPx pin.
                                                                                  Enable the watchdog via the SDSP_WDOG_EN bit in the
                                                                                  SDSP_CTRL3 register. Set the value using the SDSP_WDOG_ VAL
                                                                                  bits in the SDSP_CTRL4 through SDSP_CTRL6 registers.
                                                                                  The SigmaDSP watchdog error is reported in DSP_STATUS
                                                                                  register (Register 0xC0AE).
                                                                 Rev. 0 | Page 44 of 226


Data Sheet                                                                                                                           ADAU1788
Features                                                                          The device can be programmed using the SigmaStudio graphic
The SigmaDSP core architecture is designed specifically for audio                 tool provided by Analog Devices. No knowledge of writing line
processing and, therefore, includes several features that maximize                level DSP code is required. More information about SigmaStudio
processing efficiency. Hardware accelerators, such as decibel                     is available at www.analog.com/SigmaStudio.
conversion, trigonometric tables, and audio specific ROM                          READ/WRITE DATA FORMATS
constants provide improved processing power and simplified
                                                                                  The read/write formats of the control port are byte oriented to
algorithm coding.
                                                                                  allow ease of programming of common microcontrollers. To fit
Numeric Formats                                                                   the data into a byte oriented format, 0s are added to the data
DSP systems commonly use a standard numeric format.                               fields before the MSB to extend the data-word to a full 8 bits.
Fractional numeric systems are specified by an AB format,                         For example, 28-bit words written to the parameter RAM are
where A is the number of bits to the left of the decimal point,                   preceded by four leading 0s to create a 32-bit (4-byte) word, and
and B is the number of bits to the right of the decimal point.                    39-bit words written to the program RAM are preceded by one
                                                                                  leading 0 to create a 40-bit (5-byte) word. These zero padded data
The ADAU1788 uses the Numeric Format 5.23 for both the
                                                                                  fields are appended to a 3-byte field that consists of a 7-bit chip
parameter and data values.
                                                                                  address, a read/write bit, and a 16-bit RAM/register address. The
Numeric Format 5.23                                                               control port knows how many data bytes to expect based on the
The linear range of the ADAU1788 numeric format is −16.0 to                       address given in the first three bytes.
+16.0 − 1 LSB.                                                                    The total number of bytes for a single location write command
For example,                                                                      can vary from one byte (for a control register write) to five bytes
                                                                                  (for a program RAM write). Use burst mode to fill the
•    1000 0000 0000 0000 0000 0000 0000 = −16.0
                                                                                  contiguous register or RAM locations. A burst mode write begins
•    1110 0000 0000 0000 0000 0000 0000 = −4.0
                                                                                  by writing the address and data of the first RAM or register location
•    1111 1000 0000 0000 0000 0000 0000 = −1.0
                                                                                  to be written to. Rather than ending the control port transaction
•    1111 1110 0000 0000 0000 0000 0000 = −0.25
                                                                                  (by issuing a stop command in I2C mode or by bringing the SS
•    1111 1111 0011 0011 0011 0011 0011 = −0.1
                                                                                  signal high in SPI mode after the data-word), as in a single-
•    1111 1111 1111 1111 1111 1111 1111 = +1 LSB below 0
                                                                                  address write, the next data-word can be written immediately
•    0000 0000 0000 0000 0000 0000 0000 = +0
                                                                                  without specifying its address. The ADAU1788 control port
•    0000 0000 1100 1100 1100 1100 1101 = +0.1
                                                                                  auto-increments the address of each write even across the
•    0000 0010 0000 0000 0000 0000 0000 = +0.25
                                                                                  boundaries of the different RAMs and registers. Burst mode is
•    0000 1000 0000 0000 0000 0000 0000 = +1.0
                                                                                  outlined in the respective control port sections.
•    0010 0000 0000 0000 0000 0000 0000 = +4.0
•    0111 1111 1111 1111 1111 1111 1111 = +16.0 − 1 LSB
The serial port accepts up to 24 bits on the input and is sign
extended to the full 28 bits of the DSP core.
Programming
On power-up, the ADAU1788 must be configured with a
clocking scheme and then loaded with register settings. After the
codec signal path is set up, the DSP core can be programmed.
With a 48 kHz sample rate, the internal clock rate is
49.152 MHz, resulting in 1024 instruction cycles per audio
sample rate.
                                                                Rev. 0 | Page 45 of 226


ADAU1788                                                                                                                               Data Sheet
SOFTWARE SAFELOAD                                                                  because the write address is calculated relative to the address of
                                                                                   the data, which starts at Address 0x0001. Therefore, to update a
To update parameters in real time while avoiding pop and click
                                                                                   parameter at Address 0x000A, the target address is 0x0009.
noises on the output, the ADAU1788 uses a software safeload
mechanism. The software safeload mechanism enables the                             Address 0x0007 designates the number of words to be written
SigmaDSP core to load new parameters into the RAM while                            to the RAM parameter during the safeload. A biquad filter uses
guaranteeing that the parameters are not in use. The use of this                   all five safeload data addresses. A simple mono gain cell uses
mechanism prevents an undesirable condition where an                               only one safeload data address. Writing to Address 0x0007 also
instruction executes with a mix of old and new parameters.                         triggers the safeload write to occur in the next audio frame.
SigmaStudio sets up the necessary code and parameters                              The safeload mechanism is software based and executes once
automatically for new projects. The safeload code, along                           per audio frame. Therefore, take care when designing the
with other initialization codes, fills the first 39 locations in                   communication protocol. A delay equal to or greater than the
the program RAM. The first eight parameter RAM locations                           sampling period (the inverse of sampling frequency) is required
(Address 0x0000 to Address 0x0007) are configured by default                       between each safeload write. A sample rate of 48 kHz equates to
in SigmaStudio as described in Table 18.                                           a delay of at least 21 μs. If this delay is not observed, the
                                                                                   downloaded data is corrupted.
Table 18. Software Safeload Parameter RAM Defaults
Address (Hex)        Function
                                                                                   FastDSP SAFELOAD
0x0000               Modulo RAM size                                               There are five memory locations mapped to the data memory of
0x0001               Safeload Data 1                                               the SigmaDSP that can be used to update the current bank
0x0002               Safeload Data 2                                               parameters of a single instruction of the FastDSP.
0x0003               Safeload Data 3                                               The functionality of this is the same as the functionality of the
0x0004               Safeload Data 4                                               FastDSP safeload via the control port (refer to the FastDSP
0x0005               Safeload Data 5                                               Parameter Safeload section). The difference is that the parameters
0x0006               Safeload target address (offset of −1)                        can be addressed on a 32-bit word basis, making the writes
0x0007               Number of words to write/safeload trigger                     more efficient than reusing the control port fast load mechanism
Address 0x0000, which controls the modulo RAM size, is set by                      that is byte addressable. The parameters are also written to the
SigmaStudio and is based on the dynamic address generator                          FastDSP as soon as the frame executes, without needing to write
mode of the project.                                                               a trigger bit. Table 19 lists the SigmaDSP assembler names for
                                                                                   the functions used for safeload.
Parameter RAM Address 0x0001 to Address 0x0005 are the five
data slots for storing the data for safe loading. The safeload                     Table 19. SigmaDSP Safeload to the FastDSP Current Bank
parameter space contains five data slots by default because most                   Name                 Function
standard signal processing algorithms have five parameters or less.                FDSP_SL_ADDR         FastDSP safeload instruction number
Address 0x0006 is the safeload target address in the RAM (with                     FDSP_SL_P0           FastDSP Safeload Parameter B0
an offset of −1) parameter, which designates the first address to                  FDSP_SL_P1           FastDSP Safeload Parameter B1
be written. If more than one word is written, the address                          FDSP_SL_P2           FastDSP Safeload Parameter B2
increments automatically for each data-word. Up to five sequential                 FDSP_SL_P3           FastDSP Safeload Parameter A1
parameter RAM locations can be updated with safeload during                        FDSP_SL_P4           FastDSP Safeload Parameter A2
each audio frame. The target address offset of −1 is used
                                                                 Rev. 0 | Page 46 of 226


Data Sheet                                                                                                                        ADAU1788
PROGRAM RAM, PARAMETER RAM, AND DATA RAM
The ADAU1788 address space encompasses a set of registers                       PARAMETER RAM
and three RAMs: program, parameter, and data. Table 20 shows                    The parameter RAM is 28-bits wide and occupies Address 0
the RAM map. The memory map from the perspective of the                         (0x0000) to Address 1023 (0x3FFF). The data format of the
SigmaDSP is different than the mapping of the memories to the                   parameter RAM is twos complement, 5.23, which means that
external control interface because internally within the                        the coefficients can range from +16.0 (minus 1 LSB) to −16.0,
SigmaDSP each word has its own address, while over the                          with 1.0 represented by the binary word 0000 1000 0000 0000
control interface, each byte has its own address. Additionally,                 0000 0000 0000 or by the hexadecimal word 0x00 0x80 0x00 0x00.
the mapping of the memories to the external control interface is
                                                                                The parameter RAM can be written to directly or with a safeload
offset.
                                                                                write. The direct write mode of operation is typically used
The program RAM and parameter RAM are not initialized on                        during a completely new loading of the RAM using burst mode
power-up and are in an unknown state until the RAMs are                         addressing to avoid any clicks or pops in the outputs. Although
written to.                                                                     this mode can be used during program execution, there is no
PROGRAM RAM                                                                     handshaking between the core and the control port, and the
                                                                                parameter RAM is unavailable to the DSP core during control
The program RAM contains the 39-bit operation codes that are
                                                                                writes, resulting in pops and clicks in the audio stream.
executed by the core. The SigmaStudio compiler calculates the
instructions executed per frame for a given program and generates               SigmaStudio automatically assigns the first eight positions to
an error when this number exceeds the maximum allowable                         safeload parameters. Therefore, project specific parameters start
instructions per frame based on the sample rate of the signals in               at Address 0x0008.
the core.                                                                       The SDSP_RUN bit (Bit 0, Register 0xC081) must be set to 0
Because the end of a program contains a jump to start command,                  before writing to the parameter RAM.
the unused program RAM space does not need to be filled with                    DATA RAM
no operation (NOP) commands.
                                                                                The ADAU1788 data RAM stores audio data-words for
                                                                                processing, as well as certain run-time parameters. SigmaStudio
                                                                                provides the data and address information for writing to and
                                                                                reading from the data RAM. The ADAU1788 has 2048 words of
                                                                                data RAM available.
                                                                                The SigmaStudio compiler manages the data RAM and indicates
                                                                                whether the number of addresses needed in the design exceeds
                                                                                the maximum number available.
Table 20. RAM SigmaDSP Internal Map and Read/Write Modes
Memory                  Size (Words)           Address Range                              Read        Write     Write Modes
Parameter RAM           2048 × 28              0 to 2047 (0x0000 to 0x03FF)               Yes         Yes       Direct, safeload
Program RAM             2048 × 39              3072 to 4095 (0x0C00 to 0x13FF)            Yes         Yes       Direct
                                                              Rev. 0 | Page 47 of 226


ADAU1788                                                                                                                         Data Sheet
POWER SAVING OPTIONS
The ADAU1788 offers multiple options to save the power in                        DAC LOW POWER MODES
some of the blocks.
                                                                                 The DAC offers two separate, selectable low power operating
ADC BIAS CURRENT CONTROL                                                         modes, allowing power vs. performance trade-offs when using
The ADCs provide a mechanism to modify the bias current level                    the DAC. Generally, using the DAC_LPM = 1 setting provides
used, allowing performance vs. power consumption options for                     the same or slightly better performance at slightly lower power
the user. Four possible settings can be set independently for                    consumption.
Channel 0 and Channel 1 via the ADC01_IBIAS. Both low                            PLL BYPASS
power settings also produce more part to part variation in the
                                                                                 Bypassing the PLL saves power. If the 24.576 MHz external
performance parameters than normal power mode.
                                                                                 clock is available and >25 MIPs operation of the SigmaDSP is
DAC BIAS CURRENT CONTROL                                                         not needed, there is no downside to bypassing the PLL.
The DAC provides a mechanism to modify the bias current                          Table 21 PLL_BIAS Power Comparison
level used, allowing performance vs. power consumption
                                                                                                                          Relative Power
options for the user. Four possible settings can be set via the                  PLL_BYPASS          PLL Operation        Consumption (mW)
DAC_IBIAS control bit.                                                           0                   Used                 0
                                                                                 1                   Bypassed             −0.55
Table 22. ADC01_IBIAS Power and Performance Options
                                                        Change in Digital Noise
                                                        Reduction (DNR),                 Change in THD + N       Change in Power Consumption
ADC01_IBIAS Setting        Description                  A-Weighted (dB)                  Level at 1 kHz (dB)     per ADC Channel (mW)
010                        Enhanced performance         0                                0                       +0.12
000                        Normal operation             0                                0                       0
011                        Power saving                 −0.7                             9                       −0.27
001                        Extreme power saving         −0.7                             11.5                    −0.39
Table 23. DAC_IBIAS Power and Performance Options in Headphone Mode
                                                      Change in DNR,            Change in THD + N
DAC_IBIAS Setting        Description                  A-Weighted (dB)           Level at 1 kHz (dB)      Change in Power Consumption (mW)
010                      Enhanced performance         0                         −1                       +0.22
000                      Normal operation             0                         0                        0
011                      Power saving                 −0.5                      +4                       −0.51
001                      Extreme power saving         −1.0                      +7                       −0.73
Table 24. DAC Low Power and Performance Options in Line Output Mode
Mode                    Relative THD + N at 1 kHz, −6 dB                   DNR A-Weighted (dB)                Relative Power (mW)
Default                 0 dB                                               105.5                              0
DAC_LPM = 1             0 dB                                               105.5                              −0.041
DAC_LPM_II = 1          8 dB                                               105.8                              −0.058
                                                               Rev. 0 | Page 48 of 226


Data Sheet                                                                                                                    ADAU1788
SigmaDSP CLOCK SPEED CONTROL                                                   ASYNCHRONOUS SAMPLE RATE CONVERTERS
By default, SDSP_SPEED is set to 0 and the SigmaDSP receives                   LOW POWER MODES
a 24.576 MHz clock. If the PLL is used and SDSP_SPEED is set                   The ASRCs offer two separate, selectable low power operating
to 1, the SigmaDSP receives a 49.152 MHz clock and is able to                  modes. These modes allow power vs. performance trade-offs
run twice as many instructions. If this extra processing power is              when using the ASRCs. Generally, if the data being sourced or
not needed, keeping SDSP_SPEED = 0 saves power.                                sinked to the ASRCs is from or to the ADC or DAC using the
                                                                               ASRCx_LPM_II setting provides the lowest power consumption
Table 25. SDSP_SPEED Power Comparison
                                                                               and does not degrade the performance of the converters.
                SigmaDSP                Relative Power
SDSP_SPEED      Clock Rate (MHz)        Consumption (mW)
1               49.152                  0
0               24.576                  −0.076
Table 26. Input ASRC Power and Performance Options for 44.1 kHz to 48 kHz Conversion
Mode                        THD + N at 1 kHz (dB)        THD + N at 20 kHz               DNR AW (dB)     Relative Power per Channel (mW)
Default                     123                          123                             130             0
ASRCI_LPM = 1               120                          118                             130             −0.041
ASRCI_LPM_II = 1            112                          108                             130             −0.058
Table 27. Output ASRC Power and Performance Options for 48 kHz to 44.1 kHz Conversion
Mode                    THD + N at 1 kHz (dB)          THD + N at 20 kHz             DNR AW (dB)      Relative Power per Channel (mW)
Default                 123                            123                           130              0
ASRCO_LPM = 1           120                            118                           130              −0.045
ASRCO_LPM_II = 1        112                            108                           130              −0.070
                                                             Rev. 0 | Page 49 of 226


ADAU1788                                                                                                                            Data Sheet
CONTROL PORT
The ADAU1788 has a 4-wire SPI control port and a 2-wire I2C                        Registers and bits shown as reserved in the register map read
bus control port. Each port can set the memories and registers.                    back 0s.
The IC defaults to I2C mode but can be put into SPI control                        The control port pins are multifunctional, depending on the
mode by pulling the SS pin low three times. When in I2C mode,                      mode in which the device is operating. Table 28 describes these
the unused control pins determine the I2C device address. The                      multiple functions.
D3 pin must be connected to DGND for the I2C/SPI operation.
                                                                                   Table 28. Control Port Pin Functions
The control port is capable of full read/write operation for all                   Pin                 I2C Mode                       SPI Mode
addressable memories and registers. Most signal processing
                                                                                   SCL/SCLK            SCL—input                       SCLK—input
parameters are controlled by writing new values to the parameter
                                                                                   SDA/MISO            SDA—open-collector output      MISO—output
memories using the control port. Other functions, such as mute
                                                                                   ADDR1/MOSI          I2C Address Bit 1—input         MOSI—input
and input/output mode control, are programmed through the
                                                                                   ADDR0/SS            I2C Address Bit 0—input        SS—input
registers.
All addresses can be accessed in either single address mode or                     BURST MODE COMMUNICATION
burst mode. The first byte (Byte 0) of a control port write contains               Burst mode addressing, in which the subaddresses are
the 7-bit IC address plus the R/W bit. The next two bytes (Byte 1                  automatically incremented at word boundaries, can be used for
and Byte 2) are the 16-bit subaddress of the memory or register                    writing large amounts of data to contiguous memory locations.
location within the ADAU1788. All subsequent bytes (starting                       This increment happens automatically after a single-word write
with Byte 3) contain the data, such as the register, program, or                   unless the control port communication is stopped (that is, a
parameter data. The exact formats for specific types of writes are                 stop condition is issued for I2C, or SS is brought high for SPI).
shown in Figure 60 and Figure 61.                                                  The registers and RAMs in the ADAU1788 range in width from
If large blocks of data must be downloaded to the ADAU1788                         one byte to five bytes, so the auto-increment feature knows the
DSP cores, the output of the cores can be disabled, new data can                   mapping between subaddresses and the word length of the
be loaded, and the core can then be restarted. This restart is                     destination register (or memory location).
typically done during the booting sequence at start-up or when
loading a new program into memory.
Table 29. Control Pins Function Setup List
                                                                                        ADDR1/        ADDR0/       SCL/          SDA/
Mode       IOVDD (V)       I2C Address         BCLK0 Pin        SDATAO_0 Pin            MOSI Pin      SS Pin       SCLK Pin      MISO Pin     D3 Pin
Input      1.2 to 1.8      0x28                BCLK0            SDATAO_0                0             0            SCL           SDA          0
I2 C       1.2 to 1.8      0x29                BCLK0            SDATAO_0                0             1            SCL           SDA          0
I2 C       1.2 to 1.8      0x2A                BCLK0            SDATAO_0                1             0            SCL           SDA          0
I2 C       1.2 to 1.8      0x2B                BCLK0            SDATAO_0                1             1            SCL           SDA          0
SPI        1.2 to 1.8      Not applicable      BCLK0            SDATAO_0                MOSI          SS           SCLK          MISO         0
Table 30. I2C/SPI Control Data Word Sizes and Address Ranges
Base Address        End Address       Description                        Width per Address          Write Modes         Writes Needed for Update
0x0000              0x0F00            Reserved                           Not applicable             Not applicable      Not applicable
0x2000              0x3FFF            SigmaDSP parameter RAM             8                          Direct, safeload    4
0x5000              0x77FF            SigmaDSP program RAM               8                          Direct              5
0x7800              0x97FF            SigmaDSP data RAM                  8                          Direct              4
0xC000              0xC0E1            Control registers                  8                          Direct              1
0xD000              0xD0FF            FastDSP program                    8                          Direct              4
0xD100              0xDFFF            FastDSP parameter                  8                          Direct safeload     4
0xE000              0xE3FF            FastDSP state                      8                          Direct              4
                                                                 Rev. 0 | Page 50 of 226


Data Sheet                                                                                                                                  ADAU1788
READING AND WRITING TO MEMORIES                                                       Table 32. I2C Address Format
All SigmaDSP and FastDSP memory locations are larger than a                           Bit 6      Bit 5     Bit 4    Bit 3     Bit 2    Bit 1        Bit 0
single byte. While each byte occupies a single address when                           0          1         0        1         0        ADDR1        ADDR0
communicating over a control interface (I2C or SPI), when
                                                                                      Table 33. I2C Addresses
writing to these memories, an entire memory word must be
                                                                                      ADDR1 (MOSI)          ADDR0 (SS)          Slave Address
written starting with the lowest address and continuing
                                                                                      0                     0                   0x28
sequentially to the highest address for a write to actually occur.
                                                                                      0                     1                   0x29
Similarly, a read must begin at the lowest memory address.
                                                                                      1                     0                   0x2A
However, for reads, all locations must not be read. The mapping of
                                                                                      1                     1                   0x2B
bytes over the control interface is the most significant byte, or a
memory location is written or read first, and the least significant                   Addressing
byte is written or read last. The memories can be read or written                     Initially, each device on the I2C bus is in an idle state and
in burst mode or single byte mode so that the proceeding                              monitoring the SDA and SCL lines for a start condition and
requirements are met.                                                                 the proper address. The I2C master initiates a data transfer by
                                                                                      establishing a start condition, defined by a high to low transition on
Table 31. Example Write to SigmaDSP Program RAM Word 0
                                                                                      SDA while SCL remains high, indicating that an address/ data
Address      Data
                                                                                      stream follows. All devices on the bus respond to the start
0x5000       Data, Bits[39:32]                                                        condition and shift the next eight bits (the 7-bit address plus the
0x5001       Data, Bits[31:24]
                                                                                      R/W bit) MSB first. The device that recognizes the transmitted
0x5002       Data, Bits[23:16]
                                                                                      address responds by pulling the data line low during the ninth
0x5003       Data, Bits[15:8]
                                                                                      clock pulse. This ninth bit is known as an acknowledge bit. All
0x5004       Data, Bits[7:0], the memory is written to after this write
                                                                                      other devices withdraw from the bus at this point and return to
I2C PORT                                                                              the idle condition. The R/W bit determines the direction of the
                                                                                      data. A Logic 0 on the LSB of the first byte indicates that the master
The ADAU1788 supports a 2-wire serial (I2C-compatible)
                                                                                      writes information to the peripheral, whereas a Logic 1 indicates
microprocessor bus driving multiple peripherals. I2C uses two
                                                                                      that the master reads information from the peripheral after
pins, serial data (SDA) and serial clock (SCL), to carry data
                                                                                      writing the subaddress and repeating the start address. A data
between the ADAU1788 and the system I2C master controller.
                                                                                      transfer takes place until a stop condition is encountered. A stop
In I2C mode, the ADAU1788 is always a slave on the bus.
                                                                                      condition occurs when SDA transitions from low to high while
The device supports fast mode plus I2C operation, but for most                        SCL is held high. Figure 58 shows the timing of an I2C write,
bus capacitances, the SDA_MISO_DRIVE bit must be set to 1                             and Figure 59 shows an I2C read.
to support these operating speeds.
                                                                                      Stop and start conditions can be detected at any stage during the
Each slave device is recognized by a unique 7-bit device address.                     data transfer. If these conditions are asserted out of sequence with
The ADAU1788 I2C address format is shown in Table 32. The                             normal read and write operations, the ADAU1788 immediately
LSB of this first byte sent from the I2C master sets either a read                    jumps to the idle condition. During a given SCL high period,
or write operation. Logic Level 1 corresponds to a read operation,                    the user can only issue one start condition, one stop condition, or a
and Logic Level 0 corresponds to a write operation.                                   single stop condition followed by a single start condition. A no-
Pin ADDR0 and Pin ADDR1 set the LSBs of the I2C address                               acknowledge condition is where the SDA line is not pulled low
(see Table 33). Therefore, each ADAU1788 can be set to one of                         on the ninth clock pulse on SCL. If an invalid subaddress is
four unique addresses, allowing multiple ICs to exist on the                          issued by the user, the ADAU1788 issues an acknowledge, but
same I2C bus without address contention. The 7-bit I2C                                no data write occurs, and a read returns zeros. If the highest
addresses are shown in Table 33.                                                      subaddress location is reached while in write mode, the data for
An I2C data transfer is always terminated by a stop condition.                        the invalid byte is not loaded to any subaddress register.
Both SDA and SCL must have 2.0 kΩ pull-up resistors on the
lines connected to these pins. The voltage on these signal lines
cannot be higher than IOVDD.
                                                                    Rev. 0 | Page 51 of 226


ADAU1788                                                                                                                                            Data Sheet
          SCL
          SDA         0       1          0      1    0    ADDR1 ADDR0    R/W
       START BY                                                   ACKNOWLEDGE                                                        ACKNOWLEDGE
        MASTER                                                     BY ADAU1788                                                        BY ADAU1788
                                               FRAME 1                                                            FRAME 2
                                         CHIP ADDRESS BYTE                                                   SUBADDRESS BYTE 1
          SCL
  (CONTINUED)
         SDA
  (CONTINUED)
                                                                  ACKNOWLEDGE                                                        ACKNOWLEDGE        STOP BY
                                                                                                                                                                  20534-064
                                                                   BY ADAU1788                                                        BY ADAU1788       MASTER
                                                  FRAME 3                                                        FRAME 4
                                             SUBADDRESS BYTE 2                                                 DATA BYTE 1
                                                            Figure 58. I2C Write to ADAU1788 Clocking
    SCL
    SDA           0       1       0      1      0   ADDR1 ADDR0   R/W
  START BY                                                    ACKNOWLEDGE                                                        ACKNOWLEDGE
   MASTER                                                      BY ADAU1788                                                         BY ADAU1788
                                            FRAME 1                                                        FRAME 2
                                      CHIP ADDRESS BYTE                                               SUBADDRESS BYTE 1
         SCL
 (CONTINUED)
        SDA
 (CONTINUED)                                                                                      0      1      0     1      0    ADDR1   ADDR0   R/W
                                                              ACKNOWLEDGE               REPEATED                                          ACKNOWLEDGE
                                                               BY ADAU1788              START BY MASTER                                     BY ADAU1788
                                           FRAME 3                                                                 FRAME 4
                                      SUBADDRESS BYTE 2                                                      CHIP ADDRESS BYTE
         SCL
 (CONTINUED)
        SDA
 (CONTINUED)
                                                              ACKNOWLEDGE                                                           ACKNOWLEDGE STOP BY
                                                               BY ADAU1788                                                           BY ADAU1788 MASTER
                                                                                                                                                                              20534-065
                                          FRAME 5                                                         FRAME 6
                                      READ DATA BYTE 1                                                READ DATA BYTE 2
                                                          Figure 59. I2C Read from ADAU1788 Clocking
                                                                        Rev. 0 | Page 52 of 226


Data Sheet                                                                                                                                                             ADAU1788
I2C Read and Write Operations                                                                     back to the master. The master then responds every ninth pulse
Figure 60 shows the timing of a single-word write operation.                                      with an acknowledge pulse to the ADAU1788.
Every ninth clock pulse, the ADAU1788 issues an acknowledge                                       Figure 63 shows the timing of a burst mode read sequence.
by pulling SDA low.                                                                               Figure 63 shows an example where the target read words are
Figure 61 shows the timing of a burst mode write sequence.                                        two bytes. The ADAU1788 increments its subaddress every two
Figure 61 shows an example where the target destination words                                     bytes because the requested subaddress corresponds to a register
are two bytes, such as the program memory. The ADAU1788                                           or memory area with word lengths of two bytes. Other address
knows to increment its subaddress register every two bytes                                        ranges may have a variety of word lengths, ranging from one
because the requested subaddress corresponds to a register or                                     byte to four bytes. The ADAU1788 always decodes the
memory area with a 2-byte word length.                                                            subaddress and sets the auto-increment circuit so that the
                                                                                                  address increments after the appropriate number of bytes.
The timing of a single-word read operation is shown in Figure 62.
Note that the first R/W bit is 0, indicating a write operation                                    Figure 60 to Figure 63 use the following abbreviations:
because the subaddress still must be written to set up the                                        •        S is the start bit.
internal address. After the ADAU1788 acknowledges the receipt                                     •        P is the stop bit.
of the subaddress, the master must issue a repeated start command,                                •        AM is acknowledge by master.
followed by the chip address byte with the R/W set to 1 (read),                                   •        AS is acknowledge by slave.
causing the ADAU1788 SDA to reverse and begin driving data
                                                                                                                                                                                   20534-066
                 I2C ADDRESS,             SUBADDRESS                  SUBADDRESS
            S       R/W = 0          AS      HIGH           AS           LOW               AS     DATA BYTE 1    AS      DATA BYTE 2    ...   AS         DATA BYTE N   P
                                                                 Figure 60. Single-Word I2C Write Format
                                                                                                                                                                                                                   20534-067
     I2C ADDRESS,         SUBADDRESS            SUBADDRESS                 DATA-WORD 1,            DATA-WORD 1,            DATA-WORD 2,                  DATA-WORD 2
 S      R/W = 0     AS       HIGH         AS       LOW           AS           BYTE 1         AS       BYTE 2          AS      BYTE 1          AS            BYTE 2     AS       ...                P
                                                                  Figure 61. Burst Mode I2C Write Format
                                                                                                                                                                                                       20534-068
         I2C ADDRESS,          SUBADDRESS           SUBADDRESS                     I2C ADDRESS,
     S      R/W = 0      AS       HIGH         AS      LOW            AS     S        R/W = 1      AS      DATA BYTE 1     AM   DATA BYTE 2        ...     AM   DATA BYTE N                    P
                                                                 Figure 62. Single-Word I2C Read Format
                                                                                                                                                                              20534-069
                I2C ADDRESS,          SUBADDRESS           SUBADDRESS                      I2C ADDRESS,          DATA-WORD 1           DATA-WORD 1
           S       R/W = 0      AS       HIGH         AS      LOW                AS    S       R/W = 1      AS      BYTE 1   AM           BYTE 2   AM            ...   P
                                                                  Figure 63. Burst Mode I2C Read Format
                                                                                 Rev. 0 | Page 53 of 226


ADAU1788                                                                                                                                                 Data Sheet
SPI PORT                                                                                      R/W
By default, the ADAU1788 is in I C mode, but the device can
                                           2
                                                                                              The first byte of an SPI transaction indicates whether the
be put in SPI control mode by pulling SS low three times by                                   communication is a read or a write with the R/W bit. The LSB
issuing three SPI writes, which are in turn ignored by the                                    of this first byte determines whether the SPI transaction is a read
ADAU1788. The next (fourth) SPI write is then latched in                                      (Logic Level 1) or a write (Logic Level 0).
the SPI port.                                                                                 Subaddress
The SPI port uses a 4-wire interface, consisting of SS, SCLK,                                 The 16-bit subaddress word is decoded into a location in one of
MOSI, and MISO signals, and is always a slave port. The SS                                    the memories or registers. This subaddress is the location of the
signal must go low at the beginning of a transaction and high at                              appropriate memory location or register.
the end of a transaction. The SCLK signal latches MOSI on a
                                                                                              It is necessary to add an unused byte of zeros after the subaddress
low to high transition. MISO data is shifted out of the ADAU1788
                                                                                              to effectively make the subaddress 24 bits with the actual address
on the falling edge of SCLK and must be clocked to a receiving
                                                                                              placed in the 16 MSBs.
device, such as a microcontroller, on the SCLK rising edge. The
MOSI signal carries the serial input data, and the MISO signal is                             Data Bytes
the serial output data. The MISO signal remains tristated until a                             The number of data bytes varies according to the register or
read operation is requested, allowing other SPI-compatible                                    memory being accessed. During a burst mode write, an initial
peripherals to share the same readback line.                                                  subaddress is written followed by a continuous sequence of data
All SPI transactions have the same basic format shown in Table 34.                            for consecutive memory and/or register locations.
The timing diagrams for SPI write and SPI read are shown in                                   A sample timing diagram for a single-write SPI operation to the
Figure 64 and Figure 65, respectively. All data must be written                               parameter RAM is shown in Figure 64. A sample timing diagram
MSB first. The ADAU1788 can only be taken out of SPI mode                                     of a single-read SPI operation is shown in Figure 65. The MISO
by pulling the PD pin low or by powering down the IC.                                         pin goes from tristate to being driven at the beginning of Byte 3. In
                                                                                              this example, Byte 0 to Byte 2 contain the addresses and the
                                                                                              R/W bit and subsequent bytes carry the data.
Table 34. Generic SPI Word Format
Byte 0                Byte 1                                             Byte 2                                          Byte 3                            Byte 4       Byte 5 1
0000000, R/W          Register/memory address, Bits[15:8]                Register/memory address, Bits[7:0]              Zeros, Bits[7:0] (dummy)          Data         Data
1
    Continues to end of data.
      SS
    SCLK
    MOSI                                 BYTE 0                                   BYTE 1               BYTE 2                BYTE 3             BYTE 4
                                                                                                                                                                                 20534-070
                                                                                    REGISTER ADDRESS                      DUMMY DATA                DATA
                                                         Figure 64. SPI Write to ADAU1788 Clocking (Single-Write Mode)
             SS
           SCLK
                                                                    REGISTER ADDRESS                        DUMMY DATA                 DUMMY DATA
           MOSI                 BYTE 0                     BYTE 1                   BYTE 2                      BYTE 3                BYTE 4
                                                                                                                                                                     20534-071
                                               HIGH-Z                                                                                                       HIGH-Z
           MISO                                                                                             ZERO DATA                  VALID DATA
                                                        Figure 65. SPI Read from ADAU1788 Clocking (Single-Read Mode)
                                                                             Rev. 0 | Page 54 of 226


Data Sheet                                                                                                                                   ADAU1788
MULTIPURPOSE PINS                                                                       Interrupts
The ADAU1788 has eleven multipurpose (MPx) pins that                                    Each multipurpose pin can be used to output one of two
can be used for serial data I/O, digital microphone inputs,                             interrupts that have various sources when selected for this
clock outputs, PDM outputs, and interrupts. Each pin can                                function. The sources for the interrupts are for DAC and ADC
be individually set to either its default or MPx setting. The                           channels clipping, PLL locking or unlocking, input and output
function of each of these pins is set in using the MPx_MODE                             ASRCs locking or unlocking, the generic SigmaDSP interrupts,
bits. By default, each pin is configured as its normal function.                        and the AVDD undervoltage warning. Each interrupt source
                                                                                        can be individually masked with their respective IRQx_MASKx
When an MPx pin is set as a general-purpose input, the MPx
                                                                                        registers. Each interrupt output can be set to active low or active
pin can be read via all control interfaces via the GPIOx_IN bits,
                                                                                        high output on the pin selected for the interrupt output via the
the pin can also be read and acted upon by the SigmaDSP core,
                                                                                        IRQx_FUNC bits.
and the pin can be used to conditionally execute instructions or
trigger the compressor in the FastDSP. When an MPx pin is set                           The status of each interrupt source can be read via the IRQ
as general-purpose output, the state of the pin can be set via all                      status registers (IRQx_STATUSx). When an interrupt source is
control interfaces using the GPIOx_OUT bits or by the                                   masked, if that interrupt becomes true, the interrupt is shown
SigmaDSP core. The GPIO maps to the corresponding MPx pin,                              in the interrupt status registers but does not cause the MPx pin
for example, GPIO1 maps to BCLK_0/MP1.                                                  (if set as IRQx) to show an interrupt. All sources of each interrupt
                                                                                        are cleared via a write of 1 to the IRQx_CLEAR bits. The
Any MPx pin can be used as a master clock output. The rate of
                                                                                        interrupt status bits are sticky, such that if an interrupt source
the master clock output is determined by the MCLKO_RATE bits.
                                                                                        becomes true, the status reads 1 until a clear occurs, even if that
Multiple pins can be used as this function if desired.
                                                                                        interrupt source is no longer true.
Any MPx pin can be used to output the PDM clock or data
                                                                                        The SigmaDSP interrupts are initiated by the SigmaDSP writing
signal for the PDM output interface.
                                                                                        to the SDSP_INTx bits.
Any MPx pin can be used to output the interrupt status from
the two interrupt sources.
                                                                                        Pin Controls
                                                                                        Each pin that can be used as a multipurpose pin has several control
Table 35. Multipurpose Pin Functions                                                    selections to set various setting. When the pin is used as an
MPx Pin Function1                                                Direction              output, the drive strength can be selected at 2 mA, 4 mA, 8 mA,
General-Purpose Input (GPI)                                      In                     or 12 mA. In addition, a weak pull-up or pull-down can be
General-Purpose Output from GPIOx_OUT Bits                       Out                    selected. These settings are in their respective pin control register.
   (GPO_REG)                                                                            These pin control settings affect the pins operation in both
General-Purpose Output from SigmaDSP (GPO_SDSP)                  Out                    normal functional mode and when used in all multipurpose pin
MCLK Output (MCLKO)                                              Out                    modes.
IRQ1 Output (IRQ1)                                               Out
IRQ2 Output (IRQ2)                                               Out
1
  These functions are enumeration options in Register 0xC08B through
  Register 0xC090 that any of the MPx pins can be set to.
                                                                      Rev. 0 | Page 55 of 226


ADAU1788                                                                                                                                    Data Sheet
SERIAL DATA PORT
The serial data input and output port of the ADAU1788 can be set                        When using a high bit clock rate (12.288 MHz or higher), it is
to accept or transmit data in a 2-channel format such as I2S or up to                   recommended to increase the drive strength settings for the
16 channels in a time division multiplexing (TDM) stream to                             output signal pins. The high drive strength effectively speeds up
interface to external ADCs, DAC, DSPs, and system on chips                              the transition times of the waveforms, thereby improving the
(SOCs). Data is processed in twos complement, MSB first                                 signal integrity of the clock and data lines. The drive strength can
format. The left channel data field always precedes the right                           be set in the pad drive strength registers (Register 0xC094 through
channel data field in 2-channel streams.                                                Register 0xC0A0).
The serial data clocks do not need to be synchronous with the                           Table 36 describes the proper serial port settings for standard
ADAU1788 master clock input, but the frame clock and bit                                audio data formats. More information about the settings in
clock must be synchronous to each other. The FSYNC_0 and                                Table 36 can be found in the SPT0_CTRLx register descriptions.
BCLK_0 pins are used to clock both the serial input and output                          The polarity of both frame clock and bit clock can be inverted
ports. The pins can also be used as a source to the PLL to                              via the SPT0_LRCLK_POL and SPT0_BCLK_POL bits. These
provide the main chip clock. The serial port can be set to be                           bits do not need to be used to support the typical formats
either the master or the slave in a system. Because there is only                       shown in Table 36. Setting either SPT0_LRCLK_POL or
one set of serial data clocks, the input and output of the port                         SPT0_BCLK_POL to 1 places an inverter at the input to the
must always both be either master or slave.                                             serial port on its respective signal. For example, while serial
The SPT0_SAI_MODE bits set whether the serial port is                                   data and frame clock are normally sampled on the rising edge of
operating in stereo mode or TDM mode. In stereo modes, both                             bit clock, setting SPT0_BCLK_POL = 1 samples on the falling
edges of frame clock determine where data is placed, and the left                       edge of bit clock.
channel maps to the output for Channel 0, while the right                               Each serial port can be set to be a master, in which case BCLK_0
channel maps to the output for Channel 1. In TDM mode only,                             and FSYNC_0 are driven as outputs. The output rate and
the rising edge of frame clock determine where data is placed.                          direction of these two signals are set via the SPT0_LRCLK_SRC
In TDM mode, each channel of data receives a slot that can be                           and SPT0_BCLK_SRC bits. A bit clock rate higher than
either 16, 24, or 32 BCLKs wide. The width of each slot is                              24.576 MHz cannot be generated. Therefore, the settings of
determined by the SPT0_SLOT_WIDTH bits.                                                 these registers that request this rate result in no bit clock.
The serial data control registers allow control of the clock polarity                   Unused bit slots can be tristated so that multiple ICs can drive a
and the data input modes. The valid data formats are I2S (delay by                      single serial data bus, which is controlled via the SPT0_TRI_
1), left justified (delay by 0), or right justified (delay by 8, 12, or                 STATE bit. For example, in a 32-bit TDM frame with 24-bit
16 BCLKs). The delay indicates the number of bit clocks BCLKs                           data, the eight unused bits are tristated. Inactive channels are also
from the rising/falling edge of frame clock FSYNC_0 where the                           tristated for one full frame each. Serial output channels are
MSB of the data is placed in stereo modes, and the number of bit                        disabled when the SPT0_OUT_ROUTEy bits are set to 0x3E.
clocks BCLKs from the rising of frame clock in TDM mode. In all                         Note that the timing for serial data output changes based on the
modes except for the right justified mode, the serial port inputs                       minimum IOVDD voltage. While the serial port can work for
an arbitrary number of bits up to a limit of 24. Extra bits do not                      inputting a signal on SDATAI_0 for any IOVDD and bit clock
cause an error, but the bits are ignored. The serial port can                           rate within the specification, the delay on SDATAO_0 at 1.1 V
operate with an arbitrary number of bit clock BCLK_0 transitions                        excludes operating at higher bit clock rates.
in each frame clock frame.
Table 36. Serial Port Data Format Settings
                                                                                                                              Sets the MSB Position from
                                        Frame Clock Mode,                        Sets the Slot Width per Channel,             Start of Frame Clock,
Format                                  Bit (SPT0_SAI_MODE)                      Bit (SPT0_SLOT_WIDTH)1                       Bit (SPT0_DATA_FORMAT)
I2S (See Figure 66)                     0 (50 % duty cycle)                      XX                                           000 (One bit clock delay)
Left Justified (See Figure 66)          0                                        XX                                           001 (No delay)
Right Justified (See Figure 66)         0                                        XX                                           010 (delay by 8 bit clocks)
                                        0                                        XX                                           011 (delay by 12 bit clocks)
                                        0                                        XX                                           100 (delay by 16 bit clocks)
TDM (See Figure 67)                     1 (single bit clock wide pulse)          XX                                           000
1
  X = don’t care.
                                                                      Rev. 0 | Page 56 of 226


Data Sheet                                                                                                                                              ADAU1788
        BCLK_0
       FSYNC_0
     SDATAx I2S                         LEFT CHANNEL                                                           RIGHT CHANNEL
      SDATAx_0                          LEFT CHANNEL                                                           RIGHT CHANNEL
 LEFT JUSTIFIED
                                                                                                                                                                                  20534-073
      SDATAx_0                                                     LEFT CHANNEL                                                      RIGHT CHANNEL
RIGHT JUSTIFIED
                  Figure 66. Stereo Modes: I2S, Left Justified, and Right Justified Modes, 16 Bits to 24 Bits per Channel, Any Number of BCLKs Are Allowed
     BCLK_0
    FSYNC_0
                                                                                                                                                                      20534-074
   SDATAx_0   29     30   31   0    1   2    3                25   26   27    28   29   30   31   0    1   2    3   4               26   27   28   29   30   31   0
                                                 CHANNEL 0                                                              CHANNEL 7
                                             Figure 67. 8-Channel TDM Mode, Default Settings, Except SPT0_SAI_MODE = 1
                                                                             Rev. 0 | Page 57 of 226


ADAU1788                                                                                                                                                          Data Sheet
APPLICATIONS INFORMATION
POWER SUPPLY BYPASS CAPACITORS                                                                    LAYOUT
Bypass each analog and digital power supply pin to its nearest                                    The HPVDD supply is for the headphone amplifiers. If the
appropriate ground pin with a single 0.1 μF capacitor. The                                        headphone amplifiers are enabled, the PCB trace to this pin must
connections to each side of the capacitor must be as short as                                     be wider than the traces to other pins to increase the current
possible, and the trace must be routed on a single layer with no                                  carrying capacity. A wider trace must also be used for the
vias. For maximum effectiveness, locate the capacitor equidistant                                 headphone output lines.
from the power and ground pins or slightly closer to the power pin
                                                                                                  GROUNDING
if equidistant placement is not possible. Thermal connections to
the ground planes must be made on the far side of the capacitor.                                  Use a single ground plane in the application layout. Place the
                                                                                                  components in the analog signal path away from the digital
Each supply signal on the board must also be bypassed with a
                                                                                                  signals.
single bulk capacitor (10 μF to 47 μF).
                                                                                                  PCB STACKUP
                   AVDD PIN                  AGND PIN
               CAPACITOR
                                                                                                  Figure 69 shows the PCB stackup.
                                                           TO AGND
                                                                     20534-075
      FROM AVDD
     Figure 68. Recommended Power Supply Bypass Capacitor Layout
                                  6 LAYER CONSTRUCTION DETAIL
                                  SCALE: NONE
                                                                                                           SILKSCREEN AND SOLDER MASK (0.8 MIL THICK)
                                  VIA L1 TO L4   VIA L1 TO L6                                              LAYER 1 TOP SIDE 1.5OZ CU FINISHED (2 MIL THICK)
                                                                                                           LAMINATE (8.7 MIL THICK)
                                                                                                           LAYER 2 GROUND PLANE CU (0.6 MIL THICK)
                                                                                                           CORE (8 MIL THICK)
                                                                                                           LAYER 3 POWER PLANE 1 CU (0.6 MIL THICK)
                                                                                                           PREPREG (8.45 MIL THICK)
                  0.062 ± 0.005                                                                            LAYER 4 SIGNAL (CU 0.6 MIL THICK)
                                                                                                           PREPREG (3.9 MIL THICK)
                                                                                                           LAYER 5 BLANK (NO COPPER)
                                                                                                           PREPREG (8.45 MIL THICK)
                                                                                                           LAYER 5 (CU 0.6 MIL THICK)
                                                                                                           CORE (8 MIL THICK)
                                                                                                           LAYER 5 (GROUND PLANE CU 0.6 MIL THICK)
                                                                                                                                                                   20534-171
                                                                                                           PREPREG (8.7 MIL THICK)
                                                                                                           LAYER 6 BOTTOM SIDE 1.5 0Z CU FINISHED (2 MIL THICK)
                                                                                                           SCREEN AND SOLDER MASK 0.8 MIL THICK
                                                                                 Figure 69. PCB Stackup
                                                                                 Rev. 0 | Page 58 of 226


Data Sheet                                                                                                                           ADAU1788
REGISTER SUMMARY
Table 37. Register Summary
Reg.
(Hex.)  Name       Bits  Bit 7         Bit 6       Bit 5         Bit 4                Bit 3        Bit 2        Bit 1         Bit 0      Reset R/W
C000    VENDOR_    [7:0]                                                      VENDOR                                                     0x41  R
        ID
C001    DEVICE_    [7:0]                                                      DEVICE1                                                    0x17  R
        ID1
C002    DEVICE_    [7:0]                                                      DEVICE2                                                    0x87  R
        ID2
C003    REVISION   [7:0]                                                        REV                                                      0x01  R
C004    ADC_       [7:0]                RESERVED                 PB0_EN                      RESERVED           ADC1_EN       ADC0_EN    0x00  R/W
        DAC_
        HP_PWR
C005    PLL_MB_    [7:0]         RESERVED          PGA1_EN       PGA0_EN              MBIAS1_      MBIAS0_      XTAL_EN       PLL_EN     0x02  R/W
        PGA_PWR                                                                       EN           EN
C006    DMIC_      [7:0]                         RESERVED                             DMIC3_       DMIC2_       DMIC1_EN      DMIC0_EN   0x00  R/W
        PWR                                                                           EN           EN
C007    SAI_CLK_   [7:0] PDM1_EN       PDM0_EN     DMIC_         DMIC_CLK0_EN                RESERVED           SPT0_         SPT0_IN_EN 0x00  R/W
        PWR                                        CLK1_EN                                                      OUT_EN
C008    DSP_PWR    [7:0]                RESERVED                 SDSP_EN                             RESERVED                 FDSP_EN    0x00  R/W
C009    ASRC_      [7:0] ASRCO3_       ASRCO2_     ASRCO1_EN     ASRCO0_EN            ASRCI3_      ASRCI2_      ASRCI1_EN     ASRCI0_EN  0x00  R/W
        PWR              EN            EN                                             EN           EN
C00A    FINT_      [7:0] FINT7_EN      FINT6_EN    FINT5_EN      FINT4_EN             FINT3_       FINT2_EN     FINT1_EN      FINT0_EN   0x00  R/W
        PWR                                                                           EN
C00B    FDEC_      [7:0] FDEC7_EN      FDEC6_EN    FDEC5_EN      FDEC4_EN             FDEC3_       FDEC2_       FDEC1_EN      FDEC0_EN   0x00  R/W
        PWR                                                                           EN           EN
C00C    KEEPS      [7:0]                RESERVED                 CM_KEEP_ALIVE               RESERVED           KEEP_SDSP     KEEP_FDSP  0x10  R/W
C00D    CHIP_      [7:0]         RESERVED                    DLDO_CTRL                RESERVED     CM_          MASTER_       POWER_EN   0x10  R/W
        PWR                                                                                        STARTUP_     BLOCK_EN
                                                                                                   OVER
C00E    CLK_       [7:0]       SYNC_SOURCE         PLL_BYPASS    PLL_TYPE             XTAL_                      PLL_SOURCE              0xC8  R/W
        CTRL1                                                                         MODE
C00F    CLK_       [7:0]                               RESERVED                                             PLL_INPUT_PRESCALER          0x00  R/W
        CTRL2
C010    CLK_       [7:0]                RESERVED                                          PLL_INTEGER_DIVIDER[12:8]                      0x00  R/W
        CTRL3
C011    CLK_       [7:0]                                            PLL_INTEGER_DIVIDER[7:0]                                             0x02  R/W
        CTRL4
C012    CLK_       [7:0]                                               PLL_NUMERATOR[15:8]                                               0x00  R/W
        CTRL5
C013    CLK_       [7:0]                                                PLL_NUMERATOR[7:0]                                               0x00  R/W
        CTRL6
C014    CLK_       [7:0]                                             PLL_DENOMINATOR[15:8]                                               0x00  R/W
        CTRL7
C015    CLK_       [7:0]                                              PLL_DENOMINATOR[7:0]                                               0x00  R/W
        CTRL8
C016    CLK_       [7:0]                                             RESERVED                                                 PLL_       0x00  R/W
        CTRL9                                                                                                                 UPDATE
C017    ADC_       [7:0]                         RESERVED                             ADC01_                      ADC01_FS               0x22  R/W
        CTRL1                                                                         DEC_
                                                                                      ORDER
C018    ADC_       [7:0]                               RESERVED                                                  ADC01_IBIAS             0x00  R/W
        CTRL2
C019    ADC_       [7:0]                                     RESERVED                                           ADC1_         ADC0_      0x00  R/W
        CTRL3                                                                                                   HPF_EN        HPF_EN
C01A    ADC_       [7:0] RESERVED      ADC_        ADC_          ADC_HARD_VOL                        RESERVED                 ADC01_     0x40  R/W
        CTRL4                          VOL_ZC      VOL_LINK                                                                   FCOMP
C01B    ADC_       [7:0]                RESERVED                 DIFF_INPUT                            ADC_AIN_CHRG_TIME                 0x26  R/W
        CTRL5
C01C    ADC_       [7:0]                                     RESERVED                                           ADC1_MUTE     ADC0_MUTE  0x00  R/W
        MUTES
C01D    ADC0_      [7:0]                                                     ADC0_VOL                                                    0x40  R/W
        VOL
C01E    ADC1_      [7:0]                                                     ADC1_VOL                                                    0x40  R/W
        VOL
                                                              Rev. 0 | Page 59 of 226


ADAU1788                                                                                                                      Data Sheet
Reg.
(Hex.) Name   Bits  Bit 7        Bit 6       Bit 5         Bit 4                 Bit 3       Bit 2        Bit 1         Bit 0     Reset R/W
C021   PGA0_  [7:0] PGA0_        PGA0_                                            PGA0_GAIN[10:5]                                 0x00  R/W
       CTRL1        SLEW_DIS     BOOST
C022   PGA0_  [7:0]               RESERVED                                                PGA0_GAIN[4:0]                          0x00  R/W
       CTRL2
C023   PGA1_  [7:0] PGA1_        PGA1_                                            PGA1_GAIN[10:5]                                 0x00  R/W
       CTRL1        SLEW_DIS     BOOST
C024   PGA1_  [7:0]               RESERVED                                                PGA1_GAIN[4:0]                          0x00  R/W
       CTRL2
C029   PGA_   [7:0]               RESERVED                 PGA_GAIN_LINK                RESERVED                PGA_SLEW_RATE     0x00  R/W
       CTRL
C02A   MBIAS_ [7:0]        RESERVED                    MBIAS_IBIAS                      RESERVED          MBIAS1_       MBIAS0_   0x00  R/W
       CTRL                                                                                               LEVEL         LEVEL
C02B   DMIC_  [7:0] RESERVED                  DMIC_CLK1_RATE                     RESERVED                DMIC_CLK0_RATE           0x33  R/W
       CTRL1
C02C   DMIC_  [7:0] DMIC01_      DMIC01_     DMIC01_       DMIC01_               DMIC01_                    DMIC01_FS             0x01  R/W
       CTRL2        MAP          EDGE        FCOMP         DEC_ORDER             HPF_EN
C02D   DMIC_  [7:0] DMIC23_      DMIC23_     DMIC23_       DMIC23_               DMIC23_                    DMIC23_FS             0x01  R/W
       CTRL3        MAP          EDGE        FCOMP         DEC_ORDER             HPF_EN
C030   DMIC_  [7:0]                              RESERVED                                    DMIC_        DMIC_         DMIC_     0x04  R/W
       CTRL6                                                                                 VOL_ZC       VOL_LINK      HARD_VOL
C031   DMIC_  [7:0]                        RESERVED                              DMIC3_      DMIC2_       DMIC1_MUTE    DMIC0_    0x00  R/W
       MUTES                                                                     MUTE        MUTE                       MUTE
C032   DMIC_  [7:0]                                                   DMIC0_VOL                                                   0x40  R/W
       VOL0
C033   DMIC_  [7:0]                                                   DMIC1_VOL                                                   0x40  R/W
       VOL1
C034   DMIC_  [7:0]                                                   DMIC2_VOL                                                   0x40  R/W
       VOL2
C035   DMIC_  [7:0]                                                   DMIC3_VOL                                                   0x40  R/W
       VOL3
C03A   DAC_   [7:0] DAC_         DAC_LPM                DAC_IBIAS                DAC_                         DAC_FS              0x02  R/W
       CTRL1        MORE_                                                        FCOMP
                    FILT
C03B   DAC_   [7:0] RESERVED     DAC0_       RESERVED      DAC0_                 DAC_        DAC_         DAC_          RESERVED  0xC4  R/W
       CTRL2                     MUTE                      HPF_EN                LPM_II      VOL_ZC       HARD_VOL
C03C   DAC_   [7:0]                                                   DAC0_VOL                                                    0x40  R/W
       VOL0
C03E   DAC_   [7:0] RESERVED                                                 DAC0_ROUTE                                           0x00  R/W
       ROUTE0
C040   HP_    [7:0]                                            RESERVED                                                 HP0_MODE  0x00  R/W
       CTRL
C041   FDEC_  [7:0] RESERVED                   FDEC01_OUT_FS                     RESERVED                 FDEC01_IN_FS            0x25  R/W
       CTRL1
C042   FDEC_  [7:0] RESERVED                   FDEC23_OUT_FS                     RESERVED                 FDEC23_IN_FS            0x25  R/W
       CTRL2
C043   FDEC_  [7:0] RESERVED                   FDEC45_OUT_FS                     RESERVED                 FDEC45_IN_FS            0x25  R/W
       CTRL3
C044   FDEC_  [7:0] RESERVED                   FDEC67_OUT_FS                     RESERVED                 FDEC67_IN_FS            0x25  R/W
       CTRL4
C045   FDEC_  [7:0]        RESERVED                                                FDEC0_ROUTE                                    0x00  R/W
       ROUTE0
C046   FDEC_  [7:0]        RESERVED                                                FDEC1_ROUTE                                    0x00  R/W
       ROUTE1
C047   FDEC_  [7:0]        RESERVED                                                FDEC2_ROUTE                                    0x00  R/W
       ROUTE2
C048   FDEC_  [7:0]        RESERVED                                                FDEC3_ROUTE                                    0x00  R/W
       ROUTE3
C049   FDEC_  [7:0]        RESERVED                                                FDEC4_ROUTE                                    0x00  R/W
       ROUTE4
C04A   FDEC_  [7:0]        RESERVED                                                FDEC5_ROUTE                                    0x00  R/W
       ROUTE5
0xC04B FDEC_  [7:0]        RESERVED                                                FDEC6_ROUTE                                    0x00  R/W
       ROUTE6
C04C   FDEC_  [7:0]        RESERVED                                                FDEC7_ROUTE                                    0x00  R/W
       ROUTE7
                                                        Rev. 0 | Page 60 of 226


Data Sheet                                                                                                                        ADAU1788
Reg.
(Hex.) Name     Bits  Bit 7        Bit 6        Bit 5         Bit 4                  Bit 3       Bit 2        Bit 1         Bit 0     Reset R/W
C04D   FINT_    [7:0] RESERVED                    FINT01_OUT_FS                      RESERVED                 FINT01_IN_FS            0x52  R/W
       CTRL1
C04E   FINT_    [7:0] RESERVED                    FINT23_OUT_FS                      RESERVED                 FINT23_IN_FS            0x52  R/W
       CTRL2
C04F   FINT_    [7:0] RESERVED                    FINT45_OUT_FS                      RESERVED                 FINT45_IN_FS            0x52  R/W
       CTRL3
C050   FINT_    [7:0] RESERVED                    FINT67_OUT_FS                      RESERVED                 FINT67_IN_FS            0x52  R/W
       CTRL4
C051   FINT_    [7:0] RESERVED                                                  FINT0_ROUTE                                           0x00  R/W
       ROUTE0
C052   FINT_    [7:0] RESERVED                                                  FINT1_ROUTE                                           0x00  R/W
       ROUTE1
C053   FINT_    [7:0] RESERVED                                                  FINT2_ROUTE                                           0x00  R/W
       ROUTE2
C054   FINT_    [7:0] RESERVED                                                  FINT3_ROUTE                                           0x00  R/W
       ROUTE3
C055   FINT_    [7:0] RESERVED                                                  FINT4_ROUTE                                           0x00  R/W
       ROUTE4
C056   FINT_    [7:0] RESERVED                                                  FINT5_ROUTE                                           0x00  R/W
       ROUTE5
C057   FINT_    [7:0] RESERVED                                                  FINT6_ROUTE                                           0x00  R/W
       ROUTE6
C058   FINT_    [7:0] RESERVED                                                  FINT7_ROUTE                                           0x00  R/W
       ROUTE7
C059   ASRCI_   [7:0] ASRCI_       ASRCI_       ASRCI_LPM     RESERVED               ASRCI_                   ASRCI_OUT_FS            0x02  R/W
       CTRL           MORE_FILT    VFILT                                             LPM_II
C05A   ASRCI_   [7:0]                      ASRCI1_ROUTE                                                 ASRCI0_ROUTE                  0x00  R/W
       ROUTE01
C05B   ASRCI_   [7:0]                      ASRCI3_ROUTE                                                 ASRCI2_ROUTE                  0x00  R/W
       ROUTE23
C05C   ASRCO_   [7:0] ASRCO_       ASRCO_       ASRCO_        RESERVED               ASRCO_                   ASRCO_IN_FS             0x02  R/W
       CTRL           MORE_FILT    VFILT        LPM                                  LPM_II
C05D   ASRCO_   [7:0]        RESERVED                                                 ASRCO0_ROUTE                                    0x00  R/W
       ROUTE0
C05E   ASRCO_   [7:0]        RESERVED                                                 ASRCO1_ROUTE                                    0x00  R/W
       ROUTE1
C05F   ASRCO_   [7:0]        RESERVED                                                 ASRCO2_ROUTE                                    0x00  R/W
       ROUTE2
C060   ASRCO_   [7:0]        RESERVED                                                 ASRCO3_ROUTE                                    0x00  R/W
       ROUTE3
C061   FDSP_    [7:0]                                             RESERVED                                                  FDSP_RUN  0x00  R/W
       RUN
C062   FDSP_    [7:0]                     FDSP_RAMP_RATE                             FDSP_       FDSP_              FDSP_BANK_SEL     0x70  R/W
       CTRL1                                                                         ZERO_       RAMP_
                                                                                     STATE       MODE
C063   FDSP_    [7:0]        RESERVED                                                  FDSP_LAMBDA                                    0x3F  R/W
       CTRL2
C064   FDSP_    [7:0]        RESERVED           FDSP_         FDSP_COPY_CA           FDSP_       FDSP_        FDSP_         FDSP_     0x00  W
       CTRL3                                    COPY_CB                              COPY_BC     COPY_BA      COPY_AC       COPY_AB
C065   FDSP_    [7:0]               RESERVED                  FDSP_EXP_                               FDSP_RATE_SOURCE                0x00  R/W
       CTRL4                                                  ATK_SPEED
C066   FDSP_    [7:0]                                                FDSP_RATE_DIV[15:8]                                              0x00  R/W
       CTRL5
C067   FDSP_    [7:0]                                                 FDSP_RATE_DIV[7:0]                                              0x7F  R/W
       CTRL6
C068   FDSP_    [7:0]        RESERVED                                                   FDSP_MOD_N                                    0x00  R/W
       CTRL7
C069   FDSP_    [7:0] FDSP_        FDSP_        FDSP_REG_     FDSP_REG_COND4         FDSP_       FDSP_        FDSP_REG_     FDSP_REG_ 0x00  R/W
       CTRL8          REG_         REG_         COND5                                REG_        REG_         COND1         COND0
                      COND7        COND6                                             COND3       COND2
C06A   FDSP_    [7:0]        RESERVED                                                  FDSP_SL_ADDR                                   0x00  R/W
       SL_ADDR
C06B   FDSP_SL_ [7:0]                                                  FDSP_SL_P0[31:24]                                              0x00  R/W
       P0_3
C06C   FDSP_SL_ [7:0]                                                  FDSP_SL_P0[23:16]                                              0x00  R/W
       P0_2
C06D   FDSP_SL_ [7:0]                                                   FDSP_SL_P0[15:8]                                              0x00  R/W
       P0_1
                                                           Rev. 0 | Page 61 of 226


ADAU1788                                                                                                      Data Sheet
Reg.
(Hex.) Name     Bits  Bit 7 Bit 6        Bit 5    Bit 4                   Bit 3 Bit 2        Bit 1      Bit 0     Reset R/W
C06E   FDSP_SL_ [7:0]                                        FDSP_SL_P0[7:0]                                      0x00  R/W
       P0_0
C06F   FDSP_SL_ [7:0]                                      FDSP_SL_P1[31:24]                                      0x00  R/W
       P1_3
C070   FDSP_SL_ [7:0]                                      FDSP_SL_P1[23:16]                                      0x00  R/W
       P1_2
C071   FDSP_SL_ [7:0]                                       FDSP_SL_P1[15:8]                                      0x00  R/W
       P1_1
C072   FDSP_SL_ [7:0]                                        FDSP_SL_P1[7:0]                                      0x00  R/W
       P1_0
C073   FDSP_SL_ [7:0]                                      FDSP_SL_P2[31:24]                                      0x00  R/W
       P2_3
C074   FDSP_SL_ [7:0]                                      FDSP_SL_P2[23:16]                                      0x00  R/W
       P2_2
C075   FDSP_SL_ [7:0]                                       FDSP_SL_P2[15:8]                                      0x00  R/W
       P2_1
C076   FDSP_SL_ [7:0]                                        FDSP_SL_P2[7:0]                                      0x00  R/W
       P2_0
C077   FDSP_SL_ [7:0]                                      FDSP_SL_P3[31:24]                                      0x00  R/W
       P3_3
C078   FDSP_SL_ [7:0]                                      FDSP_SL_P3[23:16]                                      0x00  R/W
       P3_2
C079   FDSP_SL_ [7:0]                                       FDSP_SL_P3[15:8]                                      0x00  R/W
       P3_1
C07A   FDSP_SL_ [7:0]                                        FDSP_SL_P3[7:0]                                      0x00  R/W
       P3_0
C07B   FDSP_SL_ [7:0]                                      FDSP_SL_P4[31:24]                                      0x00  R/W
       P4_3
C07C   FDSP_SL_ [7:0]                                      FDSP_SL_P4[23:16]                                      0x00  R/W
       P4_2
C07D   FDSP_SL_ [7:0]                                       FDSP_SL_P4[15:8]                                      0x00  R/W
       P4_1
C07E   FDSP_SL_ [7:0]                                        FDSP_SL_P4[7:0]                                      0x00  R/W
       P4_0
C07F   FDSP_SL_ [7:0]                                 RESERVED                                          FDSP_SL_  0x00  W
       UPDATE                                                                                           UPDATE
C080   SDSP_    [7:0]        RESERVED             SDSP_SPEED                         SDSP_RATE_SOURCE             0x00  R/W
       CTRL1
C081   SDSP_    [7:0]                                 RESERVED                                          SDSP_RUN  0x00  R/W
       CTRL2
C082   SDSP_    [7:0]        RESERVED             SDSP_WDOG_                      RESERVED              SDSP_     0x00  R/W
       CTRL3                                      MUTE                                                  WDOG_EN
C083   SDSP_    [7:0]                                  SDSP_WDOG_VAL[23:16]                                       0x00  R/W
       CTRL4
C084   SDSP_    [7:0]                                   SDSP_WDOG_VAL[15:8]                                       0x00  R/W
       CTRL5
C085   SDSP_    [7:0]                                    SDSP_WDOG_VAL[7:0]                                       0x00  R/W
       CTRL6
C086   SDSP_    [7:0]                 RESERVED                                  SDSP_MOD_DATA_MEM[11:8]           0x07  R/W
       CTRL7
C087   SDSP_    [7:0]                               SDSP_MOD_DATA_MEM[7:0]                                        0xF4  R/W
       CTRL8
C088   SDSP_    [7:0]                                    SDSP_RATE_DIV[15:8]                                      0x07  R/W
       CTRL9
C089   SDSP_    [7:0]                                     SDSP_RATE_DIV[7:0]                                      0xFF  R/W
       CTRL10
C08A   SDSP_    [7:0]                 RESERVED                            SDSP_ SDSP_        SDSP_INT1  SDSP_INT0 0x00  W
       CTRL11                                                             INT3  INT2
C08B   MP_      [7:0]                 MP1_MODE                                          MP0_MODE                  0x00  R/W
       CTRL1
C08C   MP_      [7:0]                 MP3_MODE                                          MP2_MODE                  0x00  R/W
       CTRL2
C08D   MP_      [7:0]                 MP5_MODE                                          MP4_MODE                  0x00  R/W
       CTRL3
C08E   MP_      [7:0]                 MP7_MODE                                          MP6_MODE                  0x00  R/W
       CTRL4
                                               Rev. 0 | Page 62 of 226


Data Sheet                                                                                                                         ADAU1788
Reg.
(Hex.) Name     Bits  Bit 7        Bit 6         Bit 5          Bit 4                 Bit 3      Bit 2       Bit 1          Bit 0     Reset R/W
C08F   MP_      [7:0]                         MP9_MODE                                                   MP8_MODE                     0x00  R/W
       CTRL5
C090   MP_      [7:0]                         RESERVED                                                  MP10_MODE                     0x00  R/W
       CTRL6
C091   MP_      [7:0] RESERVED                      MCLKO_RATE                        RESERVED                   GPI_DB               0x10  R/W
       CTRL7
C092   MP_      [7:0] GPIO7_       GPIO6_        GPIO5_OUT      GPIO4_OUT             GPIO3_     GPIO2_      GPIO1_OUT      GPIO0_OUT 0x00  R/W
       CTRL8          OUT          OUT                                                OUT        OUT
C093   MP_      [7:0]                                RESERVED                                    GPIO10_     GPIO9_OUT      GPIO8_OUT 0x00  R/W
       CTRL9                                                                                     OUT
C094   FSYNC0_  [7:0]        RESERVED            FSYNC0_        FSYNC0_               RESERVED   FSYNC0_            FSYNC0_DRIVE      0x05  R/W
       CTRL                                      PULL_SEL       PULL_EN                          SLEW
C095   BCLK0_   [7:0]        RESERVED            BCLK0_         BCLK0_                RESERVED   BCLK0_              BCLK0_DRIVE      0x05  R/W
       CTRL                                      PULL_SEL       PULL_EN                          SLEW
C096   SDATAO0_ [7:0]                                RESERVED                                    SDATAO0_    RESERVED       SDATAO0_  0x04  R/W
       CTRL                                                                                      SLEW                       DRIVE
C097   SDATAI0_ [7:0]        RESERVED            SDATAI0_       SDATAI0_              RESERVED   SDATAI0_           SDATAI0_DRIVE     0x05  R/W
       CTRL                                      PULL_SEL       PULL_EN                          SLEW
C098   MP3_     [7:0]        RESERVED            MP3_           MP3_PULL_EN           RESERVED   MP3_                 MP3_DRIVE       0x05  R/W
       CTRL                                      PULL_SEL                                        SLEW
C099   MP4_     [7:0]        RESERVED            MP4_           MP4_PULL_EN           RESERVED   MP4_                 MP4_DRIVE       0x05  R/W
       CTRL                                      PULL_SEL                                        SLEW
C09A   MP5_     [7:0]        RESERVED            MP5_           MP5_PULL_EN           RESERVED   MP5_                 MP5_DRIVE       0x05  R/W
       CTRL                                      PULL_SEL                                        SLEW
C09B   MP6_     [7:0]        RESERVED            MP6_           MP6_PULL_EN           RESERVED   MP6_                 MP6_DRIVE       0x05  R/W
       CTRL                                      PULL_SEL                                        SLEW
C09C   DMIC_    [7:0]        RESERVED            DMIC_          DMIC_CLK0_            RESERVED   DMIC_             DMIC_CLK0_DRIVE    0x05  R/W
       CLK0_                                     CLK0_          PULL_EN                          CLK0_
       CTRL                                      PULL_SEL                                        SLEW
C09D   DMIC_    [7:0]        RESERVED            DMIC_          DMIC_CLK1_            RESERVED   DMIC_             DMIC_CLK1_DRIVE    0x05  R/W
       CLK1_                                     CLK1_          PULL_EN                          CLK1_
       CTRL                                      PULL_SEL                                        SLEW
C09E   DMIC01_  [7:0]        RESERVED            DMIC01_        DMIC01_PULL_EN        RESERVED   DMIC01_            DMIC01_DRIVE      0x05  R/W
       CTRL                                      PULL_SEL                                        SLEW
C09F   DMIC23_  [7:0]        RESERVED            DMIC23_        DMIC23_PULL_EN        RESERVED   DMIC23_            DMIC23_DRIVE      0x05  R/W
       CTRL                                      PULL_SEL                                        SLEW
C0A0   I2C_SPI_ [7:0]                                      RESERVED                                          SCL_SCLK_      SDA_      0x00  R/W
       CTRL                                                                                                  DRIVE          MISO_
                                                                                                                            DRIVE
C0A1   IRQ_     [7:0]        RESERVED            IRQ2_FUNC      IRQ1_FUNC                   RESERVED         IRQ2_          IRQ1_     0x00  R/W
       CTRL1                                                                                                 CLEAR          CLEAR
C0A2   IRQ1_    [7:0]        RESERVED            IRQ1_ADC1_     IRQ1_ADC0_                         RESERVED                 IRQ1_     0xF3  R/W
       MASK1                                     CLIP_MASK      CLIP_MASK                                                   DAC0_
                                                                                                                            CLIP_
                                                                                                                            MASK
C0A3   IRQ1_    [7:0] IRQ1_        IRQ1_         IRQ1_ASRCI_    IRQ1_ASRCI_           IRQ1_      IRQ1_       IRQ1_PLL_      IRQ1_PLL_ 0xFF  R/W
       MASK2          ASRCO_       ASRCO_        UNLOCKED_      LOCKED_MASK           PRAMP_     AVDD_       UNLOCKED_      LOCKED_
                      UNLOCKED_    LOCKED_       MASK                                 MASK       UVW_        MASK           MASK
                      MASK         MASK                                                          MASK
C0A4   IRQ1_    [7:0]                RESERVED                   IRQ1_POWER_UP_        IRQ1_      IRQ1_       IRQ1_          IRQ1_     0x1F  R/W
       MASK3                                                    COMPLETE_             SDSP3_     SDSP2_      SDSP1_         SDSP0_
                                                                MASK                  MASK       MASK        MASK           MASK
C0A5   IRQ2_    [7:0]        RESERVED            IRQ2_ADC1_     IRQ2_ADC0_                         RESERVED                 IRQ2_     0xF3  R/W
       MASK1                                     CLIP_MASK      CLIP_MASK                                                   DAC0_
                                                                                                                            CLIP_
                                                                                                                            MASK
C0A6   IRQ2_    [7:0] IRQ2_        IRQ2_         IRQ2_ASRCI_    IRQ2_ASRCI_           IRQ2_      IRQ2_       IRQ2_PLL_      IRQ2_PLL_ 0xFF  R/W
       MASK2          ASRCO_       ASRCO_        UNLOCKED_      LOCKED_MASK           PRAMP_     AVDD_       UNLOCKED_      LOCKED_
                      UNLOCKED_    LOCKED_       MASK                                 MASK       UVW_        MASK           MASK
                      MASK         MASK                                                          MASK
C0A7   IRQ2_    [7:0]                RESERVED                   IRQ2_POWER_           IRQ2_      IRQ2_       IRQ2_          IRQ2_     0x1F  R/W
       MASK3                                                    UP_COMPLETE_          SDSP3_     SDSP2_      SDSP1_MASK     SDSP0_
                                                                MASK                  MASK       MASK                       MASK
C0A8   RESETS   [7:0]                RESERVED                   SOFT_RESET                         RESERVED                 SOFT_     0x00  W
                                                                                                                            FULL_
                                                                                                                            RESET
C0A9   READ_    [7:0]        RESERVED                                              FDSP_CURRENT_LAMBDA                                0x3F  R
       LAMBDA
                                                             Rev. 0 | Page 63 of 226


ADAU1788                                                                                                                       Data Sheet
Reg.
(Hex.) Name    Bits  Bit 7        Bit 6        Bit 5          Bit 4                 Bit 3       Bit 2       Bit 1        Bit 0     Reset R/W
C0AA   STATUS1 [7:0]        RESERVED           ADC1_CLIP      ADC0_CLIP                           RESERVED               DAC0_     0x00  R
                                                                                                                         CLIP
C0AB   STATUS2 [7:0] POWER_UP_    SYNC_LOCK    RESERVED       SPT0_LOCK             ASRCO_      ASRCI_      AVDD_        PLL_LOCK  0x00  R
                     COMPLETE                                                       LOCK        LOCK        UVW
C0AC   GPI1    [7:0] GPIO7_IN     GPIO6_IN     GPIO5_IN       GPIO4_IN              GPIO3_IN    GPIO2_IN    GPIO1_IN     GPIO0_IN  0x00  R
C0AD   GPI2    [7:0]                               RESERVED                                     GPIO10_IN   GPIO9_IN     GPIO8_IN  0x00  R
C0AE   DSP_    [7:0]                                              RESERVED                                               SDSP_     0x00  R
       STATUS                                                                                                            WDOG_
                                                                                                                         ERROR
C0AF   IRQ1_   [7:0]        RESERVED           IRQ1_ADC1_     IRQ1_ADC0_CLIP                      RESERVED               IRQ1_     0x00  R
       STATUS1                                 CLIP                                                                      DAC0_
                                                                                                                         CLIP
C0B0   IRQ1_   [7:0] IRQ1_        IRQ1_        IRQ1_ASRCI_    IRQ1_ASRCI_           IRQ1_       IRQ1_       IRQ1_PLL_    IRQ1_PLL_ 0x00  R
       STATUS2       ASRCO_       ASRCO_       UNLOCKED       LOCKED                PRAMP       AVDD_       UNLOCKED     LOCKED
                     UNLOCKED     LOCKED                                                        UVW
C0B1   IRQ1_   [7:0]                RESERVED                  IRQ1_                 IRQ1_       IRQ1_       IRQ1_        IRQ1_     0x00  R
       STATUS3                                                POWER_UP_             SDSP3       SDSP2       SDSP1        SDSP0
                                                              COMPLETE
C0B2   IRQ2_   [7:0]        RESERVED           IRQ2_ADC1_     IRQ2_ADC0_CLIP                      RESERVED               IRQ2_     0x00  R
       STATUS1                                 CLIP                                                                      DAC0_CLIP
C0B3   IRQ2_   [7:0] IRQ2_        IRQ2_        IRQ2_ASRCI_    IRQ2_ASRCI_           IRQ2_       IRQ2_       IRQ2_PLL_    IRQ2_PLL_ 0x00  R
       STATUS2       ASRCO_       ASRCO_       UNLOCKED       LOCKED                PRAMP       AVDD_       UNLOCKED     LOCKED
                     UNLOCKED     LOCKED                                                        UVW
C0B4   IRQ2_   [7:0]                RESERVED                  IRQ2_POWER_           IRQ2_       IRQ2_       IRQ2_SDSP1   IRQ2_     0x00  R
       STATUS3                                                UP_COMPLETE           SDSP3       SDSP2                    SDSP0
C0B5   SPT0_   [7:0] RESERVED     SPT0_TRI_            SPT0_SLOT_WIDTH                       SPT0_DATA_FORMAT            SPT0_     0x00  R/W
       CTRL1                      STATE                                                                                  SAI_MODE
C0B6   SPT0_   [7:0] SPT0_                       SPT0_LRCLK_SRC                     SPT0_                  SPT0_BCLK_SRC           0x00  R/W
       CTRL2         LRCLK_POL                                                      BCLK_
                                                                                    POL
C0B7   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE0                                0x10  R/W
       ROUTE0
C0B8   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE1                                0x11  R/W
       ROUTE1
C0B9   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE2                                0x3F  R/W
       ROUTE2
C0BA   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE3                                0x3F  R/W
       ROUTE3
C0BB   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE4                                0x3F  R/W
       ROUTE4
C0BC   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE5                                0x3F  R/W
       ROUTE5
C0BD   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE6                                0x3F  R/W
       ROUTE6
C0BE   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE7                                0x3F  R/W
       ROUTE7
C0BF   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE8                                0x3F  R/W
       ROUTE8
C0C0   SPT0_   [7:0]        RESERVED                                                SPT0_OUT_ROUTE9                                0x3F  R/W
       ROUTE9
C0C1   SPT0_   [7:0]        RESERVED                                               SPT0_OUT_ROUTE10                                0x3F  R/W
       ROUTE10
C0C2   SPT0_   [7:0]        RESERVED                                               SPT0_OUT_ROUTE11                                0x3F  R/W
       ROUTE11
C0C3   SPT0_   [7:0]        RESERVED                                               SPT0_OUT_ROUTE12                                0x3F  R/W
       ROUTE12
C0C4   SPT0_   [7:0]        RESERVED                                               SPT0_OUT_ROUTE13                                0x3F  R/W
       ROUTE13
C0C5   SPT0_   [7:0]        RESERVED                                               SPT0_OUT_ROUTE14                                0x3F  R/W
       ROUTE14
C0C6   SPT0_   [7:0]        RESERVED                                               SPT0_OUT_ROUTE15                                0x3F  R/W
       ROUTE15
C0DC   PDM_    [7:0] PDM_                 RESERVED            PDM_RATE              PDM_                        PDM_FS             0x02  R/W
       CTRL1         MORE_FILT                                                      FCOMP
C0DD   PDM_    [7:0] PDM1_        PDM0_        PDM1_          PDM0_HPF_EN           RESERVED    PDM_        PDM_         PDM_      0xC4  R/W
       CTRL2         MUTE         MUTE         HPF_EN                                           VOL_ZC      HARD_VOL     VOL_LINK
                                                           Rev. 0 | Page 64 of 226


Data Sheet                                                                                 ADAU1788
Reg.
(Hex.) Name   Bits  Bit 7    Bit 6 Bit 5    Bit 4                 Bit 3  Bit 2 Bit 1 Bit 0    Reset R/W
C0DE   PDM_   [7:0]                                    PDM0_VOL                               0x40  R/W
       VOL0
C0DF   PDM_   [7:0]                                    PDM1_VOL                               0x40  R/W
       VOL1
C0E0   PDM_   [7:0] RESERVED                                  PDM0_ROUTE                      0x00  R/W
       ROUTE0
C0E1   PDM_   [7:0] RESERVED                                  PDM1_ROUTE                      0x01  R/W
       ROUTE1
                                         Rev. 0 | Page 65 of 226


ADAU1788                                                                                                   Data Sheet
REGISTER DETAILS
ANALOG DEVICES VENDOR ID REGISTER
Address: 0xC000, Reset: 0x41, Name: VENDOR_ID
                                                                     7   6   5   4   3   2   1   0
                                                                     0   1   0   0   0   0   0   1
                                                [7:0] VENDOR (R)
                                                Analog Devices Vendor ID
Table 38. Bit Descriptions for VENDOR_ID
Bits           Bit Name               Settings                       Description                    Reset Access
[7:0]          VENDOR                                                Analog Devices Vendor ID       0x41  R
DEVICE ID REGISTERS
Address: 0xC001, Reset: 0x17, Name: DEVICE_ID1
                                                                     7   6   5   4   3   2   1   0
                                                                     0   0   0   1   0   1   1   1
                                                [7:0] DEVICE1 (R)
                                                Device ID 1
Table 39. Bit Descriptions for DEVICE_ID1
Bits           Bit Name                Settings                         Description                Reset  Access
[7:0]          DEVICE1                                                  Device ID 1                0x17   R
Address: 0xC002, Reset: 0x87, Name: DEVICE_ID2
                                                                     7   6   5   4   3   2   1   0
                                                                     1   0   0   0   0   1   1   1
                                                [7:0] DEVICE2 (R)
                                                Device ID 2
Table 40. Bit Descriptions for DEVICE_ID2
Bits           Bit Name                Settings                         Description                Reset  Access
[7:0]          DEVICE2                                                  Device ID 2                0x87   R
REVISION CODE REGISTER
Address: 0xC003, Reset: 0x01, Name: REVISION
                                                                  7    6   5   4   3   2   1   0
                                                                  0    0   0   0   0   0   0   1
                                                   [7:0] REV (R)
                                                   Revision ID
Table 41. Bit Descriptions for REVISION
Bits           Bit Name                Settings                         Description                Reset  Access
[7:0]          REV                                                      Revision ID                0x1    R
                                                            Rev. 0 | Page 66 of 226


Data Sheet                                                                                                                                 ADAU1788
ADC, DAC, AND HEADPHONE POWER CONTROLS REGISTER
Address: 0xC004, Reset: 0x00, Name: ADC_DAC_HP_PWR
                                                                  7 6  5   4   3  2  1  0
                                                                  0 0 0 0 0 0 0 0
                                     [7:5] RESERVED                                         [0] ADC0_EN (R/W)
                                                                                            ADC Channel 0 Enable
                                     [4] PB0_EN (R/W)                                          0: ADC Channel 0 powered off.
                                     Playback Path (DAC/Headphone)                             1: ADC Channel 0 powered on.
                                     Channel 0 Enable
                                       0: DAC and Headphone/Line Output                     [1] ADC1_EN (R/W)
                                           Channel 0 powered off.                           ADC Channel 1 Enable
                                       1: DAC and Headphone/Line Output                        0: ADC Channel 1 powered off.
                                           Channel 0 powered on.                               1: ADC Channel 1 powered on.
                                     [3:2] RESERVED
Table 42. Bit Descriptions for ADC_DAC_HP_PWR
Bits     Bit Name        Settings           Description                                                                                Reset     Access
[7:5]    RESERVED                           Reserved.                                                                                  0x0       R
4        PB0_EN                             Playback Path (DAC/Headphone) Channel 0 Enable.                                            0x0       R/W
                                      0     DAC and Headphone/Line Output Channel 0 powered off.
                                      1     DAC and Headphone/Line Output Channel 0 powered on.
[3:2]    RESERVED                           Reserved.                                                                                  0x0       R/W
1        ADC1_EN                            ADC Channel 1 Enable.                                                                      0x0       R/W
                                      0     ADC Channel 1 powered off.
                                      1     ADC Channel 1 powered on.
0        ADC0_EN                            ADC Channel 0 Enable.                                                                      0x0       R/W
                                      0     ADC Channel 0 powered off.
                                      1     ADC Channel 0 powered on.
PLL, MICROPHONE BIAS, AND PGA POWER CONTROLS REGISTER
Address: 0xC005, Reset: 0x02, Name: PLL_MB_PGA_PWR
                                                                     7  6   5   4  3  2  1   0
                                                                     0 0 0 0 0 0 1 0
                             [7:6] RESERVED                                                       [0] PLL_EN (R/W)
                                                                                                  PLL Enable
                             [5] PGA1_EN (R/W)                                                      0: PLL powered off.
                             Select Line or Microphone Input                                        1: PLL powered on.
                               0: AIN1 used as a single-ended line
                                   input. PGA powered down.                                       [1] XTAL_EN (R/W)
                               1: AIN1 used as a single-ended m icrophone                         Crystal Oscillator Enable
                                   input. PGA powered up with slewing.                              0: Crystal oscillator powered off.
                                                                                                    1: Crystal oscillator powered on.
                             [4] PGA0_EN (R/W)
                             Select Line or Microphone Input                                      [2] MBIAS0_EN (R/W)
                               0: AIN0 used as a single-ended line                                Microphone Bias 0 Enable
                                   input. PGA powered down.                                         0: Microphone Bias 0 powered off.
                               1: AIN0 used as a single-ended m icrophone                           1: Microphone Bias 0 powered on.
                                   input. PGA powered up with slewing.
                             [3] MBIAS1_EN (R/W)
                             Microphone Bias 1 Enable
                               0: Microphone Bias 1 powered off.
                               1: Microphone Bias 1 powered on.
Table 43. Bit Descriptions for PLL_MB_PGA_PWR
Bits   Bit Name      Settings      Description                                                                                             Reset   Access
[7:6]  RESERVED                    Reserved.                                                                                               0x0     R/W
5      PGA1_EN                     Select Line or Microphone Input. The PGA inverts the signal going through it.                           0x0     R/W
                             0     AIN1 used as a single-ended line input. PGA powered down.
                             1     AIN1 used as a single-ended microphone input. PGA powered up with slewing.
4      PGA0_EN                     Select Line or Microphone Input. The PGA inverts the signal going through it.                           0x0     R/W
                             0     AIN0 used as a single-ended line input. PGA powered down.
                             1     AIN0 used as a single-ended microphone input. PGA powered up with slewing.
                                                                     Rev. 0 | Page 67 of 226


ADAU1788                                                                                                                                Data Sheet
Bits   Bit Name      Settings      Description                                                                                           Reset   Access
3      MBIAS1_EN                   Microphone Bias 1 Enable.                                                                             0x0     R/W
                             0     Microphone Bias 1 powered off.
                             1     Microphone Bias 1 powered on.
2      MBIAS0_EN                   Microphone Bias 0 Enable.                                                                             0x0     R/W
                             0     Microphone Bias 0 powered off.
                             1     Microphone Bias 0 powered on.
1      XTAL_EN                     Crystal Oscillator Enable.                                                                            0x1     R/W
                             0     Crystal oscillator powered off.
                             1     Crystal oscillator powered on.
0      PLL_EN                      PLL Enable.                                                                                           0x0     R/W
                             0     PLL powered off.
                             1     PLL powered on.
DIGITAL MICROPHONE POWER CONTROLS REGISTER
Address: 0xC006, Reset: 0x00, Name: DMIC_PWR
                                                             7  6  5   4  3    2 1  0
                                                            0 0 0 0 0 0 0 0
                               [7:4] RESERVED                                           [0] DMIC0_EN (R/W)
                                                                                        Digital Microphone Channel 0 Enable
                               [3] DMIC3_EN (R/W)                                         0: Digital Microphone Channel 0 powered
                               Digital Microphone Channel 3 Enable                           off.
                                 0: Digital Microphone Channel 3 powered                  1: Digital Microphone Channel 0 powered
                                     off.                                                    on.
                                 1: Digital Microphone Channel 3 powered
                                     on.                                                [1] DMIC1_EN (R/W)
                                                                                        Digital Microphone Channel 1 Enable
                               [2] DMIC2_EN (R/W)                                         0: Digital Microphone Channel 1 powered
                               Digital Microphone Channel 2 Enable                           off.
                                 0: Digital Microphone Channel 2 powered                  1: Digital Microphone Channel 1 powered
                                     off.                                                    on.
                                 1: Digital Microphone Channel 2 powered
                                     on.
Table 44. Bit Descriptions for DMIC_PWR
Bits      Bit Name           Settings                Description                                                                  Reset      Access
[7:4]     RESERVED                                   Reserved.                                                                    0x0        R/W
3         DMIC3_EN                                   Digital Microphone Channel 3 Enable.                                         0x0        R/W
                                                0    Digital Microphone Channel 3 powered off.
                                                1    Digital Microphone Channel 3 powered on.
2         DMIC2_EN                                   Digital Microphone Channel 2 Enable.                                         0x0        R/W
                                                0    Digital Microphone Channel 2 powered off.
                                                1    Digital Microphone Channel 2 powered on.
1         DMIC1_EN                                   Digital Microphone Channel 1 Enable.                                         0x0        R/W
                                                0    Digital Microphone Channel 1 powered off.
                                                1    Digital Microphone Channel 1 powered on.
0         DMIC0_EN                                   Digital Microphone Channel 0 Enable.                                         0x0        R/W
                                                0    Digital Microphone Channel 0 powered off.
                                                1    Digital Microphone Channel 0 powered on.
                                                                     Rev. 0 | Page 68 of 226


Data Sheet                                                                                                                                   ADAU1788
SERIAL PORT, PDM OUTPUT, AND DIGITAL MICROPHONE CLOCK POWER CONTROLS REGISTER
Address: 0xC007, Reset: 0x00, Name: SAI_CLK_PWR
                                                               7  6  5  4   3   2  1  0
                                                               0 0 0 0 0 0 0 0
                             [7] PDM1_EN (R/W)                                            [0] SPT0_IN_EN (R/W)
                             PDM Output Channel 1 Enable                                  Serial Audio Port 0 Input Side Enable
                               0: PDM Output Channel 1 powered                              0: Serial Audio Port 0 Input Side powered
                                  off.                                                          off.
                               1: PDM Output Channel 1 powered                              1: Serial Audio Port 0 Input Side powered
                                  on.                                                           on.
                             [6] PDM0_EN (R/W)                                            [1] SPT0_OUT_EN (R/W)
                             PDM Output Channel 0 Enable                                  Serial Audio Port 0 Output Side Enable
                               0: PDM Output Channel 0 powered                              0: Serial Audio Port 0 Output Side powered
                                  off.                                                          off.
                               1: PDM Output Channel 0 powered                              1: Serial Audio Port 0 Output Side powered
                                  on.                                                           on.
                             [5] DMIC_CLK1_EN (R/W)                                       [3:2] RESERVED
                             Digital Microphone Clock 1 Enable
                               0: Digital Microphone Clock 1 powered
                                  off.
                               1: Digital Microphone Clock 1 powered
                                  on.
                             [4] DMIC_CLK0_EN (R/W)
                             Digital Microphone Clock 0 Enable
                               0: Digital Microphone Clock 0 powered
                                  off.
                               1: Digital Microphone Clock 0 powered
                                  on.
Table 45. Bit Descriptions for SAI_CLK_PWR
Bits      Bit Name                   Settings             Description                                                                  Reset    Access
7         PDM1_EN                                         PDM Output Channel 1 Enable.                                                 0x0      R/W
                                                     0    PDM Output Channel 1 powered off.
                                                     1    PDM Output Channel 1 powered on.
6         PDM0_EN                                         PDM Output Channel 0 Enable.                                                 0x0      R/W
                                                     0    PDM Output Channel 0 powered off.
                                                     1    PDM Output Channel 0 powered on.
5         DMIC_CLK1_EN                                    Digital Microphone Clock 1 Enable.                                           0x0      R/W
                                                     0    Digital Microphone Clock 1 powered off.
                                                     1    Digital Microphone Clock 1 powered on.
4         DMIC_CLK0_EN                                    Digital Microphone Clock 0 Enable.                                           0x0      R/W
                                                     0    Digital Microphone Clock 0 powered off.
                                                     1    Digital Microphone Clock 0 powered on.
[3:2]     RESERVED                                        Reserved.                                                                    0x0      R/W
1         SPT0_OUT_EN                                     Serial Audio Port 0 Output Side Enable.                                      0x0      R/W
                                                     0    Serial Audio Port 0 Output Side powered off.
                                                     1    Serial Audio Port 0 Output Side powered on.
0         SPT0_IN_EN                                      Serial Audio Port 0 Input Side Enable.                                       0x0      R/W
                                                     0    Serial Audio Port 0 Input Side powered off.
                                                     1    Serial Audio Port 0 Input Side powered on.
                                                                     Rev. 0 | Page 69 of 226


ADAU1788                                                                                                                                  Data Sheet
DSP POWER CONTROLS REGISTER
Address: 0xC008, Reset: 0x00, Name: DSP_PWR
                                                              7   6   5  4    3  2  1  0
                                                              0 0 0 0 0 0 0 0
                                            [7:5] RESERVED                                [0] FDSP_EN (R/W)
                                                                                          FastDSP Enable
                                            [4] SDSP_EN (R/W)                               0: FastDSP powered off.
                                            Sigm aDSP Enable                                1: FastDSP powered on.
                                              0: Sigm aDSP powered off.
                                              1: Sigm aDSP powered on.                    [3:1] RESERVED
Table 46. Bit Descriptions for DSP_PWR
Bits         Bit Name                 Settings                    Description                                                      Reset    Access
[7:5]        RESERVED                                             Reserved.                                                        0x0      R
4            SDSP_EN                                              SigmaDSP Enable.                                                 0x0      R/W
                                                            0     SigmaDSP powered off..
                                                            1     SigmaDSP powered on.
[3:1]        RESERVED                                             Reserved.                                                        0x0      R
0            FDSP_EN                                              FastDSP Enable.                                                  0x0      R/W
                                                            0     FastDSP powered off..
                                                            1     FastDSP powered on.
ASRC POWER CONTROLS REGISTER
Address: 0xC009, Reset: 0x00, Name: ASRC_PWR
                                                                 7   6  5    4  3  2  1  0
                                                                 0 0 0 0 0 0 0 0
                              [7] ASRCO3_EN (R/W)                                             [0] ASRCI0_EN (R/W)
                              Output Asynchronous Sam ple Rate                                Input Asynchronous Sam ple Rate
                              Converter Channel 3 Enable                                      Converter Channel 0 Enable
                                0: Output Asynchronous Sam ple Rate                             0: Input Asynchronous Sam ple Rate
                                   Converter Channel 3 powered off.                                Converter Channel 0 powered off.
                                1: Output Asynchronous Sam ple Rate                             1: Input Asynchronous Sam ple Rate
                                   Converter Channel 3 powered on.                                 Converter Channel 0 powered on.
                              [6] ASRCO2_EN (R/W)                                             [1] ASRCI1_EN (R/W)
                              Output Asynchronous Sam ple Rate                                Input Asynchronous Sam ple Rate
                              Converter Channel 2 Enable                                      Converter Channel 1 Enable
                                0: Output Asynchronous Sam ple Rate                             0: Input Asynchronous Sam ple Rate
                                   Converter Channel 2 powered off.                                Converter Channel 1 powered off.
                                1: Output Asynchronous Sam ple Rate                             1: Input Asynchronous Sam ple Rate
                                   Converter Channel 2 powered on.                                 Converter Channel 1 powered on.
                              [5] ASRCO1_EN (R/W)                                             [2] ASRCI2_EN (R/W)
                              Output Asynchronous Sam ple Rate                                Input Asynchronous Sam ple Rate
                              Converter Channel 1 Enable                                      Converter Channel 2 Enable
                                0: Output Asynchronous Sam ple Rate                             0: Input Asynchronous Sam ple Rate
                                   Converter Channel 1 powered off.                                Converter Channel 2 powered off.
                                1: Output Asynchronous Sam ple Rate                             1: Input Asynchronous Sam ple Rate
                                   Converter Channel 1 powered on.                                 Converter Channel 2 powered on.
                              [4] ASRCO0_EN (R/W)                                             [3] ASRCI3_EN (R/W)
                              Output Asynchronous Sam ple Rate                                Input Asynchronous Sam ple Rate
                              Converter Channel 0 Enable                                      Converter Channel 3 Enable
                                0: Output Asynchronous Sam ple Rate                             0: Input Asynchronous Sam ple Rate
                                   Converter Channel 0 powered off.                                Converter Channel 3 powered off.
                                1: Output Asynchronous Sam ple Rate                             1: Input Asynchronous Sam ple Rate
                                   Converter Channel 0 powered on.                                 Converter Channel 3 powered on.
Table 47. Bit Descriptions for ASRC_PWR
Bits   Bit Name         Settings        Description                                                                                      Reset    Access
7      ASRCO3_EN                        Output Asynchronous Sample Rate Converter Channel 3 Enable.                                      0x0      R/W
                                   0    Output Asynchronous Sample Rate Converter Channel 3 powered off.
                                   1    Output Asynchronous Sample Rate Converter Channel 3 powered on.
6      ASRCO2_EN                        Output Asynchronous Sample Rate Converter Channel 2 Enable.                                      0x0      R/W
                                   0    Output Asynchronous Sample Rate Converter Channel 2 powered off.
                                   1    Output Asynchronous Sample Rate Converter Channel 2 powered on.
                                                                    Rev. 0 | Page 70 of 226


Data Sheet                                                                                   ADAU1788
Bits Bit Name  Settings   Description                                                      Reset Access
5    ASRCO1_EN            Output Asynchronous Sample Rate Converter Channel 1 Enable.      0x0   R/W
                        0 Output Asynchronous Sample Rate Converter Channel 1 powered off.
                        1 Output Asynchronous Sample Rate Converter Channel 1 powered on.
4    ASRCO0_EN            Output Asynchronous Sample Rate Converter Channel 0 Enable.      0x0   R/W
                        0 Output Asynchronous Sample Rate Converter Channel 0 powered off.
                        1 Output Asynchronous Sample Rate Converter Channel 0 powered on.
3    ASRCI3_EN            Input Asynchronous Sample Rate Converter Channel 3 Enable.       0x0   R/W
                        0 Input Asynchronous Sample Rate Converter Channel 3 powered off.
                        1 Input Asynchronous Sample Rate Converter Channel 3 powered on.
2    ASRCI2_EN            Input Asynchronous Sample Rate Converter Channel 2 Enable.       0x0   R/W
                        0 Input Asynchronous Sample Rate Converter Channel 2 powered off.
                        1 Input Asynchronous Sample Rate Converter Channel 2 powered on.
1    ASRCI1_EN            Input Asynchronous Sample Rate Converter Channel 1 Enable.       0x0   R/W
                        0 Input Asynchronous Sample Rate Converter Channel 1 powered off.
                        1 Input Asynchronous Sample Rate Converter Channel 1 powered on.
0    ASRCI0_EN            Input Asynchronous Sample Rate Converter Channel 0 Enable.       0x0   R/W
                        0 Input Asynchronous Sample Rate Converter Channel 0 powered off.
                        1 Input Asynchronous Sample Rate Converter Channel 0 powered on.
                                              Rev. 0 | Page 71 of 226


ADAU1788                                                                                                                               Data Sheet
INTERPOLATOR POWER CONTROLS REGISTER
Address: 0xC00A, Reset: 0x00, Name: FINT_PWR
                                                                 7  6  5    4  3  2  1   0
                                                                 0 0 0 0 0 0 0 0
                               [7] FINT7_EN (R/W)                                           [0] FINT0_EN (R/W)
                               Interpolation Channel 7 Enable                               Interpolation Channel 0 Enable
                                 0: Interpolation Channel 7 powered                           0: Interpolation Channel 0 powered
                                     off.                                                         off.
                                 1: Interpolation Channel 7 powered                           1: Interpolation Channel 0 powered
                                     on.                                                          on.
                               [6] FINT6_EN (R/W)                                           [1] FINT1_EN (R/W)
                               Interpolation Channel 6 Enable                               Interpolation Channel 1 Enable
                                 0: Interpolation Channel 6 powered                           0: Interpolation Channel 1 powered
                                     off.                                                         off.
                                 1: Interpolation Channel 6 powered                           1: Interpolation Channel 1 powered
                                     on.                                                          on.
                               [5] FINT5_EN (R/W)                                           [2] FINT2_EN (R/W)
                               Interpolation Channel 5 Enable                               Interpolation Channel 2 Enable
                                 0: Interpolation Channel 5 powered                           0: Interpolation Channel 2 powered
                                     off.                                                         off.
                                 1: Interpolation Channel 5 powered                           1: Interpolation Channel 2 powered
                                     on.                                                          on.
                               [4] FINT4_EN (R/W)                                           [3] FINT3_EN (R/W)
                               Interpolation Channel 4 Enable                               Interpolation Channel 3 Enable
                                 0: Interpolation Channel 4 powered                           1: Interpolation Channel 3 powered
                                     off.                                                         on.
                                 1: Interpolation Channel 4 powered                           0: Interpolation Channel 3 powered
                                     on.                                                          off.
Table 48. Bit Descriptions for FINT_PWR
Bits       Bit Name           Settings                 Description                                                               Reset    Access
7          FINT7_EN                                    Interpolation Channel 7 Enable.                                           0x0      R/W
                                                  0    Interpolation Channel 7 powered off.
                                                  1    Interpolation Channel 7 powered on.
6          FINT6_EN                                    Interpolation Channel 6 Enable.                                           0x0      R/W
                                                  0    Interpolation Channel 6 powered off.
                                                  1    Interpolation Channel 6 powered on.
5          FINT5_EN                                    Interpolation Channel 5 Enable.                                           0x0      R/W
                                                  0    Interpolation Channel 5 powered off.
                                                  1    Interpolation Channel 5 powered on.
4          FINT4_EN                                    Interpolation Channel 4 Enable.                                           0x0      R/W
                                                  0    Interpolation Channel 4 powered off.
                                                  1    Interpolation Channel 4 powered on.
3          FINT3_EN                                    Interpolation Channel 3 Enable.                                           0x0      R/W
                                                  0    Interpolation Channel 3 powered off.
                                                  1    Interpolation Channel 3 powered on.
2          FINT2_EN                                    Interpolation Channel 2 Enable.                                           0x0      R/W
                                                  0    Interpolation Channel 2 powered off.
                                                  1    Interpolation Channel 2 powered on.
1          FINT1_EN                                    Interpolation Channel 1 Enable.                                           0x0      R/W
                                                  0    Interpolation Channel 1 powered off.
                                                  1    Interpolation Channel 1 powered on.
0          FINT0_EN                                    Interpolation Channel 0 Enable.                                           0x0      R/W
                                                  0    Interpolation Channel 0 powered off.
                                                  1    Interpolation Channel 0 powered on.
                                                                    Rev. 0 | Page 72 of 226


Data Sheet                                                                                                                                ADAU1788
DECIMATOR POWER CONTROLS REGISTER
Address: 0xC00B, Reset: 0x00, Name: FDEC_PWR
                                                                 7   6  5   4   3  2  1  0
                                                                0 0 0 0 0 0 0 0
                              [7] FDEC7_EN (R/W)                                             [0] FDEC0_EN (R/W)
                              Decim ator Channel 7 Enable                                    Decim ator Channel 0 Enable
                                0: Decim ator Channel 7 powered off.                           0: Decim ator Channel 0 powered off.
                                1: Decim ator Channel 7 powered on.                            1: Decim ator Channel 0 powered on.
                              [6] FDEC6_EN (R/W)                                             [1] FDEC1_EN (R/W)
                              Decim ator Channel 6 Enable                                    Decim ator Channel 1 Enable
                                0: Decim ator Channel 6 powered off.                           0: Decim ator Channel 1 powered off.
                                1: Decim ator Channel 6 powered on.                            1: Decim ator Channel 1 powered on.
                              [5] FDEC5_EN (R/W)                                             [2] FDEC2_EN (R/W)
                              Decim ator Channel 5 Enable                                    Decim ator Channel 2 Enable
                                0: Decim ator Channel 5 powered off.                           0: Decim ator Channel 2 powered off.
                                1: Decim ator Channel 5 powered on.                            1: Decim ator Channel 2 powered on.
                              [4] FDEC4_EN (R/W)                                             [3] FDEC3_EN (R/W)
                              Decim ator Channel 4 Enable                                    Decim ator Channel 3 Enable
                                0: Decim ator Channel 4 powered off.                           0: Decim ator Channel 3 powered off.
                                1: Decim ator Channel 4 powered on.                            1: Decim ator Channel 3 powered on.
Table 49. Bit Descriptions for FDEC_PWR
Bits       Bit Name              Settings                Description                                                                Reset   Access
7          FDEC7_EN                                      Decimator Channel 7 Enable.                                                0x0     R/W
                                                   0     Decimator Channel 7 powered off.
                                                   1     Decimator Channel 7 powered on.
6          FDEC6_EN                                      Decimator Channel 6 Enable.                                                0x0     R/W
                                                   0     Decimator Channel 6 powered off.
                                                   1     Decimator Channel 6 powered on.
5          FDEC5_EN                                      Decimator Channel 5 Enable.                                                0x0     R/W
                                                   0     Decimator Channel 5 powered off.
                                                   1     Decimator Channel 5 powered on.
4          FDEC4_EN                                      Decimator Channel 4 Enable.                                                0x0     R/W
                                                   0     Decimator Channel 4 powered off.
                                                   1     Decimator Channel 4 powered on.
3          FDEC3_EN                                      Decimator Channel 3 Enable.                                                0x0     R/W
                                                   0     Decimator Channel 3 powered off.
                                                   1     Decimator Channel 3 powered on.
2          FDEC2_EN                                      Decimator Channel 2 Enable.                                                0x0     R/W
                                                   0     Decimator Channel 2 powered off.
                                                   1     Decimator Channel 2 powered on.
1          FDEC1_EN                                      Decimator Channel 1 Enable.                                                0x0     R/W
                                                   0     Decimator Channel 1 powered off.
                                                   1     Decimator Channel 1 powered on.
0          FDEC0_EN                                      Decimator Channel 0 Enable.                                                0x0     R/W
                                                   0     Decimator Channel 0 powered off.
                                                   1     Decimator Channel 0 powered on.
                                                                     Rev. 0 | Page 73 of 226


ADAU1788                                                                                                                                 Data Sheet
STATE RETENTION CONTROLS REGISTER
Address: 0xC00C, Reset: 0x10, Name: KEEPS
                                                                   7   6   5  4  3  2  1  0
                                                                  0 0 0 1 0 0 0 0
                              [7:5] RESERVED                                                  [0] KEEP_FDSP (R/W)
                                                                                              State Retention Control for FastDSP
                              [4] CM_KEEP_ALIVE (R/W)                                         Mem ories
                              Com m on-Mode (CM) Output Keep                                    1: During software full chip power-down,
                              Alive During Power-Down                                              the state of FastDSP m em ories are
                                0: CM output turns off when POWER_EN                               m aintained.
                                    = 0, which allows lower shutdown                            0: During software full chip power-down,
                                    power but longer start-up tim ing.                             the state of FastDSP m em ories are
                                1: CM output stays on when POWER_EN                                not m aintained.
                                    = 0, which allows faster start-up tim ing
                                    but greater shutdown power.                               [1] KEEP_SDSP (R/W)
                                                                                              State Retention Control for Sigm aDSP
                              [3:2] RESERVED                                                  Mem ories
                                                                                                0: During software full chip power-down,
                                                                                                   the state of Sigm aDSP m em ories
                                                                                                   are not m aintained.
                                                                                                1: During software full chip power-down,
                                                                                                   the state of Sigm aDSP m em ories
                                                                                                   are m aintained.
Table 50. Bit Descriptions for KEEPS
Bits   Bit Name          Settings         Description                                                                                     Reset Access
[7:5]  RESERVED                           Reserved.                                                                                       0x0   R
4      CM_KEEP_ALIVE                      Common-Mode (CM) Output Keep Alive During Power-Down.                                           0x1   R/W
                                   0      CM output turns off when POWER_EN = 0, which allows lower shutdown power
                                          but longer start-up timing.
                                   1      CM output stays on when POWER_EN = 0, which allows faster start-up timing but
                                          greater shutdown power.
[3:2]  RESERVED                           Reserved.                                                                                       0x0   R
1      KEEP_SDSP                          State Retention Control for SigmaDSP Memories.                                                  0x0   R/W
                                   0      During software full chip power-down, the state of SigmaDSP memories are not
                                          maintained.
                                   1      During software full chip power-down, the state of SigmaDSP memories are
                                          maintained.
0      KEEP_FDSP                          State Retention Control for FastDSP Memories.                                                   0x0   R/W
                                   1      During software full chip power-down, the state of FastDSP memories are
                                          maintained.
                                   0      During software full chip power-down, the state of FastDSP memories are not
                                          maintained.
                                                                         Rev. 0 | Page 74 of 226


Data Sheet                                                                                                                         ADAU1788
CHIP POWER CONTROL REGISTER
Address: 0xC00D, Reset: 0x10, Name: CHIP_PWR
                                                             7  6   5  4   3   2  1  0
                                                            0 0 0 1 0 0 0 0
                                [7:6] RESERVED                                          [0] POWER_EN (R/W)
                                                                                        Controls Internal DVDD Power Gating
                                [5:4] DLDO_CTRL (R/W)                                     0: Disables internal DVDD supply.
                                DVDD LDO Regulator Output Voltage                         1: Enables internal DVDD supply. Allows
                                  00: Reserved.                                              block enabling of PLL, FDSP, and
                                  01: DVDD regulator is set to 0.9 V.                        SDSP.
                                  10: Reserved.
                                  11: Reserved.                                         [1] MASTER_BLOCK_EN (R/W)
                                                                                        Master Block Level Enable. Gates
                                [3] RESERVED                                            block level enabling of all blocks
                                                                                        except PLL, crystal, FDSP, and SDSP.
                                                                                          0: All blocks are disabled.
                                                                                          1: All blocks that have their respective
                                                                                             block enable set are enabled.
                                                                                        [2] CM_STARTUP_OVER (R/W)
                                                                                        Disables High Power CM Start-Up
                                                                                        Boost Mode
                                                                                          0: CM pin fast charge is enabled.
                                                                                          1: CM pin fast charge is disabled.
Table 51. Bit Descriptions for CHIP_PWR
Bits   Bit Name               Settings      Description                                                                            Reset Access
[7:6]  RESERVED                             Reserved.                                                                              0x0   R
[5:4]  DLDO_CTRL                            DVDD LDO Regulator Output Voltage.                                                     0x1   R/W
                                       00   Reserved.
                                       01   DVDD regulator is set to 0.9 V.
                                       10   Reserved.
                                       11   Reserved.
3      RESERVED                             Reserved.                                                                              0x0   R
2      CM_STARTUP_OVER                      Disables High Power CM Start-Up Boost Mode.                                            0x0   R/W
                                        0   CM pin fast charge is enabled.
                                        1   CM pin fast charge is disabled.
1      MASTER_BLOCK_EN                      Master Block Level Enable. Gates block level enabling of all blocks except             0x0   R/W
                                            PLL, crystal, FDSP, and SDSP.
                                        0   All blocks are disabled.
                                        1   All blocks that have their respective block enable set are enabled.
0      POWER_EN                             Controls Internal DVDD Power Gating                                                    0x0   R/W
                                        0   Disables internal DVDD supply.
                                        1   Enables internal DVDD supply. Allows block enabling of PLL, FDSP, and SDSP.
                                                                      Rev. 0 | Page 75 of 226


ADAU1788                                                                                                                                           Data Sheet
CLOCK CONTROL REGISTER
Address: 0xC00E, Reset: 0xC8, Name: CLK_CTRL1
                                                                      7   6   5   4   3   2   1   0
                                                                      1 1 0 0 1 0 0 0
                          [7:6] SYNC_SOURCE (R/W)                                                     [2:0] PLL_SOURCE (R/W)
                          Source for Phase Synchronization                                            PLL Source Clock Selection
                          Signal to Phase Align Multiple Chips.                                          0: MCLKIN pin or crystal is PLL source.
                             0: FSYNC_0 signal used for phase                                            1: FSYNC_0 pin is PLL source.
                                 synchronization.                                                       10: BCLK_0 pin is PLL source.
                            10: Input ASRC used for phase synchronization
                                 signal. Used when fram e clock signal                                [3] XTAL_MODE (R/W)
                                 is asynchronous to core clock.                                       Master Clock/Crystal Oscillator Mode
                            11: Phase synchronization signal internally                                 0: Logic level m aster clock input used.
                                 generated.                                                             1: Crystal oscillator used.
                          [5] PLL_BYPASS (R/W)
                          PLL Bypass Control
                            0: PLL output is source of m ain chip
                                clock.
                            1: PLL is bypassed. Main chip clock
                                sourced directly from PLL_SOURCE
                                setting and m ust be 24.576 MHz.
                          [4] PLL_TYPE (R/W)
                          Type of PLL (Integer/Fractional).
                            0: Integer PLL.
                            1: Fractional PLL.
Table 52. Bit Descriptions for CLK_CTRL1
Bits   Bit Name         Settings         Description                                                                                                 Reset   Access
[7:6]  SYNC_SOURCE                       Source for Phase Synchronization Signal to Phase Align Multiple Chips.                                      0x3     R/W
                                   0     FSYNC_0 signal used for phase synchronization.
                                 10      Input ASRC used for phase synchronization signal. Used when frame clock signal is
                                         asynchronous to core clock.
                                  11     Phase synchronization signal internally generated.
5      PLL_BYPASS                        PLL Bypass Control.                                                                                         0x0     R/W
                                   0     PLL output is source of main chip clock.
                                   1     PLL is bypassed. Main chip clock sourced directly from PLL_SOURCE setting and
                                         must be 24.576 MHz.
4      PLL_TYPE                          Type of PLL (Integer/Fractional).                                                                           0x0     R/W
                                   0     Integer PLL.
                                   1     Fractional PLL.
3      XTAL_MODE                         Master Clock/Crystal Oscillator Mode.                                                                       0x1     R/W
                                   0     Logic level master clock input used.
                                   1     Crystal oscillator used.
[2:0]  PLL_SOURCE                        PLL Source Clock Selection.                                                                                 0x0     R/W
                                   0     MCLKIN pin or crystal is PLL source.
                                   1     FSYNC_0 pin is PLL source.
                                 10      BCLK_0 pin is PLL source.
PLL INPUT DIVIDER REGISTER
Address: 0xC00F, Reset: 0x00, Name: CLK_CTRL2
                                                             7   6  5   4   3   2   1   0
                                                             0  0   0   0   0   0   0   0
                                          [7:3] RESERVED                                    [2:0] PLL_INPUT_PRESCALER (R/W)
                                                                                            PLL_INPUT_PRESCALER is the
                                                                                            input divider rate
Table 53. Bit Descriptions for CLK_CTRL2
Bits    Bit Name                               Settings            Description                                                                   Reset     Access
[7:3]   RESERVED                                                   Reserved.                                                                     0x0       R
[2:0]   PLL_INPUT_PRESCALER                                        PLL_INPUT_PRESCALER is the input divider rate.                                0x0       R/W
                                                                        Rev. 0 | Page 76 of 226


Data Sheet                                                                                                                            ADAU1788
PLL FEEDBACK INTEGER DIVIDER (MSBs) REGISTER
Address: 0xC010, Reset: 0x00, Name: CLK_CTRL3
                                                      7  6  5  4   3   2  1  0
                                                      0  0  0  0   0   0  0  0
                                   [7:5] RESERVED                                 [4:0] PLL_INTEGER_DIVIDER[12:8] (R/W)
                                                                                  Feedback Divider Rate (Integer Mode).
Table 54. Bit Descriptions for CLK_CTRL3
Bits     Bit Name                                    Settings           Description                                              Reset      Access
[7:5]    RESERVED                                                       Reserved.                                                0x0        R
[4:0]    PLL_INTEGER_DIVIDER[12:8]                                      Feedback Divider Rate (Integer Mode).                    0x0        R/W
PLL FEEDBACK INTEGER DIVIDER (LSBs) REGISTER
Address: 0xC011, Reset: 0x02, Name: CLK_CTRL4
                                                                                      7    6    5    4    3    2    1    0
                                                                                      0    0    0    0    0    0    1    0
                                            [7:0] PLL_INTEGER_DIVIDER[7:0] (R/W)
                                            Feedback Divider Rate (Integer Mode).
Table 55. Bit Descriptions for CLK_CTRL4
  Bits  Bit Name                      Settings        Description                                                                    Reset    Access
  [7:0] PLL_INTEGER_DIVIDER[7:0]                      Feedback Divider Rate (Integer Mode).                                          0x2      R/W
PLL FRACTIONAL NUMERATOR VALUE (MSBs) REGISTER
Address: 0xC012, Reset: 0x00, Name: CLK_CTRL5
                                                                                    7    6    5    4    3    2    1    0
                                                                                    0    0    0    0    0    0    0    0
                                              [7:0] PLL_NUMERATOR[15:8] (R/W)
                                              PLL Num erator
Table 56. Bit Descriptions for CLK_CTRL5
Bits        Bit Name                                          Settings                       Description                   Reset        Access
[7:0]       PLL_NUMERATOR[15:8]                                                              PLL Numerator                 0x0          R/W
PLL FRACTIONAL NUMERATOR VALUE (LSBs) REGISTER
Address: 0xC013, Reset: 0x00, Name: CLK_CTRL6
                                                                                   7    6    5    4    3    2    1    0
                                                                                   0   0    0    0    0    0    0    0
                                               [7:0] PLL_NUMERATOR[7:0] (R/W)
                                               PLL Num erator
Table 57. Bit Descriptions for CLK_CTRL6
  Bits  Bit Name                Settings       Description                                                                       Reset     Access
  [7:0] PLL_NUMERATOR[7:0]                     PLL Numerator                                                                     0x0       R/W
                                                                 Rev. 0 | Page 77 of 226


ADAU1788                                                                                                                              Data Sheet
PLL FRACTIONAL DENOMINATOR (MSBs) REGISTER
Address: 0xC014, Reset: 0x00, Name: CLK_CTRL7
                                                                                     7   6    5  4  3  2  1   0
                                                                                     0   0    0  0  0  0  0   0
                                               [7:0] PLL_DENOMINATOR[15:8] (R/W)
                                               PLL Denom inator
Table 58. Bit Descriptions for CLK_CTRL7
  Bits  Bit Name                      Settings         Description                                                                    Reset    Access
  [7:0] PLL_DENOMINATOR[15:8]                          PLL Denominator                                                                0x0      R/W
PLL FRACTIONAL DENOMINATOR (LSBs) REGISTER
Address: 0xC015, Reset: 0x00, Name: CLK_CTRL8
                                                                                    7   6    5  4  3  2  1   0
                                                                                   0    0   0   0  0  0  0   0
                                                [7:0] PLL_DENOMINATOR[7:0] (R/W)
                                                PLL Denom inator
Table 59. Bit Descriptions for CLK_CTRL8
Bits        Bit Name                                            Settings                  Description                        Reset        Access
[7:0]       PLL_DENOMINATOR[7:0]                                                          PLL Denominator                    0x0          R/W
PLL UPDATE REGISTER
Address: 0xC016, Reset: 0x00, Name: CLK_CTRL9
                                                       7  6 5   4 3  2   1  0
                                                       0 0 0 0 0 0 0 0
                                   [7:1] RESERVED                              [0] PLL_UPDATE (R/W1T)
                                                                               Update PLL Configuration
                                                                                 0: Write of 0 does nothing.
                                                                                 1: Write of 1 updates all PLL configuration
                                                                                      settings.
Table 60. Bit Descriptions for CLK_CTRL9
Bits      Bit Name             Settings             Description                                                                   Reset     Access
[7:1]     RESERVED                                  Reserved.                                                                     0x0       R
0         PLL_UPDATE                                Update PLL Configuration.                                                     0x0       R/W1T
                                             0      Write of 0 does nothing.
                                             1      Write of 1 updates all PLL configuration settings.
                                                                  Rev. 0 | Page 78 of 226


Data Sheet                                                                                                                         ADAU1788
ADC SAMPLE RATE CONTROL REGISTER
Address: 0xC017, Reset: 0x22, Name: ADC_CTRL1
                                                              7    6    5  4   3  2  1  0
                                                              0 0 1 0 0 0 1 0
                                [7:4] RESERVED                                              [2:0] ADC01_FS (R/W)
                                                                                            ADC Channel 0 and Channel 1 Sam ple
                                [3] ADC01_DEC_ORDER (R/W)                                   Rate Selection
                                ADC Channel 0 and Channel 1 Decim ation                       000: 12 kHz sam ple rate.
                                Filter Order                                                  001: 24 kHz sam ple rate.
                                  0: Lower order decim ation filter: lower                    010: 48 kHz sam ple rate.
                                      delay.                                                  011: 96 kHz sam ple rate.
                                  1: Higher order decim ation filter: higher                  100: 192 kHz sam ple rate.
                                      delay.                                                  101: 384 kHz sam ple rate.
                                                                                              110: 768 kHz sam ple rate.
Table 61. Bit Descriptions for ADC_CTRL1
Bits    Bit Name                     Settings          Description                                                              Reset    Access
[7:4]   RESERVED                                       Reserved.                                                                0x2      R/W
3       ADC01_DEC_ORDER                                ADC Channel 0 and Channel 1 Decimation Filter Order.                     0x0      R/W
                                                  0    Lower order decimation filter: lower delay.
                                                  1    Higher order decimation filter: higher delay.
[2:0]   ADC01_FS                                       ADC Channel 0 and Channel 1 Sample Rate Selection.                       0x2      R/W
                                                000    12 kHz sample rate.
                                                001    24 kHz sample rate.
                                                010    48 kHz sample rate.
                                                011    96 kHz sample rate.
                                                100    192 kHz sample rate.
                                                101    384 kHz sample rate.
                                                110    768 kHz sample rate.
ADC IBIAS CONTROLS REGISTER
Address: 0xC018, Reset: 0x00, Name: ADC_CTRL2
                                                          7   6    5    4  3  2   1  0
                                                          0 0 0 0 0 0 0 0
                                        [7:3] RESERVED                                  [2:0] ADC01_IBIAS (R/W)
                                                                                        ADC Channel 0 and Channel 1 Bias
                                                                                        Current Setting
                                                                                          000: Norm al operation (default).
                                                                                          001: Extrem e power saving.
                                                                                          010: Enhanced perform ance.
                                                                                          011: Power saving.
Table 62. Bit Descriptions for ADC_CTRL2
Bits   Bit Name        Settings     Description                                                                                    Reset   Access
[7:3]  RESERVED                     Reserved.                                                                                      0x0     R
[2:0]  ADC01_IBIAS                  ADC Channel 0 and Channel 1 Bias Current Setting. Higher bias currents result in               0x0     R/W
                                    higher performance.
                            000     Normal operation (default).
                            001     Extreme power saving.
                            010     Enhanced performance.
                            011     Power saving.
                                                                       Rev. 0 | Page 79 of 226


ADAU1788                                                                                                                                               Data Sheet
ADC HIGH-PASS FILTER CONTROL REGISTER
Address: 0xC019, Reset: 0x00, Name: ADC_CTRL3
                                                             7   6   5    4   3   2   1   0
                                                             0 0 0 0 0 0 0 0
                                          [7:2] RESERVED                                      [0] ADC0_HPF_EN (R/W)
                                                                                              ADC Channel 0 Enable High-Pass
                                          [1] ADC1_HPF_EN (R/W)                               Filter
                                          ADC Channel 1 Enable High-Pass                        0: ADC high-pass filter off.
                                          Filter                                                1: ADC high-pass filter on.
                                             0: ADC high-pass filter off.
                                             1: ADC high-pass filter on.
Table 63. Bit Descriptions for ADC_CTRL3
Bits      Bit Name                     Settings               Description                                                                        Reset       Access
[7:2]     RESERVED                                            Reserved.                                                                          0x0         R
1         ADC1_HPF_EN                                         ADC Channel 1 Enable High-Pass Filter.                                             0x0         R/W
                                                        0     ADC high-pass filter off.
                                                        1     ADC high-pass filter on.
0         ADC0_HPF_EN                                         ADC Channel 0 Enable High-Pass Filter.                                             0x0         R/W
                                                        0     ADC high-pass filter off.
                                                        1     ADC high-pass filter on.
ADC MUTE AND COMPENSATION CONTROL REGISTER
Address: 0xC01A, Reset: 0x40, Name: ADC_CTRL4
                                                               7   6   5    4   3   2   1   0
                                                              0 1 0 0 0 0 0 0
                         [7] RESERVED                                                          [0] ADC01_FCOMP (R/W)
                                                                                               ADC Channel 0 and Channel 1 Frequency
                         [6] ADC_VOL_ZC (R/W)                                                  Response Com pensation
                         ADC Volum e Zero Cross Control                                           0: High frequency response is not com pensated
                           0: Volum e change occurs at any tim e.                                    (lower delay).
                           1: Volum e change only occurs at zero                                  1: High frequency response is com pensated
                              crossing.                                                              (higher delay).
                         [5] ADC_VOL_LINK (R/W)                                                [3:1] RESERVED
                         ADC Volum e Link
                           0: Each ADC channel uses its respective                             [4] ADC_HARD_VOL (R/W)
                              volum e value.                                                   ADC Hard Volum e
                           1: All ADC channels use Channel 0                                      0: Soft volum e ram ping.
                              volum e value.                                                      1: Hard/im m ediate volum e change.
Table 64. Bit Descriptions for ADC_CTRL4
Bits   Bit Name               Settings           Description                                                                                           Reset    Access
7      RESERVED                                  Reserved.                                                                                             0x0      R
6      ADC_VOL_ZC                                ADC Volume Zero Cross Control.                                                                        0x1      R/W
                                          0      Volume change occurs at any time.
                                          1      Volume change only occurs at zero crossing.
5      ADC_VOL_LINK                              ADC Volume Link.                                                                                      0x0      R/W
                                          0      Each ADC channel uses its respective volume value.
                                          1      All ADC channels use Channel 0 volume value.
4      ADC_HARD_VOL                              ADC Hard Volume.                                                                                      0x0      R/W
                                          0      Soft volume ramping.
                                          1      Hard/immediate volume change.
[3:1]  RESERVED                                  Reserved.                                                                                             0x0      R
0      ADC01_FCOMP                               ADC Channel 0 and Channel 1 Frequency Response Compensation.                                          0x0      R/W
                                          0      High frequency response is not compensated (lower delay).
                                          1      High frequency response is compensated (higher delay).
                                                                         Rev. 0 | Page 80 of 226


Data Sheet                                                                                                                     ADAU1788
ANALOG INPUT PRECHARGE TIME REGISTER
Address: 0xC01B, Reset: 0x26, Name: ADC_CTRL5
                                                          7   6   5   4 3    2 1   0
                                                         0 0 1 0 0 1 1 0
                                 [7:5] RESERVED                                       [3:0] ADC_AIN_CHRG_TIME (R/W)
                                                                                      Analog Inputs Precharge Tim e Selection.
                                 [4] DIFF_INPUT (R/W)                                   0x0: No precharge.
                                 Configures the ADCs for differential                   0x1: 5 m s precharge.
                                 operation                                              0x2: 10 m s precharge.
                                                                                              ...
                                                                                        0xD: 250 m s precharge.
                                                                                        0xE: 300 m s precharge.
                                                                                        0xF: 400 m s precharge.
Table 65. Bit Descriptions for ADC_CTRL5
Bits   Bit Name                 Settings       Description                                                                     Reset Access
[7:5]  RESERVED                                Reserved.                                                                       0x1   R
4      DIFF_INPUT                              Configures the ADCs for differential operation.                                 0x0   R/W
[3:0]  ADC_AIN_CHRG_TIME                       Analog Inputs Precharge Time Selection. Controls the amount of time the         0x6   R/W
                                               precharge circuit is used to charge up the coupling capacitors. The time
                                               used depends on the value of the capacitor used and the required start-up
                                               time of the ADC.
                                       0x0     No Precharge.
                                       0x1     5 ms precharge.
                                       0x2     10 ms precharge.
                                       0x3     20 ms precharge.
                                       0x4     30 ms precharge.
                                       0x5     40 ms precharge.
                                       0x6     50 ms precharge.
                                       0x7     60 ms precharge.
                                       0x8     80 ms precharge.
                                       0x9     100 ms precharge.
                                      0xA      125 ms precharge.
                                       0xB     150 ms precharge.
                                      0xC      200 ms precharge.
                                      0xD      250 ms precharge.
                                       0xE     300 ms precharge.
                                       0xF     400 ms precharge.
                                                                    Rev. 0 | Page 81 of 226


ADAU1788                                                                                                             Data Sheet
ADC CHANNEL MUTES REGISTER
Address: 0xC01C, Reset: 0x00, Name: ADC_MUTES
                                                         7 6   5  4   3  2  1   0
                                                        0 0 0 0 0 0 0 0
                                      [7:2] RESERVED                               [0] ADC0_MUTE (R/W)
                                                                                   ADC Channel 0 Mute Control
                                      [1] ADC1_MUTE (R/W)                            0: ADC unm uted.
                                      ADC Channel 1 Mute Control                     1: ADC m uted.
                                        0: ADC unm uted.
                                        1: ADC m uted.
Table 66. Bit Descriptions for ADC_MUTES
Bits       Bit Name                Settings                Description                                        Reset    Access
[7:2]      RESERVED                                        Reserved.                                          0x0      R
1          ADC1_MUTE                                       ADC Channel 1 Mute Control.                        0x0      R/W
                                                      0    ADC unmuted.
                                                      1    ADC muted.
0          ADC0_MUTE                                       ADC Channel 0 Mute Control.                        0x0      R/W
                                                      0    ADC unmuted.
                                                      1    ADC muted.
ADC CHANNEL 0 VOLUME CONTROL REGISTER
Address: 0xC01D, Reset: 0x40, Name: ADC0_VOL
                                                                          7  6   5 4   3  2 1   0
                                                                         0 1 0 0 0 0 0 0
                                                 [7:0] ADC0_VOL (R/W)
                                                 ADC Channel 0 Volum e Control.
                                                   00000000: +24 dB.
                                                   00000001: +23.625 dB.
                                                   00000010: +23.35 dB.
                                                              ...
                                                    11111101: −70.875 dB.
                                                    11111110: −71.25 dB.
                                                    11111111: Mute.
Table 67. Bit Descriptions for ADC0_VOL
Bits       Bit Name             Settings                Description                                            Reset   Access
[7:0]      ADC0_VOL                                     ADC Channel 0 Volume Control.                          0x40    R/W
                                       00000000         +24 dB.
                                       00000001         +23.625 dB.
                                       00000010         +23.35 dB.
                                        00000011        +22.875 dB.
                                       00000100         +22.5 dB.
                                                 …      …
                                         00111111       +0.375 dB.
                                       01000000         0 dB.
                                       01000001         −0.375 dB.
                                                 …      …
                                         11111101       −70.875 dB.
                                         11111110       −71.25 dB.
                                         11111111       Mute.
                                                              Rev. 0 | Page 82 of 226


Data Sheet                                                                                         ADAU1788
ADC CHANNEL 1 VOLUME CONTROL REGISTER
Address: 0xC01E, Reset: 0x40, Name: ADC1_VOL
                                                                        7  6  5   4  3 2 1 0
                                                                        0 1 0 0 0 0 0 0
                                                [7:0] ADC1_VOL (R/W)
                                                ADC Channel 1 Volum e Control
                                                  00000000: +24 dB.
                                                  00000001: +23.625 dB.
                                                  00000010: +23.35 dB.
                                                             ...
                                                   11111101: −70.875 dB.
                                                   11111110: −71.25 dB.
                                                   11111111: Mute.
Table 68. Bit Descriptions for ADC1_VOL
Bits       Bit Name              Settings               Description                          Reset   Access
[7:0]      ADC1_VOL                                     ADC Channel 1 Volume Control.        0x40    R/W
                                        00000000        +24 dB.
                                        00000001        +23.625 dB.
                                        00000010        +23.35 dB.
                                        00000011        +22.875 dB.
                                        00000100        +22.5 dB.
                                                …       …
                                         00111111       +0.375 dB.
                                        01000000        0 dB.
                                        01000001        −0.375 dB.
                                                …       …
                                         11111101       −70.875 dB.
                                          11111110      −71.25 dB.
                                          11111111      Mute.
                                                             Rev. 0 | Page 83 of 226


ADAU1788                                                                                                                               Data Sheet
PGA CHANNEL 0 GAIN CONTROL MSBs, MUTE, BOOST, AND SLEW REGISTER
Address: 0xC021, Reset: 0x00, Name: PGA0_CTRL1
                                                                   7   6   5   4   3   2   1   0
                                                                   0 0 0 0 0 0 0 0
                                    [7] PGA0_SLEW_DIS (R/W)                                         [5:0] PGA0_GAIN[10:5] (R/W)
                                    PGA Channel 0 Gain Slew Disable                                 PGA Channel 0 Gain Control
                                      0: PGA slew enabled.                                            00000000000: 0 dB.
                                      1: PGA slew disabled.                                           00000100000: 0.75 dB.
                                                                                                      00001000000: 1.5 dB.
                                    [6] PGA0_BOOST (R/W)                                                            ...
                                    PGA Channel 0 Gain Boost Control                                  10110100000: 33.75 dB.
                                      0: No additional PGA0 gain above setting                        10111000000: 34.5 dB.
                                         in PGA0_GAIN.                                                10111100000: 35.25 dB.
                                      1: Additional 10 dB gain above setting
                                         in PGA0_GAIN.
Table 69. Bit Descriptions for PGA0_CTRL1
Bits    Bit Name                Settings                 Description                                                                  Reset    Access
7       PGA0_SLEW_DIS                                    PGA Channel 0 Gain Slew Disable.                                             0x0      R/W
                                                    0    PGA slew enabled.
                                                    1    PGA slew disabled.
6       PGA0_BOOST                                       PGA Channel 0 Gain Boost Control.                                            0x0      R/W
                                                    0    No additional PGA0 gain above setting in PGA0_GAIN.
                                                    1    Additional 10 dB gain above setting in PGA0_GAIN.
[5:0]   PGA0_GAIN[10:5]                                  PGA Channel 0 Gain Control.                                                  0x0      R/W
                                  00000000000            0 dB.
                                  00000100000            0.75 dB.
                                  00001000000            1.5 dB.
                                                   …     …
                                   10110100000           33.75 dB.
                                   10111000000           34.5 dB.
                                   10111100000           35.25 dB.
PGA CHANNEL 0 GAIN CONTROL LSBs REGISTER
Address: 0xC022, Reset: 0x00, Name: PGA0_CTRL2
                                                              7  6   5   4   3   2   1   0
                                                              0 0 0 0 0 0 0 0
                                           [7:5] RESERVED                                    [4:0] PGA0_GAIN[4:0] (R/W)
                                                                                             PGA Channel 0 Gain Control
                                                                                               00000000000: 0 dB.
                                                                                               00000100000: 0.75 dB.
                                                                                               00001000000: 1.5 dB.
                                                                                                               ...
                                                                                               10110100000: 33.75 dB.
                                                                                               10111000000: 34.5 dB.
                                                                                               10111100000: 35.25 dB.
Table 70. Bit Descriptions for PGA0_CTRL2
Bits       Bit Name                      Settings                           Description                                         Reset       Access
[7:5]      RESERVED                                                         Reserved.                                           0x0         R
[4:0]      PGA0_GAIN[4:0]                                                   PGA Channel 0 Gain Control.                         0x0         R/W
                                                     00000000000            0 dB.
                                                     00000100000            0.75 dB.
                                                     00001000000            1.5 dB.
                                                                   …        …
                                                     10110100000            33.75 dB.
                                                     10111000000            34.5 dB.
                                                      10111100000           35.25 dB.
                                                                    Rev. 0 | Page 84 of 226


Data Sheet                                                                                                                              ADAU1788
PGA CHANNEL 1 GAIN CONTROL MSBs, MUTE, BOOST, AND SLEW REGISTER
Address: 0xC023, Reset: 0x00, Name: PGA1_CTRL1
                                                                   7   6   5   4   3   2   1   0
                                                                   0 0 0 0 0 0 0 0
                                    [7] PGA1_SLEW_DIS (R/W)                                         [5:0] PGA1_GAIN[10:5] (R/W)
                                    PGA Channel 1 Gain Slew Disable                                 PGA Channel 1 Gain Control
                                      0: PGA slew enabled.                                            00000000000: 0 dB.
                                      1: PGA slew disabled.                                           00000100000: 0.75 dB.
                                                                                                      00001000000: 1.5 dB.
                                    [6] PGA1_BOOST (R/W)                                                            ...
                                    PGA Channel 1 Gain Boost Control                                  10110100000: 33.75 dB.
                                      0: No additional PGA1 gain above setting                        10111000000: 34.5 dB.
                                         in PGA1_GAIN.                                                10111100000: 35.25 dB.
                                      1: Additional 10 dB gain above setting
                                         in PGA1_GAIN.
Table 71. Bit Descriptions for PGA1_CTRL1
Bits    Bit Name                Settings                 Description                                                                  Reset    Access
7       PGA1_SLEW_DIS                                    PGA Channel 1 Gain Slew Disable.                                             0x0      R/W
                                                    0    PGA slew enabled.
                                                    1    PGA slew disabled.
6       PGA1_BOOST                                       PGA Channel 1 Gain Boost Control.                                            0x0      R/W
                                                    0    No additional PGA1 gain above setting in PGA1_GAIN.
                                                    1    Additional 10 dB gain above setting in PGA1_GAIN.
[5:0]   PGA1_GAIN[10:5]                                  PGA Channel 1 Gain Control.                                                  0x0      R/W
                                  00000000000            0 dB.
                                  00000100000            0.75 dB.
                                  00001000000            1.5 dB.
                                                   …     …
                                   10110100000           33.75 dB.
                                   10111000000           34.5 dB.
                                   10111100000           35.25 dB.
PGA CHANNEL 1 GAIN CONTROL LSBs REGISTER
Address: 0xC024, Reset: 0x00, Name: PGA1_CTRL2
                                                              7  6   5   4   3   2   1   0
                                                              0 0 0 0 0 0 0 0
                                           [7:5] RESERVED                                    [4:0] PGA1_GAIN[4:0] (R/W)
                                                                                             PGA Channel 1 Gain Control
                                                                                               00000000000: 0 dB.
                                                                                               00000100000: 0.75 dB.
                                                                                               00001000000: 1.5 dB.
                                                                                                               ...
                                                                                               10110100000: 33.75 dB.
                                                                                               10111000000: 34.5 dB.
                                                                                               10111100000: 35.25 dB.
Table 72. Bit Descriptions for PGA1_CTRL2
Bits       Bit Name                      Settings                           Description                                         Reset       Access
[7:5]      RESERVED                                                         Reserved.                                           0x0         R
[4:0]      PGA1_GAIN[4:0]                                                   PGA Channel 1 Gain Control.                         0x0         R/W
                                                     00000000000            0 dB.
                                                     00000100000            0.75 dB.
                                                     00001000000            1.5 dB.
                                                                   …        …
                                                     10110100000            33.75 dB.
                                                     10111000000            34.5 dB.
                                                      10111100000           35.25 dB.
                                                                    Rev. 0 | Page 85 of 226


ADAU1788                                                                                                                                 Data Sheet
PGA SLEW RATE AND GAIN LINK REGISTER
Address: 0xC029, Reset: 0x00, Name: PGA_CTRL
                                                                  7   6    5   4   3   2   1   0
                                                                 0 0 0 0 0 0 0 0
                                [7:5] RESERVED                                                     [1:0] PGA_SLEW_RATE (R/W)
                                                                                                   Controls how fast the PGA is slewed
                                [4] PGA_GAIN_LINK (R/W)                                            when changing gain.
                                PGA Gain Link.                                                       00: 2.2 dB/m s.
                                  0: Each PGA channel uses its respective                            01: 1.1 dB/m s.
                                      gain value.                                                    10: 0.5 dB/m s.
                                  1: All PGA channels use Channel 0
                                      gain value.                                                  [3:2] RESERVED
Table 73. Bit Descriptions for PGA_CTRL
Bits    Bit Name                Settings           Description                                                                         Reset    Access
[7:5]   RESERVED                                   Reserved.                                                                           0x0      R
4       PGA_GAIN_LINK                              PGA Gain Link.                                                                      0x0      R/W
                                              0    Each PGA channel uses its respective gain value.
                                              1    All PGA channels use Channel 0 gain value.
[3:2]   RESERVED                                   Reserved.                                                                           0x0      R
[1:0]   PGA_SLEW_RATE                              Controls how fast the PGA is slewed when changing gain.                             0x0      R/W
                                             00    2.2 dB/ms.
                                             01    1.1 dB/ms.
                                             10    0.5 dB/ms.
MICROPHONE BIAS LEVEL AND CURRENT REGISTER
Address: 0xC02A, Reset: 0x00, Name: MBIAS_CTRL
                                                                    7    6   5   4   3   2   1   0
                                                                    0 0 0 0 0 0 0 0
                                      [7:6] RESERVED                                                 [0] MBIAS0_LEVEL (R/W)
                                                                                                     Level of the MICBIAS0 Output
                                      [5:4] MBIAS_IBIAS (R/W)                                          0: 0.9 × AVDD.
                                      Microphone Input Bias Current Setting                            1: 0.65 × AVDD.
                                        00: Norm al operation (default).
                                        01: Extrem e power saving.                                   [1] MBIAS1_LEVEL (R/W)
                                        10: Enhanced perform ance.                                   Level of the MICBIAS1 Output
                                        11: Power saving.                                              0: 0.9 × AVDD.
                                                                                                       1: 0.65 × AVDD.
                                      [3:2] RESERVED
Table 74. Bit Descriptions for MBIAS_CTRL
Bits   Bit Name         Settings      Description                                                                                         Reset   Access
[7:6]  RESERVED                       Reserved.                                                                                           0x0     R
[5:4]  MBIAS_IBIAS                    Microphone Input Bias Current Setting. Higher bias currents result in higher                        0x0     R/W
                                      performance.
                               00     Normal Operation (Default).
                               01     Extreme power saving.
                               10     Enhanced performance.
                               11     Power saving.
[3:2]  RESERVED                       Reserved.                                                                                           0x0     R
1      MBIAS1_LEVEL                   Level of the MICBIAS1 Output.                                                                       0x0     R/W
                                0     0.9 × AVDD.
                                1     0.65 × AVDD.
0      MBIAS0_LEVEL                   Level of the MICBIAS0 Output.                                                                       0x0     R/W
                                0     0.9 × AVDD.
                                1     0.65 × AVDD.
                                                                      Rev. 0 | Page 86 of 226


Data Sheet                                                                                                                    ADAU1788
DMIC CLOCK RATE CONTROL REGISTER
Address: 0xC02B, Reset: 0x33, Name: DMIC_CTRL1
                                                              7 6   5  4    3 2  1  0
                                                             0 0 1 1 0 0 1 1
                                   [7] RESERVED                                         [2:0] DMIC_CLK0_RATE (R/W)
                                                                                        Digital Microphone Clock 0 Rate
                                   [6:4] DMIC_CLK1_RATE (R/W)                                0: 384 kHz clock rate.
                                   Digital Microphone Clock 1 Rate                           1: 768 kHz clock rate.
                                        0: 384 kHz clock rate.                             10: 1536 kHz clock rate.
                                        1: 768 kHz clock rate.                              11: 3072 kHz clock rate.
                                      10: 1536 kHz clock rate.                            100: 6144 kHz clock rate.
                                       11: 3072 kHz clock rate.
                                     100: 6144 kHz clock rate.                          [3] RESERVED
Table 75. Bit Descriptions for DMIC_CTRL1
Bits       Bit Name                       Settings                Description                                           Reset   Access
7          RESERVED                                               Reserved.                                             0x0     R
[6:4]      DMIC_CLK1_RATE                                         Digital Microphone Clock 1 Rate.                      0x3     R/W
                                                             0    384 kHz clock rate.
                                                             1    768 kHz clock rate.
                                                           10     1536 kHz clock rate.
                                                           11     3072 kHz clock rate.
                                                         100      6144 kHz clock rate.
3          RESERVED                                               Reserved.                                             0x0     R
[2:0]      DMIC_CLK0_RATE                                         Digital Microphone Clock 0 Rate.                      0x3     R/W
                                                             0    384 kHz clock rate.
                                                             1    768 kHz clock rate.
                                                           10     1536 kHz clock rate.
                                                           11     3072 kHz clock rate.
                                                         100      6144 kHz clock rate.
                                                                  Rev. 0 | Page 87 of 226


ADAU1788                                                                                                                                Data Sheet
DIGITAL MICROPHONE CHANNEL 0 AND CHANNEL 1 RATE, ORDER, MAPPING, AND EDGE CONTROL
REGISTER
Address: 0xC02C, Reset: 0x01, Name: DMIC_CTRL2
                                                                         7  6    5 4   3  2  1  0
                                                                         0 0 0 0 0 0 0 1
                              [7] DMIC01_MAP (R/W)                                                [2:0] DMIC01_FS (R/W)
                              Digital Microphone Channel 0 and                                    Digital Microphone Channel 0 and
                              Channel 1 Clock Mapping                                             Channel 1 Output Sam ple Rate
                                0: Digital m icrophone channels use                                 000: 12 kHz sam ple rate.
                                   DMIC_CLK0.                                                       001: 24 kHz sam ple rate.
                                1: Digital m icrophone channels use                                 010: 48 kHz sam ple rate.
                                   DMIC_CLK1.                                                       011: 96 kHz sam ple rate.
                                                                                                    100: 192 kHz sam ple rate.
                              [6] DMIC01_EDGE (R/W)                                                 101: 384 kHz sam ple rate.
                              Selects clock edge for Channel 0                                      110: 768 kHz sam ple rate.
                              and Channel 1
                                0: 0 is rising edge, and 1 is falling edge.                       [3] DMIC01_HPF_EN (R/W)
                                1: 1 is rising edge, and 0 is falling edge.                       Digital Microphone Channel 0 and
                                                                                                  Channel 1 High-Pass Filter Enable
                              [5] DMIC01_FCOMP (R/W)                                                0: High-pass filter off.
                              Digital Microphone Channel 0 and                                      1: High-pass filter on.
                              Channel 1 Frequency Response
                              Com pensation                                                       [4] DMIC01_DEC_ORDER (R/W)
                                0: High frequency response is not com pensated                    Digital Microphone Channel 0 and
                                   (lower delay).                                                 Channel 1 Decim ation Filter Order
                                1: High frequency response is com pensated                          0: Fourth-order decim ation filter.
                                   (higher delay).                                                  1: Fifth-order decim ation filter.
Table 76. Bit Descriptions for DMIC_CTRL2
Bits   Bit Name                Settings          Description                                                                             Reset Access
7      DMIC01_MAP                                Digital Microphone Channel 0 and Channel 1 Clock Mapping.                               0x0   R/W
                                           0     Digital microphone channels use DMIC_CLK0.
                                           1     Digital microphone channels use DMIC_CLK1.
6      DMIC01_EDGE                               Selects clock edge for Channel 0 and Channel 1.                                         0x0   R/W
                                           0     0 is rising edge, and 1 is falling edge.
                                           1     1 is rising edge, and 0 is falling edge.
5      DMIC01_FCOMP                              Digital Microphone Channel 0 and Channel 1 Frequency Response                           0x0   R/W
                                                 Compensation.
                                           0     High frequency response is not compensated (lower delay).
                                           1     High frequency response is compensated (higher delay).
4      DMIC01_DEC_ORDER                          Digital Microphone Channel 0 and Channel 1 Decimation Filter Order.                     0x0   R/W
                                           0     Fourth-order decimation filter.
                                           1     Fifth-order decimation filter.
3      DMIC01_HPF_EN                             Digital Microphone Channel 0 and Channel 1 High-Pass Filter Enable.                     0x0   R/W
                                           0     High-pass filter off.
                                           1     High-pass filter on.
[2:0]  DMIC01_FS                                 Digital Microphone Channel 0 and Channel 1 Output Sample Rate.                          0x1   R/W
                                       000       12 kHz sample rate.
                                       001       24 kHz sample rate.
                                       010       48 kHz sample rate.
                                       011       96 kHz sample rate.
                                       100       192 kHz sample rate.
                                       101       384 kHz sample rate.
                                       110       768 kHz sample rate.
                                                                        Rev. 0 | Page 88 of 226


Data Sheet                                                                                                                              ADAU1788
DIGITAL MICROPHONE CHANNEL 2 AND CHANNEL 3 RATE, ORDER, MAPPING, AND EDGE CONTROL
REGISTER
Address: 0xC02D, Reset: 0x01, Name: DMIC_CTRL3
                                                                         7  6    5 4   3  2  1  0
                                                                         0 0 0 0 0 0 0 1
                              [7] DMIC23_MAP (R/W)                                                [2:0] DMIC23_FS (R/W)
                              Digital Microphone Channel 2 and                                    Digital Microphone Channel 2 and
                              Channel 3 Clock Mapping                                             Channel 3 Output Sam ple Rate
                                0: Digital m icrophone channels use                                 000: 12 kHz sam ple rate.
                                   DMIC_CLK0.                                                       001: 24 kHz sam ple rate.
                                1: Digital m icrophone channels use                                 010: 48 kHz sam ple rate.
                                   DMIC_CLK1.                                                       011: 96 kHz sam ple rate.
                                                                                                    100: 192 kHz sam ple rate.
                              [6] DMIC23_EDGE (R/W)                                                 101: 384 kHz sam ple rate.
                              Selects clock edge for Channel 2                                      110: 768 kHz sam ple rate.
                              and Channel 3
                                0: 0 is rising edge, and 1 is falling edge.                       [3] DMIC23_HPF_EN (R/W)
                                1: 1 is rising edge, and 0 is falling edge.                       Digital Microphone Channel 2 and
                                                                                                  Channel 3 High-Pass Filter Enable
                              [5] DMIC23_FCOMP (R/W)                                                0: High-pass filter off.
                              Digital Microphone Channel 2 and                                      1: High-pass filter on.
                              Channel 3 Frequency Response
                              Com pensation                                                       [4] DMIC23_DEC_ORDER (R/W)
                                0: High frequency response is not com pensated                    Digital Microphone Channel 2 and
                                   (lower delay).                                                 Channel 3 Decim ation Filter Order
                                1: High frequency response is com pensated                          0: Fourth-order decim ation filter.
                                   (higher delay).                                                  1: Fifth-order decim ation filter.
Table 77. Bit Descriptions for DMIC_CTRL3
Bits   Bit Name                 Settings         Description                                                                            Reset Access
7      DMIC23_MAP                                Digital Microphone Channel 2 and Channel 3 Clock Mapping.                              0x0   R/W
                                           0     Digital microphone channels use DMIC_CLK0.
                                           1     Digital microphone channels use DMIC_CLK1.
6      DMIC23_EDGE                               Selects clock edge for Channel 2 and Channel 3.                                        0x0   R/W
                                           0     0 is rising edge, and 1 is falling edge.
                                           1     1 is rising edge, and 0 is falling edge.
5      DMIC23_FCOMP                              Digital Microphone Channel 2 and Channel 3 Frequency Response                          0x0   R/W
                                                 Compensation.
                                           0     High frequency response is not compensated (lower delay).
                                           1     High frequency response is compensated (higher delay).
4      DMIC23_DEC_ORDER                          Digital Microphone Channel 2 and Channel 3 Decimation Filter Order.                    0x0   R/W
                                           0     Fourth-order decimation filter.
                                           1     Fifth-order decimation filter.
3      DMIC23_HPF_EN                             Digital Microphone Channel 2 and Channel 3 High-Pass Filter Enable.                    0x0   R/W
                                           0     High-pass filter off.
                                           1     High-pass filter on.
[2:0]  DMIC23_FS                                 Digital Microphone Channel 2 and Channel 3 Output Sample Rate.                         0x1   R/W
                                       000       12 kHz sample rate.
                                       001       24 kHz sample rate.
                                       010       48 kHz sample rate.
                                        011      96 kHz sample rate.
                                       100       192 kHz sample rate.
                                       101       384 kHz sample rate.
                                        110      768 kHz sample rate.
                                                                        Rev. 0 | Page 89 of 226


ADAU1788                                                                                                                                 Data Sheet
DMIC VOLUME OPTIONS REGISTER
Address: 0xC030, Reset: 0x04, Name: DMIC_CTRL6
                                                          7   6   5   4   3   2   1   0
                                                          0 0 0 0 0 1 0 0
                                  [7:3] RESERVED                                          [0] DMIC_HARD_VOL (R/W)
                                                                                          Digital Microphone Hard Volum e
                                  [2] DMIC_VOL_ZC (R/W)                                     0: Soft volum e ram ping.
                                  Digital Microphone Volum e Zero Cross                     1: Hard/im m ediate volum e change.
                                  Control
                                    0: Volum e change occurs at any tim e.                [1] DMIC_VOL_LINK (R/W)
                                    1: Volum e change only occurs at zero                 Digital Microphone Volum e Link
                                        crossing.                                           0: Each digital m icrophone channel
                                                                                                uses its respective volum e value.
                                                                                            1: All digital m icrophone channels use
                                                                                                Channel 0 volum e value.
Table 78. Bit Descriptions for DMIC_CTRL6
Bits   Bit Name               Settings         Description                                                                              Reset   Access
[7:3]  RESERVED                                Reserved.                                                                                0x0     R
2      DMIC_VOL_ZC                             Digital Microphone Volume Zero Cross Control.                                            0x1     R/W
                                         0     Volume change occurs at any time.
                                         1     Volume change only occurs at zero crossing.
1      DMIC_VOL_LINK                           Digital Microphone Volume Link.                                                          0x0     R/W
                                         0     Each digital microphone channel uses its respective volume value.
                                         1     All digital microphone channels use Channel 0 volume value.
0      DMIC_HARD_VOL                           Digital Microphone Hard Volume.                                                          0x0     R/W
                                         0     Soft volume ramping.
                                         1     Hard/immediate volume change.
DIGITAL MICROPHONE CHANNEL MUTE CONTROLS REGISTER
Address: 0xC031, Reset: 0x00, Name: DMIC_MUTES
                                                            7   6   5   4   3   2   1   0
                                                            0 0 0 0 0 0 0 0
                                      [7:4] RESERVED                                         [0] DMIC0_MUTE (R/W)
                                                                                             Digital Microphone Channel 0 Mute
                                      [3] DMIC3_MUTE (R/W)                                   Control
                                      Digital Microphone Channel 3 Mute                        0: Digital m icrophone unm uted.
                                      Control                                                  1: Digital m icrophone m uted.
                                        0: Digital m icrophone unm uted.
                                        1: Digital m icrophone m uted.                       [1] DMIC1_MUTE (R/W)
                                                                                             Digital Microphone Channel 1 Mute
                                      [2] DMIC2_MUTE (R/W)                                   Control
                                      Digital Microphone Channel 2 Mute                        0: Digital m icrophone unm uted.
                                      Control                                                  1: Digital m icrophone m uted.
                                        0: Digital m icrophone unm uted.
                                        1: Digital m icrophone m uted.
Table 79. Bit Descriptions for DMIC_MUTES
Bits      Bit Name              Settings                Description                                                                 Reset     Access
[7:4]     RESERVED                                      Reserved.                                                                   0x0       R/W
3         DMIC3_MUTE                                    Digital Microphone Channel 3 Mute Control.                                  0x0       R/W
                                                 0      Digital microphone unmuted.
                                                 1      Digital microphone muted.
2         DMIC2_MUTE                                    Digital Microphone Channel 2 Mute Control.                                  0x0       R/W
                                                 0      Digital microphone unmuted.
                                                 1      Digital microphone muted.
                                                                      Rev. 0 | Page 90 of 226


Data Sheet                                                                                           ADAU1788
Bits      Bit Name              Settings         Description                                   Reset    Access
1         DMIC1_MUTE                             Digital Microphone Channel 1 Mute Control.    0x0      R/W
                                            0    Digital microphone unmuted.
                                            1    Digital microphone muted.
0         DMIC0_MUTE                             Digital Microphone Channel 0 Mute Control.    0x0      R/W
                                            0    Digital microphone unmuted.
                                            1    Digital microphone muted.
DIGITAL MICROPHONE CHANNEL 0 VOLUME CONTROL REGISTER
Address: 0xC032, Reset: 0x40, Name: DMIC_VOL0
                                                                           7  6  5  4  3 2 1 0
                                                                          0 1 0 0 0 0 0 0
                                                [7:0] DMIC0_VOL (R/W)
                                                Digital Microphone Channel 0 Volum e
                                                Control
                                                  00000000: +24 dB.
                                                  00000001: +23.625 dB.
                                                  00000010: +23.35 dB.
                                                              ...
                                                   11111101: −70.875 dB.
                                                   11111110: −71.25 dB.
                                                   11111111: Mute.
Table 80. Bit Descriptions for DMIC_VOL0
Bits      Bit Name           Settings         Description                                      Reset    Access
[7:0]     DMIC0_VOL                           Digital Microphone Channel 0 Volume Control.     0x40     R/W
                                  00000000    +24 dB.
                                  00000001    +23.625 dB.
                                  00000010    +23.35 dB.
                                  00000011    +22.875 dB.
                                  00000100    +22.5 dB.
                                         …    …
                                   00111111   +0.375 dB.
                                  01000000    0 dB.
                                  01000001    −0.375 dB.
                                         …    …
                                   11111101   −70.875 dB.
                                   11111110   −71.25 dB.
                                   11111111   Mute.
                                                               Rev. 0 | Page 91 of 226


ADAU1788                                                                                          Data Sheet
DIGITAL MICROPHONE CHANNEL 1 VOLUME CONTROL REGISTER
Address: 0xC033, Reset: 0x40, Name: DMIC_VOL1
                                                                         7  6  5  4  3 2 1 0
                                                                        0 1 0 0 0 0 0 0
                                              [7:0] DMIC1_VOL (R/W)
                                              Digital Microphone Channel 1 Volum e
                                              Control
                                                00000000: +24 dB.
                                                00000001: +23.625 dB.
                                                00000010: +23.35 dB.
                                                            ...
                                                 11111101: −70.875 dB.
                                                 11111110: −71.25 dB.
                                                 11111111: Mute.
Table 81. Bit Descriptions for DMIC_VOL1
Bits      Bit Name            Settings       Description                                     Reset    Access
[7:0]     DMIC1_VOL                          Digital Microphone Channel 1 Volume Control.    0x40     R/W
                                   00000000  +24 dB.
                                   00000001  +23.625 dB.
                                   00000010  +23.35 dB.
                                   00000011  +22.875 dB.
                                   00000100  +22.5 dB.
                                          …  …
                                    00111111 +0.375 dB.
                                   01000000  0 dB.
                                   01000001  −0.375 dB.
                                          …  …
                                    11111101 −70.875 dB.
                                    11111110 −71.25 dB.
                                    11111111 Mute.
                                                             Rev. 0 | Page 92 of 226


Data Sheet                                                                                         ADAU1788
DIGITAL MICROPHONE CHANNEL 2 VOLUME CONTROL REGISTER
Address: 0xC034, Reset: 0x40, Name: DMIC_VOL2
                                                                         7  6  5  4  3 2 1 0
                                                                        0 1 0 0 0 0 0 0
                                              [7:0] DMIC2_VOL (R/W)
                                              Digital Microphone Channel 2 Volum e
                                              Control
                                                00000000: +24 dB.
                                                00000001: +23.625 dB.
                                                00000010: +23.35 dB.
                                                            ...
                                                 11111101: −70.875 dB.
                                                 11111110: −71.25 dB.
                                                 11111111: Mute.
Table 82. Bit Descriptions for DMIC_VOL2
Bits      Bit Name           Settings       Description                                      Reset    Access
[7:0]     DMIC2_VOL                         Digital Microphone Channel 2 Volume Control.     0x40     R/W
                                  00000000  +24 dB.
                                  00000001  +23.625 dB.
                                  00000010  +23.35 dB.
                                  00000011  +22.875 dB.
                                  00000100  +22.5 dB.
                                         …  …
                                   00111111 +0.375 dB.
                                  01000000  0 dB.
                                  01000001  −0.375 dB.
                                         …  …
                                   11111101 −70.875 dB.
                                   11111110 −71.25 dB.
                                   11111111 Mute.
                                                             Rev. 0 | Page 93 of 226


ADAU1788                                                                                          Data Sheet
DIGITAL MICROPHONE CHANNEL 3 VOLUME CONTROL REGISTER
Address: 0xC035, Reset: 0x40, Name: DMIC_VOL3
                                                                         7  6  5  4  3 2 1 0
                                                                        0 1 0 0 0 0 0 0
                                              [7:0] DMIC3_VOL (R/W)
                                              Digital Microphone Channel 3 Volum e
                                              Control
                                                00000000: +24 dB.
                                                00000001: +23.625 dB.
                                                00000010: +23.35 dB.
                                                            ...
                                                 11111101: −70.875 dB.
                                                 11111110: −71.25 dB.
                                                 11111111: Mute.
Table 83. Bit Descriptions for DMIC_VOL3
Bits      Bit Name           Settings       Description                                      Reset    Access
[7:0]     DMIC3_VOL                         Digital Microphone Channel 3 Volume Control.     0x40     R/W
                                  00000000  +24 dB.
                                  00000001  +23.625 dB.
                                  00000010  +23.35 dB.
                                  00000011  +22.875 dB.
                                  00000100  +22.5 dB.
                                         …  …
                                   00111111 +0.375 dB.
                                  01000000  0 dB.
                                  01000001  −0.375 dB.
                                         …  …
                                   11111101 −70.875 dB.
                                   11111110 −71.25 dB.
                                   11111111 Mute.
                                                             Rev. 0 | Page 94 of 226


Data Sheet                                                                                                                                 ADAU1788
DAC SAMPLE RATE, FILTERING, AND POWER CONTROLS REGISTER
Address: 0xC03A, Reset: 0x02, Name: DAC_CTRL1
                                                                 7  6 5  4  3    2  1  0
                                                                 0 0 0 0 0 0 1 0
                          [7] DAC_MORE_FILT (R/W)                                         [2:0] DAC_FS (R/W)
                          DAC Additional Interpolation Filtering                          DAC Path Sam ple Rate Selection
                          Selection                                                         000: 12 kHz sam ple rate.
                            0: Less interpolation filtering: lower                          001: 24 kHz sam ple rate.
                                delay.                                                      010: 48 kHz sam ple rate.
                            1: More interpolation filtering: higher                         011: 96 kHz sam ple rate.
                                delay.                                                      100: 192 kHz sam ple rate.
                                                                                            101: 384 kHz sam ple rate.
                          [6] DAC_LPM (R/W)                                                 110: 768 kHz sam ple rate.
                          DAC Low Power Mode Enable
                            0: DAC low power m ode off (6.144 MHz).                       [3] DAC_FCOMP (R/W)
                            1: DAC low power m ode on (3.072 MHz).                        DAC Frequency Response Com pensation
                                                                                            0: High frequency response is not com pensated
                          [5:4] DAC_IBIAS (R/W)                                                 (lower delay).
                          DAC Bias Current Select                                           1: High frequency response is com pensated
                            00: Norm al operation (default).                                    for sam ples rates of 192 kHz or lower
                            01: Extrem e power saving.                                          when DAC_MORE_FILT = 1 (higher
                            10: Enhanced perform ance.                                          delay).
                            11: Power saving.
Table 84. Bit Descriptions for DAC_CTRL1
 Bits   Bit Name            Settings        Description                                                                                    Reset Access
 7      DAC_MORE_FILT                       DAC Additional Interpolation Filtering Selection.                                              0x0   R/W
                                       0    Less Interpolation Filtering: Lower Delay.
                                       1    More Interpolation Filtering: Higher Delay.
 6      DAC_LPM                             DAC Low Power Mode Enable.                                                                     0x0   R/W
                                       0    DAC low power mode off (6.144 MHz).
                                       1    DAC low power mode on (3.072 MHz).
 [5:4]  DAC_IBIAS                           DAC Bias Current Select. Higher bias currents result in higher performance.                    0x0   R/W
                                     00     Normal operation (default).
                                     01     Extreme power saving.
                                     10     Enhanced performance.
                                      11    Power saving.
 3      DAC_FCOMP                           DAC Frequency Response Compensation.                                                           0x0   R/W
                                       0    High frequency response is not compensated (lower delay).
                                       1    High frequency response is compensated for samples rates of 192 kHz or lower
                                            when DAC_MORE_FILT = 1 (higher delay).
 [2:0]  DAC_FS                              DAC Path Sample Rate Selection.                                                                0x2   R/W
                                    000     12 kHz sample rate.
                                    001     24 kHz sample rate.
                                    010     48 kHz sample rate.
                                    011     96 kHz sample rate.
                                    100     192 kHz sample rate.
                                    101     384 kHz sample rate.
                                    110     768 kHz sample rate.
                                                                        Rev. 0 | Page 95 of 226


ADAU1788                                                                                                                         Data Sheet
DAC VOLUME LUNK, HIGH-PASS FILTER, AND MUTE CONTROLS REGISTER
Address: 0xC03B, Reset: 0xC4, Name: DAC_CTRL2
                                                              7 6 5  4   3   2  1  0
                                                             1 1 0 0 0 1 0 0
                                [7] RESERVED                                          [0] RESERVED
                                [6] DAC0_MUTE (R/W)                                   [1] DAC_HARD_VOL (R/W)
                                DAC Channel 0 Mute Control                            DAC Hard Volum e
                                  0: DAC unm uted.                                      0: Soft volum e ram ping.
                                  1: DAC m uted.                                        1: Hard/im m ediate volum e change.
                                [5] RESERVED                                          [2] DAC_VOL_ZC (R/W)
                                                                                      DAC Volum e Zero Cross Control
                                [4] DAC0_HPF_EN (R/W)                                   0: Volum e change occurs at any tim e.
                                DAC Channel 0 Enable High-Pass                          1: Volum e change only occurs at zero
                                Filter                                                     crossing.
                                  0: DAC high-pass filter off.
                                  1: DAC high-pass filter on.                         [3] DAC_LPM_II (R/W)
                                                                                      DAC Low Power Mode 2 Enable
                                                                                        0: DAC Low Power Mode 2 off.
                                                                                        1: DAC Low Power Mode 2 on. Reduced
                                                                                           output activity.
Table 85. Bit Descriptions for DAC_CTRL2
Bits    Bit Name                 Settings          Description                                                                 Reset  Access
7       RESERVED                                   Reserved.                                                                   0x1    R/W
6       DAC0_MUTE                                  DAC Channel 0 Mute Control.                                                 0x1    R/W
                                              0    DAC unmuted.
                                              1    DAC muted.
5       RESERVED                                   Reserved.                                                                   0x0    R/W
4       DAC0_HPF_EN                                DAC Channel 0 Enable High-Pass Filter.                                      0x0    R/W
                                              0    DAC high-pass filter off.
                                              1    DAC high-pass filter on.
3       DAC_LPM_II                                 DAC Low Power Mode 2 Enable.                                                0x0    R/W
                                              0    DAC Low Power Mode 2 off.
                                              1    DAC Low Power Mode 2 on. Reduced output activity.
2       DAC_VOL_ZC                                 DAC Volume Zero Cross Control.                                              0x1    R/W
                                              0    Volume change occurs at any time.
                                              1    Volume change only occurs at zero crossing.
1       DAC_HARD_VOL                               DAC Hard Volume.                                                            0x0    R/W
                                              0    Soft volume ramping.
                                              1    Hard/immediate volume change.
0       RESERVED                                   Reserved.                                                                   0x0    R/W
                                                                    Rev. 0 | Page 96 of 226


Data Sheet                                                                                         ADAU1788
DAC CHANNEL 0 VOLUME REGISTER
Address: 0xC03C, Reset: 0x40, Name: DAC_VOL0
                                                                        7  6  5   4  3 2 1 0
                                                                        0 1 0 0 0 0 0 0
                                                [7:0] DAC0_VOL (R/W)
                                                DAC Channel 0 Volum e Control
                                                  00000000: +24 dB.
                                                  00000001: +23.625 dB.
                                                  00000010: +23.35 dB.
                                                             ...
                                                   11111101: −70.875 dB.
                                                   11111110: −71.25 dB.
                                                   11111111: Mute.
Table 86. Bit Descriptions for DAC_VOL0
Bits       Bit Name              Settings               Description                          Reset   Access
[7:0]      DAC0_VOL                                     DAC Channel 0 Volume Control.        0x40    R/W
                                        00000000        +24 dB.
                                        00000001        +23.625 dB.
                                        00000010        +23.35 dB.
                                        00000011        +22.875 dB.
                                        00000100        +22.5 dB.
                                                …       …
                                         00111111       +0.375 dB.
                                        01000000        0 dB.
                                        01000001        −0.375 dB.
                                                …       …
                                         11111101       −70.875 dB.
                                          11111110      −71.25 dB.
                                          11111111      Mute.
                                                             Rev. 0 | Page 97 of 226


ADAU1788                                                                                                              Data Sheet
DAC CHANNEL 0 ROUTING REGISTER
Address: 0xC03E, Reset: 0x00, Name: DAC_ROUTE0
                                                7 6  5 4  3  2  1   0
                                                0 0 0 0 0 0 0 0
                                  [7] RESERVED                         [6:0] DAC0_ROUTE (R/W)
                                                                       DAC Channel 0 Input Routing
                                                                         0000000: Serial Port 0 Channel 0.
                                                                         0000001: Serial Port 0 Channel 1.
                                                                         0000010: Serial Port 0 Channel 2.
                                                                                  ...
                                                                         1001001: Digital Microphone Channel 1.
                                                                         1001010: Digital Microphone Channel 2.
                                                                         1001011: Digital Microphone Channel 3.
Table 87. Bit Descriptions for DAC_ROUTE0
Bits       Bit Name                  Settings           Description                                             Reset   Access
7          RESERVED                                     Reserved.                                               0x0     R
[6:0]      DAC0_ROUTE                                   DAC Channel 0 Input Routing.                            0x0     R/W
                                             0000000    Serial Port 0 Channel 0.
                                             0000001    Serial Port 0 Channel 1.
                                             0000010    Serial Port 0 Channel 2.
                                             0000011    Serial Port 0 Channel 3.
                                             0000100    Serial Port 0 Channel 4.
                                             0000101    Serial Port 0 Channel 5.
                                             0000110    Serial Port 0 Channel 6.
                                             0000111    Serial Port 0 Channel 7.
                                             0001000    Serial Port 0 Channel 8.
                                             0001001    Serial Port 0 Channel 9.
                                             0001010    Serial Port 0 Channel 10.
                                             0001011    Serial Port 0 Channel 11.
                                             0001100    Serial Port 0 Channel 12.
                                             0001101    Serial Port 0 Channel 13.
                                             0001110    Serial Port 0 Channel 14.
                                             0001111    Serial Port 0 Channel 15.
                                             0100000    FastDSP Channel 0.
                                             0100001    FastDSP Channel 1.
                                             0100010    FastDSP Channel 2.
                                             0100011    FastDSP Channel 3.
                                             0100100    FastDSP Channel 4.
                                             0100101    FastDSP Channel 5.
                                             0100110    FastDSP Channel 6.
                                             0100111    FastDSP Channel 7.
                                             0101000    FastDSP Channel 8.
                                             0101001    FastDSP Channel 9.
                                             0101010    FastDSP Channel 10.
                                             0101011    FastDSP Channel 11.
                                             0101100    FastDSP Channel 12.
                                             0101101    FastDSP Channel 13.
                                             0101110    FastDSP Channel 14.
                                             0101111    FastDSP Channel 15.
                                             0110000    SigmaDSP Channel 0.
                                             0110001    SigmaDSP Channel 1.
                                             0110010    SigmaDSP Channel 2.
                                             0110011    SigmaDSP Channel 3.
                                             0110100    SigmaDSP Channel 4.
                                                          Rev. 0 | Page 98 of 226


Data Sheet                                                                                                                ADAU1788
Bits       Bit Name                    Settings            Description                                            Reset     Access
                                                0110101    SigmaDSP Channel 5.
                                                0110110    SigmaDSP Channel 6.
                                                0110111    SigmaDSP Channel 7.
                                                0111000    SigmaDSP Channel 8.
                                                0111001    SigmaDSP Channel 9.
                                                0111010    SigmaDSP Channel 10.
                                                0111011    SigmaDSP Channel 11.
                                                0111100    SigmaDSP Channel 12.
                                                0111101    SigmaDSP Channel 13.
                                                 0111110   SigmaDSP Channel 14.
                                                 0111111   SigmaDSP Channel 15.
                                                1000000    Input ASRC Channel 0.
                                                1000001    Input ASRC Channel 1.
                                                1000010    Input ASRC Channel 2.
                                                1000011    Input ASRC Channel 3.
                                                1000100    ADC Channel 0.
                                                1000101    ADC Channel 1.
                                                1001000    Digital Microphone Channel 0.
                                                1001001    Digital Microphone Channel 1.
                                                1001010    Digital Microphone Channel 2.
                                                1001011    Digital Microphone Channel 3.
HEADPHONE CONTROL REGISTER
Address: 0xC040, Reset: 0x00, Name: HP_CTRL
                                                     7 6 5   4  3  2    1  0
                                                     0 0 0 0 0 0 0 0
                                    [7:1] RESERVED                            [0] HP0_MODE (R/W)
                                                                              Headphone Channel 0 Output Mode
                                                                                0: HPOUTP0/HPOUTN0 in line output
                                                                                   m ode.
                                                                                1: HPOUTP0/HPOUTN0 in headphone
                                                                                   m ode.
Table 88. Bit Descriptions for HP_CTRL
Bits      Bit Name             Settings            Description                                                      Reset    Access
[7:1]     RESERVED                                 Reserved.                                                        0x0      R
0         HP0_MODE                                 Headphone Channel 0 Output Mode.                                 0x0      R/W
                                              0    HPOUTP0/HPOUTN0 in line output mode.
                                              1    HPOUTP0/HPOUTN0 in headphone mode.
                                                               Rev. 0 | Page 99 of 226


ADAU1788                                                                                                                  Data Sheet
FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 0 AND CHANNEL 1 REGISTER
Address: 0xC041, Reset: 0x25, Name: FDEC_CTRL1
                                                             7   6  5   4   3  2  1  0
                                                             0 0 1 0 0 1 0 1
                                    [7] RESERVED                                         [2:0] FDEC01_IN_FS (R/W)
                                                                                         Decim ator Channel 0/Channel 1
                                    [6:4] FDEC01_OUT_FS (R/W)                            Input Sam pling Rate
                                    Decim ator Channel 0/Channel 1                         001: 24 kHz sam ple rate.
                                    Output Sam pling Rate                                  010: 48 kHz sam ple rate.
                                      000: 12 kHz sam ple rate.                            011: 96 kHz sam ple rate.
                                      001: 24 kHz sam ple rate.                            100: 192 kHz sam ple rate.
                                      010: 48 kHz sam ple rate.                            101: 384 kHz sam ple rate.
                                      011: 96 kHz sam ple rate.                            110: 768 kHz sam ple rate.
                                      100: 192 kHz sam ple rate.
                                      101: 384 kHz sam ple rate.                         [3] RESERVED
Table 89. Bit Descriptions for FDEC_CTRL1
Bits    Bit Name                Settings          Description                                                           Reset  Access
7       RESERVED                                  Reserved.                                                             0x0    R
[6:4]   FDEC01_OUT_FS                             Decimator Channel 0/Channel 1 Output Sampling Rate.                   0x2    R/W
                                          000     12 kHz sample rate.
                                          001     24 kHz sample rate.
                                          010     48 kHz sample rate.
                                          011     96 kHz sample rate.
                                          100     192 kHz sample rate.
                                          101     384 kHz sample rate.
3       RESERVED                                  Reserved.                                                             0x0    R
[2:0]   FDEC01_IN_FS                              Decimator Channel 0/Channel 1 Input Sampling Rate.                    0x5    R/W
                                          001     24 kHz sample rate.
                                          010     48 kHz sample rate.
                                          011     96 kHz sample rate.
                                          100     192 kHz sample rate.
                                          101     384 kHz sample rate.
                                          110     768 kHz sample rate.
                                                                  Rev. 0 | Page 100 of 226


Data Sheet                                                                                                                 ADAU1788
FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 2 AND CHANNEL 3 REGISTER
Address: 0xC042, Reset: 0x25, Name: FDEC_CTRL2
                                                             7   6  5   4   3  2  1  0
                                                             0 0 1 0 0 1 0 1
                                    [7] RESERVED                                         [2:0] FDEC23_IN_FS (R/W)
                                                                                         Decim ator Channel 2/Channel 3
                                    [6:4] FDEC23_OUT_FS (R/W)                            Input Sam pling Rate
                                    Decim ator Channel 2/Channel 3                         001: 24 kHz sam ple rate.
                                    Output Sam pling Rate                                  010: 48 kHz sam ple rate.
                                      000: 12 kHz sam ple rate.                            011: 96 kHz sam ple rate.
                                      001: 24 kHz sam ple rate.                            100: 192 kHz sam ple rate.
                                      010: 48 kHz sam ple rate.                            101: 384 kHz sam ple rate.
                                      011: 96 kHz sam ple rate.                            110: 768 kHz sam ple rate.
                                      100: 192 kHz sam ple rate.
                                      101: 384 kHz sam ple rate.                         [3] RESERVED
Table 90. Bit Descriptions for FDEC_CTRL2
Bits    Bit Name                Settings          Description                                                           Reset Access
7       RESERVED                                  Reserved.                                                             0x0   R
[6:4]   FDEC23_OUT_FS                             Decimator Channel 2/Channel 3 Output Sampling Rate.                   0x2   R/W
                                          000     12 kHz sample rate.
                                          001     24 kHz sample rate.
                                          010     48 kHz sample rate.
                                          011     96 kHz sample rate.
                                          100     192 kHz sample rate.
                                          101     384 kHz sample rate.
3       RESERVED                                  Reserved.                                                             0x0   R
[2:0]   FDEC23_IN_FS                              Decimator Channel 2/Channel 3 Input Sampling Rate.                    0x5   R/W
                                          001     24 kHz sample rate.
                                          010     48 kHz sample rate.
                                          011     96 kHz sample rate.
                                          100     192 kHz sample rate.
                                          101     384 kHz sample rate.
                                          110     768 kHz sample rate.
FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 4 AND CHANNEL 5 REGISTER
Address: 0xC043, Reset: 0x25, Name: FDEC_CTRL3
                                                             7   6  5   4   3  2  1  0
                                                             0 0 1 0 0 1 0 1
                                    [7] RESERVED                                         [2:0] FDEC45_IN_FS (R/W)
                                                                                         Decim ator Channel 4/Channel 5
                                    [6:4] FDEC45_OUT_FS (R/W)                            Input Sam pling Rate
                                    Decim ator Channel 4/Channel 5                         001: 24 kHz sam ple rate.
                                    Output Sam pling Rate                                  010: 48 kHz sam ple rate.
                                      000: 12 kHz sam ple rate.                            011: 96 kHz sam ple rate.
                                      001: 24 kHz sam ple rate.                            100: 192 kHz sam ple rate.
                                      010: 48 kHz sam ple rate.                            101: 384 kHz sam ple rate.
                                      011: 96 kHz sam ple rate.                            110: 768 kHz sam ple rate.
                                      100: 192 kHz sam ple rate.
                                      101: 384 kHz sam ple rate.                         [3] RESERVED
Table 91. Bit Descriptions for FDEC_CTRL3
Bits    Bit Name                Settings          Description                                                           Reset Access
7       RESERVED                                  Reserved.                                                             0x0   R
[6:4]   FDEC45_OUT_FS                             Decimator Channel 4/Channel 5 Output Sampling Rate.                   0x2   R/W
                                          000     12 kHz sample rate.
                                          001     24 kHz sample rate.
                                          010     48 kHz sample rate.
                                          011     96 kHz sample rate.
                                          100     192 kHz sample rate.
                                          101     384 kHz sample rate.
                                                                  Rev. 0 | Page 101 of 226


ADAU1788                                                                                                                  Data Sheet
Bits    Bit Name                Settings          Description                                                           Reset  Access
3       RESERVED                                  Reserved.                                                             0x0    R
[2:0]   FDEC45_IN_FS                              Decimator Channel 4/Channel 5 Input Sampling Rate.                    0x5    R/W
                                          001     24 kHz sample rate.
                                          010     48 kHz sample rate.
                                          011     96 kHz sample rate.
                                          100     192 kHz sample rate.
                                          101     384 kHz sample rate.
                                          110     768 kHz sample rate.
FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 6 AND CHANNEL 7 REGISTER
Address: 0xC044, Reset: 0x25, Name: FDEC_CTRL4
                                                             7   6  5   4   3  2  1  0
                                                             0 0 1 0 0 1 0 1
                                    [7] RESERVED                                         [2:0] FDEC67_IN_FS (R/W)
                                                                                         Decim ator Channel 6/Channel 7
                                    [6:4] FDEC67_OUT_FS (R/W)                            Input Sam pling Rate
                                    Decim ator Channel 6/Channel 7                         001: 24 kHz sam ple rate.
                                    Output Sam pling Rate                                  010: 48 kHz sam ple rate.
                                      000: 12 kHz sam ple rate.                            011: 96 kHz sam ple rate.
                                      001: 24 kHz sam ple rate.                            100: 192 kHz sam ple rate.
                                      010: 48 kHz sam ple rate.                            101: 384 kHz sam ple rate.
                                      011: 96 kHz sam ple rate.                            110: 768 kHz sam ple rate.
                                      100: 192 kHz sam ple rate.
                                      101: 384 kHz sam ple rate.                         [3] RESERVED
Table 92. Bit Descriptions for FDEC_CTRL4
Bits    Bit Name                Settings          Description                                                           Reset  Access
7       RESERVED                                  Reserved.                                                             0x0    R
[6:4]   FDEC67_OUT_FS                             Decimator Channel 6/Channel 7 Output Sampling Rate.                   0x2    R/W
                                          000     12 kHz sample rate.
                                          001     24 kHz sample rate.
                                          010     48 kHz sample rate.
                                          011     96 kHz sample rate.
                                          100     192 kHz sample rate.
                                          101     384 kHz sample rate.
3       RESERVED                                  Reserved.                                                             0x0    R
[2:0]   FDEC67_IN_FS                              Decimator Channel 6/Channel 7 Input Sampling Rate.                    0x5    R/W
                                          001     24 kHz sample rate.
                                          010     48 kHz sample rate.
                                          011     96 kHz sample rate.
                                          100     192 kHz sample rate.
                                          101     384 kHz sample rate.
                                          110     768 kHz sample rate.
                                                                  Rev. 0 | Page 102 of 226


Data Sheet                                                                                                                 ADAU1788
FAST TO SLOW DECIMATOR CHANNEL 0 INPUT ROUTING REGISTER
Address: 0xC045, Reset: 0x00, Name: FDEC_ROUTE0
                                                    7  6  5  4  3   2   1  0
                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                             [5:0] FDEC0_ROUTE (R/W)
                                                                              Fast to Slow Decim ator Channel
                                                                              0 Input Routing
                                                                                000000: FastDSP Channel 0.
                                                                                000001: FastDSP Channel 1.
                                                                                000010: FastDSP Channel 2.
                                                                                          ...
                                                                                101001: Digital Microphone Channel 1.
                                                                                101010: Digital Microphone Channel 2.
                                                                                101011: Digital Microphone Channel 3.
Table 93. Bit Descriptions for FDEC_ROUTE0
Bits     Bit Name               Settings          Description                                                         Reset   Access
[7:6]    RESERVED                                 Reserved.                                                           0x0     R
[5:0]    FDEC0_ROUTE                              Fast to Slow Decimator Channel 0 Input Routing.                     0x0     R/W
                                     000000       FastDSP Channel 0.
                                     000001       FastDSP Channel 1.
                                     000010       FastDSP Channel 2.
                                      000011      FastDSP Channel 3.
                                     000100       FastDSP Channel 4.
                                     000101       FastDSP Channel 5.
                                      000110      FastDSP Channel 6.
                                      000111      FastDSP Channel 7.
                                     001000       FastDSP Channel 8.
                                     001001       FastDSP Channel 9.
                                     001010       FastDSP Channel 10.
                                      001011      FastDSP Channel 11.
                                      001100      FastDSP Channel 12.
                                      001101      FastDSP Channel 13.
                                      001110      FastDSP Channel 14.
                                      001111      FastDSP Channel 15.
                                     010000       SigmaDSP Channel 0.
                                     010001       SigmaDSP Channel 1.
                                     010010       SigmaDSP Channel 2.
                                      010011      SigmaDSP Channel 3.
                                     010100       SigmaDSP Channel 4.
                                     010101       SigmaDSP Channel 5.
                                      010110      SigmaDSP Channel 6.
                                      010111      SigmaDSP Channel 7.
                                      011000      SigmaDSP Channel 8.
                                      011001      SigmaDSP Channel 9.
                                      011010      SigmaDSP Channel 10.
                                      011011      SigmaDSP Channel 11.
                                      011100      SigmaDSP Channel 12.
                                      011101      SigmaDSP Channel 13.
                                      011110      SigmaDSP Channel 14.
                                      011111      SigmaDSP Channel 15.
                                     100000       Input ASRC Channel 0.
                                     100001       Input ASRC Channel 1.
                                     100010       Input ASRC Channel 2.
                                      100011      Input ASRC Channel 3.
                                                               Rev. 0 | Page 103 of 226


ADAU1788                                                                                                                  Data Sheet
Bits     Bit Name               Settings          Description                                                         Reset   Access
                                     100100       ADC Channel 0.
                                     100101       ADC Channel 1.
                                     101000       Digital Microphone Channel 0.
                                     101001       Digital Microphone Channel 1.
                                     101010       Digital Microphone Channel 2.
                                      101011      Digital Microphone Channel 3.
FAST TO SLOW DECIMATOR CHANNEL 1 INPUT ROUTING REGISTER
Address: 0xC046, Reset: 0x00, Name: FDEC_ROUTE1
                                                    7  6  5  4  3   2   1  0
                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                             [5:0] FDEC1_ROUTE (R/W)
                                                                              Fast to Slow Decim ator Channel
                                                                              1 Input Routing
                                                                                000000: FastDSP Channel 0.
                                                                                000001: FastDSP Channel 1.
                                                                                000010: FastDSP Channel 2.
                                                                                          ...
                                                                                101001: Digital Microphone Channel 1.
                                                                                101010: Digital Microphone Channel 2.
                                                                                101011: Digital Microphone Channel 3.
Table 94. Bit Descriptions for FDEC_ROUTE1
Bits     Bit Name               Settings          Description                                                         Reset   Access
[7:6]    RESERVED                                 Reserved.                                                           0x0     R
[5:0]    FDEC1_ROUTE                              Fast to Slow Decimator Channel 1 Input Routing.                     0x0     R/W
                                     000000       FastDSP Channel 0.
                                     000001       FastDSP Channel 1.
                                     000010       FastDSP Channel 2.
                                      000011      FastDSP Channel 3.
                                     000100       FastDSP Channel 4.
                                     000101       FastDSP Channel 5.
                                      000110      FastDSP Channel 6.
                                      000111      FastDSP Channel 7.
                                     001000       FastDSP Channel 8.
                                     001001       FastDSP Channel 9.
                                     001010       FastDSP Channel 10.
                                      001011      FastDSP Channel 11.
                                      001100      FastDSP Channel 12.
                                      001101      FastDSP Channel 13.
                                      001110      FastDSP Channel 14.
                                      001111      FastDSP Channel 15.
                                     010000       SigmaDSP Channel 0.
                                     010001       SigmaDSP Channel 1.
                                     010010       SigmaDSP Channel 2.
                                      010011      SigmaDSP Channel 3.
                                     010100       SigmaDSP Channel 4.
                                     010101       SigmaDSP Channel 5.
                                      010110      SigmaDSP Channel 6.
                                      010111      SigmaDSP Channel 7.
                                      011000      SigmaDSP Channel 8.
                                      011001      SigmaDSP Channel 9.
                                      011010      SigmaDSP Channel 10.
                                                               Rev. 0 | Page 104 of 226


Data Sheet                                                                                                                 ADAU1788
Bits     Bit Name               Settings          Description                                                         Reset   Access
                                      011011      SigmaDSP Channel 11.
                                      011100      SigmaDSP Channel 12.
                                      011101      SigmaDSP Channel 13.
                                      011110      SigmaDSP Channel 14.
                                      011111      SigmaDSP Channel 15.
                                     100000       Input ASRC Channel 0.
                                     100001       Input ASRC Channel 1.
                                     100010       Input ASRC Channel 2.
                                      100011      Input ASRC Channel 3.
                                     100100       ADC Channel 0.
                                     100101       ADC Channel 1.
                                     101000       Digital Microphone Channel 0.
                                     101001       Digital Microphone Channel 1.
                                     101010       Digital Microphone Channel 2.
                                      101011      Digital Microphone Channel 3.
FAST TO SLOW DECIMATOR CHANNEL 2 INPUT ROUTING REGISTER
Address: 0xC047, Reset: 0x00, Name: FDEC_ROUTE2
                                                    7  6  5  4  3   2   1  0
                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                             [5:0] FDEC2_ROUTE (R/W)
                                                                              Fast to Slow Decim ator Channel
                                                                              2 Input Routing
                                                                                000000: FastDSP Channel 0.
                                                                                000001: FastDSP Channel 1.
                                                                                000010: FastDSP Channel 2.
                                                                                          ...
                                                                                101001: Digital Microphone Channel 1.
                                                                                101010: Digital Microphone Channel 2.
                                                                                101011: Digital Microphone Channel 3.
Table 95. Bit Descriptions for FDEC_ROUTE2
Bits     Bit Name               Settings          Description                                                         Reset   Access
[7:6]    RESERVED                                 Reserved.                                                           0x0     R
[5:0]    FDEC2_ROUTE                              Fast to Slow Decimator Channel 2 Input Routing.                     0x0     R/W
                                     000000       FastDSP Channel 0.
                                     000001       FastDSP Channel 1.
                                     000010       FastDSP Channel 2.
                                      000011      FastDSP Channel 3.
                                     000100       FastDSP Channel 4.
                                     000101       FastDSP Channel 5.
                                      000110      FastDSP Channel 6.
                                      000111      FastDSP Channel 7.
                                     001000       FastDSP Channel 8.
                                     001001       FastDSP Channel 9.
                                     001010       FastDSP Channel 10.
                                      001011      FastDSP Channel 11.
                                      001100      FastDSP Channel 12.
                                      001101      FastDSP Channel 13.
                                      001110      FastDSP Channel 14.
                                      001111      FastDSP Channel 15.
                                                               Rev. 0 | Page 105 of 226


ADAU1788                                                                                                                  Data Sheet
Bits     Bit Name               Settings          Description                                                         Reset   Access
                                     010000       SigmaDSP Channel 0.
                                     010001       SigmaDSP Channel 1.
                                     010010       SigmaDSP Channel 2.
                                      010011      SigmaDSP Channel 3.
                                     010100       SigmaDSP Channel 4.
                                     010101       SigmaDSP Channel 5.
                                      010110      SigmaDSP Channel 6.
                                      010111      SigmaDSP Channel 7.
                                      011000      SigmaDSP Channel 8.
                                      011001      SigmaDSP Channel 9.
                                      011010      SigmaDSP Channel 10.
                                      011011      SigmaDSP Channel 11.
                                      011100      SigmaDSP Channel 12.
                                      011101      SigmaDSP Channel 13.
                                      011110      SigmaDSP Channel 14.
                                      011111      SigmaDSP Channel 15.
                                     100000       Input ASRC Channel 0.
                                     100001       Input ASRC Channel 1.
                                     100010       Input ASRC Channel 2.
                                      100011      Input ASRC Channel 3.
                                     100100       ADC Channel 0.
                                     100101       ADC Channel 1.
                                     101000       Digital Microphone Channel 0.
                                     101001       Digital Microphone Channel 1.
                                     101010       Digital Microphone Channel 2.
                                      101011      Digital Microphone Channel 3.
FAST TO SLOW DECIMATOR CHANNEL 3 INPUT ROUTING REGISTER
Address: 0xC048, Reset: 0x00, Name: FDEC_ROUTE3
                                                    7  6  5  4  3   2   1  0
                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                             [5:0] FDEC3_ROUTE (R/W)
                                                                              Fast to Slow Decim ator Channel
                                                                              3 Input Routing
                                                                                000000: FastDSP Channel 0.
                                                                                000001: FastDSP Channel 1.
                                                                                000010: FastDSP Channel 2.
                                                                                          ...
                                                                                101001: Digital Microphone Channel 1.
                                                                                101010: Digital Microphone Channel 2.
                                                                                101011: Digital Microphone Channel 3.
Table 96. Bit Descriptions for FDEC_ROUTE3
Bits     Bit Name               Settings          Description                                                         Reset   Access
[7:6]    RESERVED                                 Reserved.                                                           0x0     R
[5:0]    FDEC3_ROUTE                              Fast to Slow Decimator Channel 3 Input Routing.                     0x0     R/W
                                     000000       FastDSP Channel 0.
                                     000001       FastDSP Channel 1.
                                     000010       FastDSP Channel 2.
                                      000011      FastDSP Channel 3.
                                     000100       FastDSP Channel 4.
                                                               Rev. 0 | Page 106 of 226


Data Sheet                                                           ADAU1788
Bits  Bit Name Settings     Description                         Reset   Access
                    000101  FastDSP Channel 5.
                    000110  FastDSP Channel 6.
                    000111  FastDSP Channel 7.
                    001000  FastDSP Channel 8.
                    001001  FastDSP Channel 9.
                    001010  FastDSP Channel 10.
                    001011  FastDSP Channel 11.
                    001100  FastDSP Channel 12.
                    001101  FastDSP Channel 13.
                    001110  FastDSP Channel 14.
                     001111 FastDSP Channel 15.
                    010000  SigmaDSP Channel 0.
                    010001  SigmaDSP Channel 1.
                    010010  SigmaDSP Channel 2.
                    010011  SigmaDSP Channel 3.
                    010100  SigmaDSP Channel 4.
                    010101  SigmaDSP Channel 5.
                    010110  SigmaDSP Channel 6.
                    010111  SigmaDSP Channel 7.
                    011000  SigmaDSP Channel 8.
                    011001  SigmaDSP Channel 9.
                    011010  SigmaDSP Channel 10.
                    011011  SigmaDSP Channel 11.
                    011100  SigmaDSP Channel 12.
                    011101  SigmaDSP Channel 13.
                     011110 SigmaDSP Channel 14.
                     011111 SigmaDSP Channel 15.
                    100000  Input ASRC Channel 0.
                    100001  Input ASRC Channel 1.
                    100010  Input ASRC Channel 2.
                    100011  Input ASRC Channel 3.
                    100100  ADC Channel 0.
                    100101  ADC Channel 1.
                    101000  Digital Microphone Channel 0.
                    101001  Digital Microphone Channel 1.
                    101010  Digital Microphone Channel 2.
                    101011  Digital Microphone Channel 3.
                                       Rev. 0 | Page 107 of 226


ADAU1788                                                                                                                  Data Sheet
FAST TO SLOW DECIMATOR CHANNEL 4 INPUT ROUTING REGISTER
Address: 0xC049, Reset: 0x00, Name: FDEC_ROUTE4
                                                    7  6  5  4  3   2   1  0
                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                             [5:0] FDEC4_ROUTE (R/W)
                                                                              Fast to Slow Decim ator Channel
                                                                              4 Input Routing
                                                                                000000: FastDSP Channel 0.
                                                                                000001: FastDSP Channel 1.
                                                                                000010: FastDSP Channel 2.
                                                                                          ...
                                                                                101001: Digital Microphone Channel 1.
                                                                                101010: Digital Microphone Channel 2.
                                                                                101011: Digital Microphone Channel 3.
Table 97. Bit Descriptions for FDEC_ROUTE4
Bits     Bit Name               Settings          Description                                                         Reset   Access
[7:6]    RESERVED                                 Reserved.                                                           0x0     R
[5:0]    FDEC4_ROUTE                              Fast to Slow Decimator Channel 4 Input Routing.                     0x0     R/W
                                     000000       FastDSP Channel 0.
                                     000001       FastDSP Channel 1.
                                     000010       FastDSP Channel 2.
                                      000011      FastDSP Channel 3.
                                     000100       FastDSP Channel 4.
                                     000101       FastDSP Channel 5.
                                      000110      FastDSP Channel 6.
                                      000111      FastDSP Channel 7.
                                     001000       FastDSP Channel 8.
                                     001001       FastDSP Channel 9.
                                     001010       FastDSP Channel 10.
                                      001011      FastDSP Channel 11.
                                      001100      FastDSP Channel 12.
                                      001101      FastDSP Channel 13.
                                      001110      FastDSP Channel 14.
                                      001111      FastDSP Channel 15.
                                     010000       SigmaDSP Channel 0.
                                     010001       SigmaDSP Channel 1.
                                     010010       SigmaDSP Channel 2.
                                      010011      SigmaDSP Channel 3.
                                     010100       SigmaDSP Channel 4.
                                     010101       SigmaDSP Channel 5.
                                      010110      SigmaDSP Channel 6.
                                      010111      SigmaDSP Channel 7.
                                      011000      SigmaDSP Channel 8.
                                      011001      SigmaDSP Channel 9.
                                      011010      SigmaDSP Channel 10.
                                      011011      SigmaDSP Channel 11.
                                      011100      SigmaDSP Channel 12.
                                      011101      SigmaDSP Channel 13.
                                      011110      SigmaDSP Channel 14.
                                      011111      SigmaDSP Channel 15.
                                                               Rev. 0 | Page 108 of 226


Data Sheet                                                                                                                 ADAU1788
Bits     Bit Name               Settings          Description                                                         Reset   Access
                                     100000       Input ASRC Channel 0.
                                     100001       Input ASRC Channel 1.
                                     100010       Input ASRC Channel 2.
                                      100011      Input ASRC Channel 3.
                                     100100       ADC Channel 0.
                                     100101       ADC Channel 1.
                                     101000       Digital Microphone Channel 0.
                                     101001       Digital Microphone Channel 1.
                                     101010       Digital Microphone Channel 2.
                                      101011      Digital Microphone Channel 3.
FAST TO SLOW DECIMATOR CHANNEL 5 INPUT ROUTING REGISTER
Address: 0xC04A, Reset: 0x00, Name: FDEC_ROUTE5
                                                    7  6  5  4  3   2   1  0
                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                             [5:0] FDEC5_ROUTE (R/W)
                                                                              Fast to Slow Decim ator Channel
                                                                              5 Input Routing
                                                                                000000: FastDSP Channel 0.
                                                                                000001: FastDSP Channel 1.
                                                                                000010: FastDSP Channel 2.
                                                                                          ...
                                                                                101001: Digital Microphone Channel 1.
                                                                                101010: Digital Microphone Channel 2.
                                                                                101011: Digital Microphone Channel 3.
Table 98. Bit Descriptions for FDEC_ROUTE5
Bits     Bit Name               Settings          Description                                                         Reset   Access
[7:6]    RESERVED                                 Reserved.                                                           0x0     R
[5:0]    FDEC5_ROUTE                              Fast to Slow Decimator Channel 5 Input Routing.                     0x0     R/W
                                     000000       FastDSP Channel 0.
                                     000001       FastDSP Channel 1.
                                     000010       FastDSP Channel 2.
                                      000011      FastDSP Channel 3.
                                     000100       FastDSP Channel 4.
                                     000101       FastDSP Channel 5.
                                      000110      FastDSP Channel 6.
                                      000111      FastDSP Channel 7.
                                     001000       FastDSP Channel 8.
                                     001001       FastDSP Channel 9.
                                     001010       FastDSP Channel 10.
                                      001011      FastDSP Channel 11.
                                      001100      FastDSP Channel 12.
                                      001101      FastDSP Channel 13.
                                      001110      FastDSP Channel 14.
                                      001111      FastDSP Channel 15.
                                     010000       SigmaDSP Channel 0.
                                     010001       SigmaDSP Channel 1.
                                     010010       SigmaDSP Channel 2.
                                      010011      SigmaDSP Channel 3.
                                     010100       SigmaDSP Channel 4.
                                     010101       SigmaDSP Channel 5.
                                      010110      SigmaDSP Channel 6.
                                                               Rev. 0 | Page 109 of 226


ADAU1788                                                                                                                  Data Sheet
Bits     Bit Name               Settings          Description                                                         Reset   Access
                                      010111      SigmaDSP Channel 7.
                                      011000      SigmaDSP Channel 8.
                                      011001      SigmaDSP Channel 9.
                                      011010      SigmaDSP Channel 10.
                                      011011      SigmaDSP Channel 11.
                                      011100      SigmaDSP Channel 12.
                                      011101      SigmaDSP Channel 13.
                                      011110      SigmaDSP Channel 14.
                                      011111      SigmaDSP Channel 15.
                                     100000       Input ASRC Channel 0.
                                     100001       Input ASRC Channel 1.
                                     100010       Input ASRC Channel 2.
                                      100011      Input ASRC Channel 3.
                                     100100       ADC Channel 0.
                                     100101       ADC Channel 1.
                                     101000       Digital Microphone Channel 0.
                                     101001       Digital Microphone Channel 1.
                                     101010       Digital Microphone Channel 2.
                                      101011      Digital Microphone Channel 3.
FAST TO SLOW DECIMATOR CHANNEL 6 INPUT ROUTING REGISTER
Address: 0xC04B, Reset: 0x00, Name: FDEC_ROUTE6
                                                    7  6  5  4  3   2   1  0
                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                             [5:0] FDEC6_ROUTE (R/W)
                                                                              Fast to Slow Decim ator Channel
                                                                              6 Input Routing
                                                                                000000: FastDSP Channel 0.
                                                                                000001: FastDSP Channel 1.
                                                                                000010: FastDSP Channel 2.
                                                                                          ...
                                                                                101001: Digital Microphone Channel 1.
                                                                                101010: Digital Microphone Channel 2.
                                                                                101011: Digital Microphone Channel 3.
Table 99. Bit Descriptions for FDEC_ROUTE6
Bits     Bit Name               Settings          Description                                                         Reset   Access
[7:6]    RESERVED                                 Reserved.                                                           0x0     R
[5:0]    FDEC6_ROUTE                              Fast to Slow Decimator Channel 6 Input Routing.                     0x0     R/W
                                     000000       FastDSP Channel 0.
                                     000001       FastDSP Channel 1.
                                     000010       FastDSP Channel 2.
                                      000011      FastDSP Channel 3.
                                     000100       FastDSP Channel 4.
                                     000101       FastDSP Channel 5.
                                      000110      FastDSP Channel 6.
                                      000111      FastDSP Channel 7.
                                     001000       FastDSP Channel 8.
                                     001001       FastDSP Channel 9.
                                     001010       FastDSP Channel 10.
                                      001011      FastDSP Channel 11.
                                                               Rev. 0 | Page 110 of 226


Data Sheet                                                           ADAU1788
Bits  Bit Name Settings     Description                         Reset   Access
                    001100  FastDSP Channel 12.
                    001101  FastDSP Channel 13.
                    001110  FastDSP Channel 14.
                     001111 FastDSP Channel 15.
                    010000  SigmaDSP Channel 0.
                    010001  SigmaDSP Channel 1.
                    010010  SigmaDSP Channel 2.
                    010011  SigmaDSP Channel 3.
                    010100  SigmaDSP Channel 4.
                    010101  SigmaDSP Channel 5.
                    010110  SigmaDSP Channel 6.
                    010111  SigmaDSP Channel 7.
                    011000  SigmaDSP Channel 8.
                    011001  SigmaDSP Channel 9.
                    011010  SigmaDSP Channel 10.
                    011011  SigmaDSP Channel 11.
                    011100  SigmaDSP Channel 12.
                    011101  SigmaDSP Channel 13.
                     011110 SigmaDSP Channel 14.
                     011111 SigmaDSP Channel 15.
                    100000  Input ASRC Channel 0.
                    100001  Input ASRC Channel 1.
                    100010  Input ASRC Channel 2.
                    100011  Input ASRC Channel 3.
                    100100  ADC Channel 0.
                    100101  ADC Channel 1.
                    101000  Digital Microphone Channel 0.
                    101001  Digital Microphone Channel 1.
                    101010  Digital Microphone Channel 2.
                    101011  Digital Microphone Channel 3.
                                       Rev. 0 | Page 111 of 226


ADAU1788                                                                                                                  Data Sheet
FAST TO SLOW DECIMATOR CHANNEL 7 INPUT ROUTING REGISTER
Address: 0xC04C, Reset: 0x00, Name: FDEC_ROUTE7
                                                    7  6  5  4  3   2   1  0
                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                             [5:0] FDEC7_ROUTE (R/W)
                                                                              Fast to Slow Decim ator Channel
                                                                              7 Input Routing
                                                                                000000: FastDSP Channel 0.
                                                                                000001: FastDSP Channel 1.
                                                                                000010: FastDSP Channel 2.
                                                                                          ...
                                                                                101001: Digital Microphone Channel 1.
                                                                                101010: Digital Microphone Channel 2.
                                                                                101011: Digital Microphone Channel 3.
Table 100. Bit Descriptions for FDEC_ROUTE7
Bits     Bit Name               Settings          Description                                                         Reset   Access
[7:6]    RESERVED                                 Reserved.                                                           0x0     R
[5:0]    FDEC7_ROUTE                              Fast to Slow Decimator Channel 7 Input Routing.                     0x0     R/W
                                     000000       FastDSP Channel 0.
                                     000001       FastDSP Channel 1.
                                     000010       FastDSP Channel 2.
                                      000011      FastDSP Channel 3.
                                     000100       FastDSP Channel 4.
                                     000101       FastDSP Channel 5.
                                      000110      FastDSP Channel 6.
                                      000111      FastDSP Channel 7.
                                     001000       FastDSP Channel 8.
                                     001001       FastDSP Channel 9.
                                     001010       FastDSP Channel 10.
                                      001011      FastDSP Channel 11.
                                      001100      FastDSP Channel 12.
                                      001101      FastDSP Channel 13.
                                      001110      FastDSP Channel 14.
                                      001111      FastDSP Channel 15.
                                     010000       SigmaDSP Channel 0.
                                     010001       SigmaDSP Channel 1.
                                     010010       SigmaDSP Channel 2.
                                      010011      SigmaDSP Channel 3.
                                     010100       SigmaDSP Channel 4.
                                     010101       SigmaDSP Channel 5.
                                      010110      SigmaDSP Channel 6.
                                      010111      SigmaDSP Channel 7.
                                      011000      SigmaDSP Channel 8.
                                      011001      SigmaDSP Channel 9.
                                      011010      SigmaDSP Channel 10.
                                      011011      SigmaDSP Channel 11.
                                      011100      SigmaDSP Channel 12.
                                      011101      SigmaDSP Channel 13.
                                      011110      SigmaDSP Channel 14.
                                      011111      SigmaDSP Channel 15.
                                                               Rev. 0 | Page 112 of 226


Data Sheet                                                                                                                     ADAU1788
Bits     Bit Name               Settings            Description                                                           Reset   Access
                                      100000        Input ASRC Channel 0.
                                      100001        Input ASRC Channel 1.
                                      100010        Input ASRC Channel 2.
                                       100011       Input ASRC Channel 3.
                                      100100        ADC Channel 0.
                                      100101        ADC Channel 1.
                                      101000        Digital Microphone Channel 0.
                                      101001        Digital Microphone Channel 1.
                                      101010        Digital Microphone Channel 2.
                                       101011       Digital Microphone Channel 3.
SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 0/CHANNEL 1 REGISTER
Address: 0xC04D, Reset: 0x52, Name: FINT_CTRL1
                                                              7  6   5  4   3  2  1  0
                                                              0 1 0 1 0 0 1 0
                                    [7] RESERVED                                         [2:0] FINT01_IN_FS (R/W)
                                                                                         Interpolator Channel 0/Channel 1
                                    [6:4] FINT01_OUT_FS (R/W)                            Input Sam pling Rate
                                    Interpolator Channel 0/Channel 1                       000: 12 kHz sam ple rate.
                                    Output Sam pling Rate                                  001: 24 kHz sam ple rate.
                                      001: 24 kHz sam ple rate.                            010: 48 kHz sam ple rate.
                                      010: 48 kHz sam ple rate.                            011: 96 kHz sam ple rate.
                                      011: 96 kHz sam ple rate.                            100: 192 kHz sam ple rate.
                                      100: 192 kHz sam ple rate.                           101: 384 kHz sam ple rate.
                                      101: 384 kHz sam ple rate.
                                      110: 768 kHz sam ple rate.                         [3] RESERVED
Table 101. Bit Descriptions for FINT_CTRL1
Bits    Bit Name               Settings           Description                                                               Reset  Access
7       RESERVED                                  Reserved.                                                                 0x0    R
[6:4]   FINT01_OUT_FS                             Interpolator Channel 0/Channel 1 Output Sampling Rate.                    0x5    R/W
                                         001      24 kHz sample rate.
                                         010      48 kHz sample rate.
                                         011      96 kHz sample rate.
                                         100      192 kHz sample rate.
                                         101      384 kHz sample rate.
                                         110      768 kHz sample rate.
3       RESERVED                                  Reserved.                                                                 0x0    R
[2:0]   FINT01_IN_FS                              Interpolator Channel 0/Channel 1 Input Sampling Rate.                     0x2    R/W
                                         000      12 kHz sample rate.
                                         001      24 kHz sample rate.
                                         010      48 kHz sample rate.
                                         011      96 kHz sample rate.
                                         100      192 kHz sample rate.
                                         101      384 kHz sample rate.
                                                                  Rev. 0 | Page 113 of 226


ADAU1788                                                                                                                    Data Sheet
SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 2/CHANNEL 3 REGISTER
Address: 0xC04E, Reset: 0x52, Name: FINT_CTRL2
                                                              7  6   5  4   3  2  1  0
                                                              0 1 0 1 0 0 1 0
                                    [7] RESERVED                                         [2:0] FINT23_IN_FS (R/W)
                                                                                         Interpolator Channel 2/Channel 3
                                    [6:4] FINT23_OUT_FS (R/W)                            Input Sam pling Rate
                                    Interpolator Channel 2/Channel 3                       000: 12 kHz sam ple rate.
                                    Output Sam pling Rate                                  001: 24 kHz sam ple rate.
                                      001: 24 kHz sam ple rate.                            010: 48 kHz sam ple rate.
                                      010: 48 kHz sam ple rate.                            011: 96 kHz sam ple rate.
                                      011: 96 kHz sam ple rate.                            100: 192 kHz sam ple rate.
                                      100: 192 kHz sam ple rate.                           101: 384 kHz sam ple rate.
                                      101: 384 kHz sam ple rate.
                                      110: 768 kHz sam ple rate.                         [3] RESERVED
Table 102. Bit Descriptions for FINT_CTRL2
Bits    Bit Name               Settings           Description                                                             Reset  Access
7       RESERVED                                  Reserved.                                                               0x0    R
[6:4]   FINT23_OUT_FS                             Interpolator Channel 2/Channel 3 Output Sampling Rate.                  0x5    R/W
                                         001      24 kHz sample rate.
                                         010      48 kHz sample rate.
                                         011      96 kHz sample rate.
                                         100      192 kHz sample rate.
                                         101      384 kHz sample rate.
                                         110      768 kHz sample rate.
3       RESERVED                                  Reserved.                                                               0x0    R
[2:0]   FINT23_IN_FS                              Interpolator Channel 2/Channel 3 Input Sampling Rate.                   0x2    R/W
                                         000      12 kHz sample rate.
                                         001      24 kHz sample rate.
                                         010      48 kHz sample rate.
                                         011      96 kHz sample rate.
                                         100      192 kHz sample rate.
                                         101      384 kHz sample rate.
                                                                  Rev. 0 | Page 114 of 226


Data Sheet                                                                                                                   ADAU1788
SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 4/CHANNEL 5 REGISTER
Address: 0xC04F, Reset: 0x52, Name: FINT_CTRL3
                                                              7  6   5  4   3  2  1  0
                                                              0 1 0 1 0 0 1 0
                                    [7] RESERVED                                         [2:0] FINT45_IN_FS (R/W)
                                                                                         Interpolator Channel 4/Channel 5
                                    [6:4] FINT45_OUT_FS (R/W)                            Input Sam pling Rate
                                    Interpolator Channel 4/Channel 5                       000: 12 kHz sam ple rate.
                                    Output Sam pling Rate                                  001: 24 kHz sam ple rate.
                                      001: 24 kHz sam ple rate.                            010: 48 kHz sam ple rate.
                                      010: 48 kHz sam ple rate.                            011: 96 kHz sam ple rate.
                                      011: 96 kHz sam ple rate.                            100: 192 kHz sam ple rate.
                                      100: 192 kHz sam ple rate.                           101: 384 kHz sam ple rate.
                                      101: 384 kHz sam ple rate.
                                      110: 768 kHz sam ple rate.                         [3] RESERVED
Table 103. Bit Descriptions for FINT_CTRL3
Bits    Bit Name               Settings           Description                                                             Reset Access
7       RESERVED                                  Reserved.                                                               0x0   R
[6:4]   FINT45_OUT_FS                             Interpolator Channel 4/Channel 5 Output Sampling Rate.                  0x5   R/W
                                         001      24 kHz sample rate.
                                         010      48 kHz sample rate.
                                         011      96 kHz sample rate.
                                         100      192 kHz sample rate.
                                         101      384 kHz sample rate.
                                         110      768 kHz sample rate.
3       RESERVED                                  Reserved.                                                               0x0   R
[2:0]   FINT45_IN_FS                              Interpolator Channel 4/Channel 5 Input Sampling Rate.                   0x2   R/W
                                         000      12 kHz sample rate.
                                         001      24 kHz sample rate.
                                         010      48 kHz sample rate.
                                         011      96 kHz sample rate.
                                         100      192 kHz sample rate.
                                         101      384 kHz sample rate.
                                                                  Rev. 0 | Page 115 of 226


ADAU1788                                                                                                                    Data Sheet
SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 6/CHANNEL 7 REGISTER
Address: 0xC050, Reset: 0x52, Name: FINT_CTRL4
                                                              7  6   5  4   3  2  1  0
                                                              0 1 0 1 0 0 1 0
                                    [7] RESERVED                                         [2:0] FINT67_IN_FS (R/W)
                                                                                         Interpolator Channel 6/Channel 7
                                    [6:4] FINT67_OUT_FS (R/W)                            Input Sam pling Rate
                                    Interpolator Channel 6/Channel 7                       000: 12 kHz sam ple rate.
                                    Output Sam pling Rate                                  001: 24 kHz sam ple rate.
                                      001: 24 kHz sam ple rate.                            010: 48 kHz sam ple rate.
                                      010: 48 kHz sam ple rate.                            011: 96 kHz sam ple rate.
                                      011: 96 kHz sam ple rate.                            100: 192 kHz sam ple rate.
                                      100: 192 kHz sam ple rate.                           101: 384 kHz sam ple rate.
                                      101: 384 kHz sam ple rate.
                                      110: 768 kHz sam ple rate.                         [3] RESERVED
Table 104. Bit Descriptions for FINT_CTRL4
Bits    Bit Name               Settings           Description                                                             Reset  Access
7       RESERVED                                  Reserved.                                                               0x0    R
[6:4]   FINT67_OUT_FS                             Interpolator Channel 6/Channel 7 Output Sampling Rate.                  0x5    R/W
                                         001      24 kHz sample rate.
                                         010      48 kHz sample rate.
                                         011      96 kHz sample rate.
                                         100      192 kHz sample rate.
                                         101      384 kHz sample rate.
                                         110      768 kHz sample rate.
3       RESERVED                                  Reserved.                                                               0x0    R
[2:0]   FINT67_IN_FS                              Interpolator Channel 6/Channel 7 Input Sampling Rate.                   0x2    R/W
                                         000      12 kHz sample rate.
                                         001      24 kHz sample rate.
                                         010      48 kHz sample rate.
                                         011      96 kHz sample rate.
                                         100      192 kHz sample rate.
                                         101      384 kHz sample rate.
                                                                  Rev. 0 | Page 116 of 226


Data Sheet                                                                                                              ADAU1788
SLOW TO FAST INTERPOLATOR CHANNEL 0 INPUT ROUTING REGISTER
Address: 0xC051, Reset: 0x00, Name: FINT_ROUTE0
                                                 7  6  5  4  3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                   [7] RESERVED                            [6:0] FINT0_ROUTE (R/W)
                                                                           Slow to Fast Interpolator Channel
                                                                           0 Input Routing
                                                                             0000000: Serial Port 0 Channel 0.
                                                                             0000001: Serial Port 0 Channel 1.
                                                                             0000010: Serial Port 0 Channel 2.
                                                                                        ...
                                                                             1001001: Digital Microphone Channel 1.
                                                                             1001010: Digital Microphone Channel 2.
                                                                             1001011: Digital Microphone Channel 3.
Table 105. Bit Descriptions for FINT_ROUTE0
Bits     Bit Name             Settings         Description                                                          Reset  Access
7        RESERVED                              Reserved.                                                            0x0    R
[6:0]    FINT0_ROUTE                           Slow to Fast Interpolator Channel 0 Input Routing.                   0x0    R/W
                                  0000000      Serial Port 0 Channel 0.
                                  0000001      Serial Port 0 Channel 1.
                                  0000010      Serial Port 0 Channel 2.
                                  0000011      Serial Port 0 Channel 3.
                                  0000100      Serial Port 0 Channel 4.
                                  0000101      Serial Port 0 Channel 5.
                                  0000110      Serial Port 0 Channel 6.
                                  0000111      Serial Port 0 Channel 7.
                                  0001000      Serial Port 0 Channel 8.
                                  0001001      Serial Port 0 Channel 9.
                                  0001010      Serial Port 0 Channel 10.
                                  0001011      Serial Port 0 Channel 11.
                                  0001100      Serial Port 0 Channel 12.
                                  0001101      Serial Port 0 Channel 13.
                                  0001110      Serial Port 0 Channel 14.
                                  0001111      Serial Port 0 Channel 15.
                                  0100000      FastDSP Channel 0.
                                  0100001      FastDSP Channel 1.
                                  0100010      FastDSP Channel 2.
                                  0100011      FastDSP Channel 3.
                                  0100100      FastDSP Channel 4.
                                  0100101      FastDSP Channel 5.
                                  0100110      FastDSP Channel 6.
                                  0100111      FastDSP Channel 7.
                                  0101000      FastDSP Channel 8.
                                  0101001      FastDSP Channel 9.
                                  0101010      FastDSP Channel 10.
                                  0101011      FastDSP Channel 11.
                                  0101100      FastDSP Channel 12.
                                  0101101      FastDSP Channel 13.
                                  0101110      FastDSP Channel 14.
                                  0101111      FastDSP Channel 15.
                                                             Rev. 0 | Page 117 of 226


ADAU1788                                                            Data Sheet
Bits Bit Name Settings     Description                           Reset  Access
                  0110000  SigmaDSP Channel 0.
                  0110001  SigmaDSP Channel 1.
                  0110010  SigmaDSP Channel 2.
                  0110011  SigmaDSP Channel 3.
                  0110100  SigmaDSP Channel 4.
                  0110101  SigmaDSP Channel 5.
                  0110110  SigmaDSP Channel 6.
                  0110111  SigmaDSP Channel 7.
                  0111000  SigmaDSP Channel 8.
                  0111001  SigmaDSP Channel 9.
                  0111010  SigmaDSP Channel 10.
                  0111011  SigmaDSP Channel 11.
                  0111100  SigmaDSP Channel 12.
                  0111101  SigmaDSP Channel 13.
                   0111110 SigmaDSP Channel 14.
                   0111111 SigmaDSP Channel 15.
                  1000000  Input ASRC Channel 0.
                  1000001  Input ASRC Channel 1.
                  1000010  Input ASRC Channel 2.
                  1000011  Input ASRC Channel 3.
                  1000100  ADC Channel 0.
                  1000101  ADC Channel 1.
                  1001000  Digital Microphone Channel 0.
                  1001001  Digital Microphone Channel 1.
                  1001010  Digital Microphone Channel 2.
                  1001011  Digital Microphone Channel 3.
                                        Rev. 0 | Page 118 of 226


Data Sheet                                                                                                              ADAU1788
SLOW TO FAST INTERPOLATOR CHANNEL 1 INPUT ROUTING REGISTER
Address: 0xC052, Reset: 0x00, Name: FINT_ROUTE1
                                                 7  6  5  4  3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                   [7] RESERVED                            [6:0] FINT1_ROUTE (R/W)
                                                                           Slow to Fast Interpolator Channel
                                                                           1 Input Routing
                                                                             0000000: Serial Port 0 Channel 0.
                                                                             0000001: Serial Port 0 Channel 1.
                                                                             0000010: Serial Port 0 Channel 2.
                                                                                        ...
                                                                             1001001: Digital Microphone Channel 1.
                                                                             1001010: Digital Microphone Channel 2.
                                                                             1001011: Digital Microphone Channel 3.
Table 106. Bit Descriptions for FINT_ROUTE1
Bits     Bit Name             Settings         Description                                                          Reset  Access
7        RESERVED                              Reserved.                                                            0x0    R
[6:0]    FINT1_ROUTE                           Slow to Fast Interpolator Channel 1 Input Routing.                   0x0    R/W
                                  0000000      Serial Port 0 Channel 0.
                                  0000001      Serial Port 0 Channel 1.
                                  0000010      Serial Port 0 Channel 2.
                                  0000011      Serial Port 0 Channel 3.
                                  0000100      Serial Port 0 Channel 4.
                                  0000101      Serial Port 0 Channel 5.
                                  0000110      Serial Port 0 Channel 6.
                                  0000111      Serial Port 0 Channel 7.
                                  0001000      Serial Port 0 Channel 8.
                                  0001001      Serial Port 0 Channel 9.
                                  0001010      Serial Port 0 Channel 10.
                                  0001011      Serial Port 0 Channel 11.
                                  0001100      Serial Port 0 Channel 12.
                                  0001101      Serial Port 0 Channel 13.
                                  0001110      Serial Port 0 Channel 14.
                                  0001111      Serial Port 0 Channel 15.
                                  0100000      FastDSP Channel 0.
                                  0100001      FastDSP Channel 1.
                                  0100010      FastDSP Channel 2.
                                  0100011      FastDSP Channel 3.
                                  0100100      FastDSP Channel 4.
                                  0100101      FastDSP Channel 5.
                                  0100110      FastDSP Channel 6.
                                  0100111      FastDSP Channel 7.
                                  0101000      FastDSP Channel 8.
                                  0101001      FastDSP Channel 9.
                                  0101010      FastDSP Channel 10.
                                  0101011      FastDSP Channel 11.
                                  0101100      FastDSP Channel 12.
                                  0101101      FastDSP Channel 13.
                                  0101110      FastDSP Channel 14.
                                  0101111      FastDSP Channel 15.
                                                             Rev. 0 | Page 119 of 226


ADAU1788                                                                                                                Data Sheet
Bits     Bit Name             Settings         Description                                                          Reset   Access
                                  0110000      SigmaDSP Channel 0.
                                  0110001      SigmaDSP Channel 1.
                                  0110010      SigmaDSP Channel 2.
                                  0110011      SigmaDSP Channel 3.
                                  0110100      SigmaDSP Channel 4.
                                  0110101      SigmaDSP Channel 5.
                                  0110110      SigmaDSP Channel 6.
                                  0110111      SigmaDSP Channel 7.
                                  0111000      SigmaDSP Channel 8.
                                  0111001      SigmaDSP Channel 9.
                                  0111010      SigmaDSP Channel 10.
                                  0111011      SigmaDSP Channel 11.
                                  0111100      SigmaDSP Channel 12.
                                  0111101      SigmaDSP Channel 13.
                                   0111110     SigmaDSP Channel 14.
                                   0111111     SigmaDSP Channel 15.
                                  1000000      Input ASRC Channel 0.
                                  1000001      Input ASRC Channel 1.
                                  1000010      Input ASRC Channel 2.
                                  1000011      Input ASRC Channel 3.
                                  1000100      ADC Channel 0.
                                  1000101      ADC Channel 1.
                                  1001000      Digital Microphone Channel 0.
                                  1001001      Digital Microphone Channel 1.
                                  1001010      Digital Microphone Channel 2.
                                  1001011      Digital Microphone Channel 3.
SLOW TO FAST INTERPOLATOR CHANNEL 2 INPUT ROUTING REGISTER
Address: 0xC053, Reset: 0x00, Name: FINT_ROUTE2
                                                 7  6  5  4  3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                   [7] RESERVED                            [6:0] FINT2_ROUTE (R/W)
                                                                           Slow to Fast Interpolator Channel
                                                                           2 Input Routing
                                                                             0000000: Serial Port 0 Channel 0.
                                                                             0000001: Serial Port 0 Channel 1.
                                                                             0000010: Serial Port 0 Channel 2.
                                                                                        ...
                                                                             1001001: Digital Microphone Channel 1.
                                                                             1001010: Digital Microphone Channel 2.
                                                                             1001011: Digital Microphone Channel 3.
Table 107. Bit Descriptions for FINT_ROUTE2
Bits     Bit Name             Settings         Description                                                          Reset   Access
7        RESERVED                              Reserved.                                                            0x0     R
[6:0]    FINT2_ROUTE                           Slow to Fast Interpolator Channel 2 Input Routing.                   0x0     R/W
                                  0000000      Serial Port 0 Channel 0.
                                  0000001      Serial Port 0 Channel 1.
                                  0000010      Serial Port 0 Channel 2.
                                  0000011      Serial Port 0 Channel 3.
                                  0000100      Serial Port 0 Channel 4.
                                                             Rev. 0 | Page 120 of 226


Data Sheet                                                             ADAU1788
Bits  Bit Name Settings     Description                            Reset  Access
                   0000101  Serial Port 0 Channel 5.
                   0000110  Serial Port 0 Channel 6.
                   0000111  Serial Port 0 Channel 7.
                   0001000  Serial Port 0 Channel 8.
                   0001001  Serial Port 0 Channel 9.
                   0001010  Serial Port 0 Channel 10.
                   0001011  Serial Port 0 Channel 11.
                   0001100  Serial Port 0 Channel 12.
                   0001101  Serial Port 0 Channel 13.
                   0001110  Serial Port 0 Channel 14.
                   0001111  Serial Port 0 Channel 15.
                   0100000  FastDSP Channel 0.
                   0100001  FastDSP Channel 1.
                   0100010  FastDSP Channel 2.
                   0100011  FastDSP Channel 3.
                   0100100  FastDSP Channel 4.
                   0100101  FastDSP Channel 5.
                   0100110  FastDSP Channel 6.
                   0100111  FastDSP Channel 7.
                   0101000  FastDSP Channel 8.
                   0101001  FastDSP Channel 9.
                   0101010  FastDSP Channel 10.
                   0101011  FastDSP Channel 11.
                   0101100  FastDSP Channel 12.
                   0101101  FastDSP Channel 13.
                   0101110  FastDSP Channel 14.
                   0101111  FastDSP Channel 15.
                   0110000  SigmaDSP Channel 0.
                   0110001  SigmaDSP Channel 1.
                   0110010  SigmaDSP Channel 2.
                   0110011  SigmaDSP Channel 3.
                   0110100  SigmaDSP Channel 4.
                   0110101  SigmaDSP Channel 5.
                   0110110  SigmaDSP Channel 6.
                   0110111  SigmaDSP Channel 7.
                   0111000  SigmaDSP Channel 8.
                   0111001  SigmaDSP Channel 9.
                   0111010  SigmaDSP Channel 10.
                   0111011  SigmaDSP Channel 11.
                   0111100  SigmaDSP Channel 12.
                   0111101  SigmaDSP Channel 13.
                    0111110 SigmaDSP Channel 14.
                    0111111 SigmaDSP Channel 15.
                   1000000  Input ASRC Channel 0.
                   1000001  Input ASRC Channel 1.
                   1000010  Input ASRC Channel 2.
                   1000011  Input ASRC Channel 3.
                                          Rev. 0 | Page 121 of 226


ADAU1788                                                                                                                Data Sheet
Bits     Bit Name             Settings         Description                                                          Reset   Access
                                  1000100      ADC Channel 0.
                                  1000101      ADC Channel 1.
                                  1001000      Digital Microphone Channel 0.
                                  1001001      Digital Microphone Channel 1.
                                  1001010      Digital Microphone Channel 2.
                                  1001011      Digital Microphone Channel 3.
SLOW TO FAST INTERPOLATOR CHANNEL 3 INPUT ROUTING REGISTER
Address: 0xC054, Reset: 0x00, Name: FINT_ROUTE3
                                                 7  6  5  4  3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                   [7] RESERVED                            [6:0] FINT3_ROUTE (R/W)
                                                                           Slow to Fast Interpolator Channel
                                                                           3 Input Routing
                                                                             0000000: Serial Port 0 Channel 0.
                                                                             0000001: Serial Port 0 Channel 1.
                                                                             0000010: Serial Port 0 Channel 2.
                                                                                        ...
                                                                             1001001: Digital Microphone Channel 1.
                                                                             1001010: Digital Microphone Channel 2.
                                                                             1001011: Digital Microphone Channel 3.
Table 108. Bit Descriptions for FINT_ROUTE3
Bits     Bit Name             Settings         Description                                                          Reset   Access
7        RESERVED                              Reserved.                                                            0x0     R
[6:0]    FINT3_ROUTE                           Slow to Fast Interpolator Channel 3 Input Routing.                   0x0     R/W
                                  0000000      Serial Port 0 Channel 0.
                                  0000001      Serial Port 0 Channel 1.
                                  0000010      Serial Port 0 Channel 2.
                                  0000011      Serial Port 0 Channel 3.
                                  0000100      Serial Port 0 Channel 4.
                                  0000101      Serial Port 0 Channel 5.
                                  0000110      Serial Port 0 Channel 6.
                                  0000111      Serial Port 0 Channel 7.
                                  0001000      Serial Port 0 Channel 8.
                                  0001001      Serial Port 0 Channel 9.
                                  0001010      Serial Port 0 Channel 10.
                                  0001011      Serial Port 0 Channel 11.
                                  0001100      Serial Port 0 Channel 12.
                                  0001101      Serial Port 0 Channel 13.
                                  0001110      Serial Port 0 Channel 14.
                                  0001111      Serial Port 0 Channel 15.
                                  0100000      FastDSP Channel 0.
                                  0100001      FastDSP Channel 1.
                                  0100010      FastDSP Channel 2.
                                  0100011      FastDSP Channel 3.
                                  0100100      FastDSP Channel 4.
                                  0100101      FastDSP Channel 5.
                                  0100110      FastDSP Channel 6.
                                                             Rev. 0 | Page 122 of 226


Data Sheet                                                            ADAU1788
Bits  Bit Name Settings     Description                           Reset  Access
                   0100111  FastDSP Channel 7.
                   0101000  FastDSP Channel 8.
                   0101001  FastDSP Channel 9.
                   0101010  FastDSP Channel 10.
                   0101011  FastDSP Channel 11.
                   0101100  FastDSP Channel 12.
                   0101101  FastDSP Channel 13.
                   0101110  FastDSP Channel 14.
                   0101111  FastDSP Channel 15.
                   0110000  SigmaDSP Channel 0.
                   0110001  SigmaDSP Channel 1.
                   0110010  SigmaDSP Channel 2.
                   0110011  SigmaDSP Channel 3.
                   0110100  SigmaDSP Channel 4.
                   0110101  SigmaDSP Channel 5.
                   0110110  SigmaDSP Channel 6.
                   0110111  SigmaDSP Channel 7.
                   0111000  SigmaDSP Channel 8.
                   0111001  SigmaDSP Channel 9.
                   0111010  SigmaDSP Channel 10.
                   0111011  SigmaDSP Channel 11.
                   0111100  SigmaDSP Channel 12.
                   0111101  SigmaDSP Channel 13.
                    0111110 SigmaDSP Channel 14.
                    0111111 SigmaDSP Channel 15.
                   1000000  Input ASRC Channel 0.
                   1000001  Input ASRC Channel 1.
                   1000010  Input ASRC Channel 2.
                   1000011  Input ASRC Channel 3.
                   1000100  ADC Channel 0.
                   1000101  ADC Channel 1.
                   1001000  Digital Microphone Channel 0.
                   1001001  Digital Microphone Channel 1.
                   1001010  Digital Microphone Channel 2.
                   1001011  Digital Microphone Channel 3.
                                         Rev. 0 | Page 123 of 226


ADAU1788                                                                                                                Data Sheet
SLOW TO FAST INTERPOLATOR CHANNEL 4 INPUT ROUTING REGISTER
Address: 0xC055, Reset: 0x00, Name: FINT_ROUTE4
                                                 7  6  5  4  3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                   [7] RESERVED                            [6:0] FINT4_ROUTE (R/W)
                                                                           Slow to Fast Interpolator Channel
                                                                           4 Input Routing
                                                                             0000000: Serial Port 0 Channel 0.
                                                                             0000001: Serial Port 0 Channel 1.
                                                                             0000010: Serial Port 0 Channel 2.
                                                                                        ...
                                                                             1001001: Digital Microphone Channel 1.
                                                                             1001010: Digital Microphone Channel 2.
                                                                             1001011: Digital Microphone Channel 3.
Table 109. Bit Descriptions for FINT_ROUTE4
Bits     Bit Name             Settings         Description                                                          Reset   Access
7        RESERVED                              Reserved.                                                            0x0     R
[6:0]    FINT4_ROUTE                           Slow to Fast Interpolator Channel 4 Input Routing.                   0x0     R/W
                                  0000000      Serial Port 0 Channel 0.
                                  0000001      Serial Port 0 Channel 1.
                                  0000010      Serial Port 0 Channel 2.
                                  0000011      Serial Port 0 Channel 3.
                                  0000100      Serial Port 0 Channel 4.
                                  0000101      Serial Port 0 Channel 5.
                                  0000110      Serial Port 0 Channel 6.
                                  0000111      Serial Port 0 Channel 7.
                                  0001000      Serial Port 0 Channel 8.
                                  0001001      Serial Port 0 Channel 9.
                                  0001010      Serial Port 0 Channel 10.
                                  0001011      Serial Port 0 Channel 11.
                                  0001100      Serial Port 0 Channel 12.
                                  0001101      Serial Port 0 Channel 13.
                                  0001110      Serial Port 0 Channel 14.
                                  0001111      Serial Port 0 Channel 15.
                                  0100000      FastDSP Channel 0.
                                  0100001      FastDSP Channel 1.
                                  0100010      FastDSP Channel 2.
                                  0100011      FastDSP Channel 3.
                                  0100100      FastDSP Channel 4.
                                  0100101      FastDSP Channel 5.
                                  0100110      FastDSP Channel 6.
                                  0100111      FastDSP Channel 7.
                                  0101000      FastDSP Channel 8.
                                  0101001      FastDSP Channel 9.
                                  0101010      FastDSP Channel 10.
                                  0101011      FastDSP Channel 11.
                                  0101100      FastDSP Channel 12.
                                  0101101      FastDSP Channel 13.
                                  0101110      FastDSP Channel 14.
                                  0101111      FastDSP Channel 15.
                                                             Rev. 0 | Page 124 of 226


Data Sheet                                                            ADAU1788
Bits  Bit Name Settings     Description                           Reset  Access
                   0110000  SigmaDSP Channel 0.
                   0110001  SigmaDSP Channel 1.
                   0110010  SigmaDSP Channel 2.
                   0110011  SigmaDSP Channel 3.
                   0110100  SigmaDSP Channel 4.
                   0110101  SigmaDSP Channel 5.
                   0110110  SigmaDSP Channel 6.
                   0110111  SigmaDSP Channel 7.
                   0111000  SigmaDSP Channel 8.
                   0111001  SigmaDSP Channel 9.
                   0111010  SigmaDSP Channel 10.
                   0111011  SigmaDSP Channel 11.
                   0111100  SigmaDSP Channel 12.
                   0111101  SigmaDSP Channel 13.
                    0111110 SigmaDSP Channel 14.
                    0111111 SigmaDSP Channel 15.
                   1000000  Input ASRC Channel 0.
                   1000001  Input ASRC Channel 1.
                   1000010  Input ASRC Channel 2.
                   1000011  Input ASRC Channel 3.
                   1000100  ADC Channel 0.
                   1000101  ADC Channel 1.
                   1001000  Digital Microphone Channel 0.
                   1001001  Digital Microphone Channel 1.
                   1001010  Digital Microphone Channel 2.
                   1001011  Digital Microphone Channel 3.
                                         Rev. 0 | Page 125 of 226


ADAU1788                                                                                                                Data Sheet
SLOW TO FAST INTERPOLATOR CHANNEL 5 INPUT ROUTING REGISTER
Address: 0xC056, Reset: 0x00, Name: FINT_ROUTE5
                                                 7  6  5  4  3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                   [7] RESERVED                            [6:0] FINT5_ROUTE (R/W)
                                                                           Slow to Fast Interpolator Channel
                                                                           5 Input Routing
                                                                             0000000: Serial Port 0 Channel 0.
                                                                             0000001: Serial Port 0 Channel 1.
                                                                             0000010: Serial Port 0 Channel 2.
                                                                                        ...
                                                                             1001001: Digital Microphone Channel 1.
                                                                             1001010: Digital Microphone Channel 2.
                                                                             1001011: Digital Microphone Channel 3.
Table 110. Bit Descriptions for FINT_ROUTE5
Bits     Bit Name             Settings         Description                                                          Reset   Access
7        RESERVED                              Reserved.                                                            0x0     R
[6:0]    FINT5_ROUTE                           Slow to Fast Interpolator Channel 5 Input Routing.                   0x0     R/W
                                  0000000      Serial Port 0 Channel 0.
                                  0000001      Serial Port 0 Channel 1.
                                  0000010      Serial Port 0 Channel 2.
                                  0000011      Serial Port 0 Channel 3.
                                  0000100      Serial Port 0 Channel 4.
                                  0000101      Serial Port 0 Channel 5.
                                  0000110      Serial Port 0 Channel 6.
                                  0000111      Serial Port 0 Channel 7.
                                  0001000      Serial Port 0 Channel 8.
                                  0001001      Serial Port 0 Channel 9.
                                  0001010      Serial Port 0 Channel 10.
                                  0001011      Serial Port 0 Channel 11.
                                  0001100      Serial Port 0 Channel 12.
                                  0001101      Serial Port 0 Channel 13.
                                  0001110      Serial Port 0 Channel 14.
                                  0001111      Serial Port 0 Channel 15.
                                  0100000      FastDSP Channel 0.
                                  0100001      FastDSP Channel 1.
                                  0100010      FastDSP Channel 2.
                                  0100011      FastDSP Channel 3.
                                  0100100      FastDSP Channel 4.
                                  0100101      FastDSP Channel 5.
                                  0100110      FastDSP Channel 6.
                                  0100111      FastDSP Channel 7.
                                  0101000      FastDSP Channel 8.
                                  0101001      FastDSP Channel 9.
                                  0101010      FastDSP Channel 10.
                                  0101011      FastDSP Channel 11.
                                  0101100      FastDSP Channel 12.
                                  0101101      FastDSP Channel 13.
                                  0101110      FastDSP Channel 14.
                                  0101111      FastDSP Channel 15.
                                                             Rev. 0 | Page 126 of 226


Data Sheet                                                            ADAU1788
Bits  Bit Name Settings     Description                           Reset  Access
                   0110000  SigmaDSP Channel 0.
                   0110001  SigmaDSP Channel 1.
                   0110010  SigmaDSP Channel 2.
                   0110011  SigmaDSP Channel 3.
                   0110100  SigmaDSP Channel 4.
                   0110101  SigmaDSP Channel 5.
                   0110110  SigmaDSP Channel 6.
                   0110111  SigmaDSP Channel 7.
                   0111000  SigmaDSP Channel 8.
                   0111001  SigmaDSP Channel 9.
                   0111010  SigmaDSP Channel 10.
                   0111011  SigmaDSP Channel 11.
                   0111100  SigmaDSP Channel 12.
                   0111101  SigmaDSP Channel 13.
                    0111110 SigmaDSP Channel 14.
                    0111111 SigmaDSP Channel 15.
                   1000000  Input ASRC Channel 0.
                   1000001  Input ASRC Channel 1.
                   1000010  Input ASRC Channel 2.
                   1000011  Input ASRC Channel 3.
                   1000100  ADC Channel 0.
                   1000101  ADC Channel 1.
                   1001000  Digital Microphone Channel 0.
                   1001001  Digital Microphone Channel 1.
                   1001010  Digital Microphone Channel 2.
                   1001011  Digital Microphone Channel 3.
                                         Rev. 0 | Page 127 of 226


ADAU1788                                                                                                                Data Sheet
SLOW TO FAST INTERPOLATOR CHANNEL 6 INPUT ROUTING REGISTER
Address: 0xC057, Reset: 0x00, Name: FINT_ROUTE6
                                                 7  6  5  4  3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                   [7] RESERVED                            [6:0] FINT6_ROUTE (R/W)
                                                                           Slow to Fast Interpolator Channel
                                                                           6 Input Routing
                                                                             0000000: Serial Port 0 Channel 0.
                                                                             0000001: Serial Port 0 Channel 1.
                                                                             0000010: Serial Port 0 Channel 2.
                                                                                        ...
                                                                             1001001: Digital Microphone Channel 1.
                                                                             1001010: Digital Microphone Channel 2.
                                                                             1001011: Digital Microphone Channel 3.
Table 111. Bit Descriptions for FINT_ROUTE6
Bits     Bit Name             Settings         Description                                                          Reset   Access
7        RESERVED                              Reserved.                                                            0x0     R
[6:0]    FINT6_ROUTE                           Slow to Fast Interpolator Channel 6 Input Routing.                   0x0     R/W
                                  0000000      Serial Port 0 Channel 0.
                                  0000001      Serial Port 0 Channel 1.
                                  0000010      Serial Port 0 Channel 2.
                                  0000011      Serial Port 0 Channel 3.
                                  0000100      Serial Port 0 Channel 4.
                                  0000101      Serial Port 0 Channel 5.
                                  0000110      Serial Port 0 Channel 6.
                                  0000111      Serial Port 0 Channel 7.
                                  0001000      Serial Port 0 Channel 8.
                                  0001001      Serial Port 0 Channel 9.
                                  0001010      Serial Port 0 Channel 10.
                                  0001011      Serial Port 0 Channel 11.
                                  0001100      Serial Port 0 Channel 12.
                                  0001101      Serial Port 0 Channel 13.
                                  0001110      Serial Port 0 Channel 14.
                                  0001111      Serial Port 0 Channel 15.
                                  0100000      FastDSP Channel 0.
                                  0100001      FastDSP Channel 1.
                                  0100010      FastDSP Channel 2.
                                  0100011      FastDSP Channel 3.
                                  0100100      FastDSP Channel 4.
                                  0100101      FastDSP Channel 5.
                                  0100110      FastDSP Channel 6.
                                  0100111      FastDSP Channel 7.
                                  0101000      FastDSP Channel 8.
                                  0101001      FastDSP Channel 9.
                                  0101010      FastDSP Channel 10.
                                  0101011      FastDSP Channel 11.
                                  0101100      FastDSP Channel 12.
                                  0101101      FastDSP Channel 13.
                                  0101110      FastDSP Channel 14.
                                  0101111      FastDSP Channel 15.
                                                             Rev. 0 | Page 128 of 226


Data Sheet                                                            ADAU1788
Bits  Bit Name Settings     Description                           Reset  Access
                   0110000  SigmaDSP Channel 0.
                   0110001  SigmaDSP Channel 1.
                   0110010  SigmaDSP Channel 2.
                   0110011  SigmaDSP Channel 3.
                   0110100  SigmaDSP Channel 4.
                   0110101  SigmaDSP Channel 5.
                   0110110  SigmaDSP Channel 6.
                   0110111  SigmaDSP Channel 7.
                   0111000  SigmaDSP Channel 8.
                   0111001  SigmaDSP Channel 9.
                   0111010  SigmaDSP Channel 10.
                   0111011  SigmaDSP Channel 11.
                   0111100  SigmaDSP Channel 12.
                   0111101  SigmaDSP Channel 13.
                    0111110 SigmaDSP Channel 14.
                    0111111 SigmaDSP Channel 15.
                   1000000  Input ASRC Channel 0.
                   1000001  Input ASRC Channel 1.
                   1000010  Input ASRC Channel 2.
                   1000011  Input ASRC Channel 3.
                   1000100  ADC Channel 0.
                   1000101  ADC Channel 1.
                   1001000  Digital Microphone Channel 0.
                   1001001  Digital Microphone Channel 1.
                   1001010  Digital Microphone Channel 2.
                   1001011  Digital Microphone Channel 3.
                                         Rev. 0 | Page 129 of 226


ADAU1788                                                                                                                Data Sheet
SLOW TO FAST INTERPOLATOR CHANNEL 7 INPUT ROUTING REGISTER
Address: 0xC058, Reset: 0x00, Name: FINT_ROUTE7
                                                 7  6  5  4  3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                   [7] RESERVED                            [6:0] FINT7_ROUTE (R/W)
                                                                           Slow to Fast Interpolator Channel
                                                                           7 Input Routing
                                                                             0000000: Serial Port 0 Channel 0.
                                                                             0000001: Serial Port 0 Channel 1.
                                                                             0000010: Serial Port 0 Channel 2.
                                                                                        ...
                                                                             1001001: Digital Microphone Channel 1.
                                                                             1001010: Digital Microphone Channel 2.
                                                                             1001011: Digital Microphone Channel 3.
Table 112. Bit Descriptions for FINT_ROUTE7
Bits     Bit Name             Settings         Description                                                          Reset   Access
7        RESERVED                              Reserved.                                                            0x0     R
[6:0]    FINT7_ROUTE                           Slow to Fast Interpolator Channel 7 Input Routing.                   0x0     R/W
                                  0000000      Serial Port 0 Channel 0.
                                  0000001      Serial Port 0 Channel 1.
                                  0000010      Serial Port 0 Channel 2.
                                  0000011      Serial Port 0 Channel 3.
                                  0000100      Serial Port 0 Channel 4.
                                  0000101      Serial Port 0 Channel 5.
                                  0000110      Serial Port 0 Channel 6.
                                  0000111      Serial Port 0 Channel 7.
                                  0001000      Serial Port 0 Channel 8.
                                  0001001      Serial Port 0 Channel 9.
                                  0001010      Serial Port 0 Channel 10.
                                  0001011      Serial Port 0 Channel 11.
                                  0001100      Serial Port 0 Channel 12.
                                  0001101      Serial Port 0 Channel 13.
                                  0001110      Serial Port 0 Channel 14.
                                  0001111      Serial Port 0 Channel 15.
                                  0100000      FastDSP Channel 0.
                                  0100001      FastDSP Channel 1.
                                  0100010      FastDSP Channel 2.
                                  0100011      FastDSP Channel 3.
                                  0100100      FastDSP Channel 4.
                                  0100101      FastDSP Channel 5.
                                  0100110      FastDSP Channel 6.
                                  0100111      FastDSP Channel 7.
                                  0101000      FastDSP Channel 8.
                                  0101001      FastDSP Channel 9.
                                  0101010      FastDSP Channel 10.
                                  0101011      FastDSP Channel 11.
                                  0101100      FastDSP Channel 12.
                                  0101101      FastDSP Channel 13.
                                  0101110      FastDSP Channel 14.
                                  0101111      FastDSP Channel 15.
                                                             Rev. 0 | Page 130 of 226


Data Sheet                                                            ADAU1788
Bits  Bit Name Settings     Description                           Reset  Access
                   0110000  SigmaDSP Channel 0.
                   0110001  SigmaDSP Channel 1.
                   0110010  SigmaDSP Channel 2.
                   0110011  SigmaDSP Channel 3.
                   0110100  SigmaDSP Channel 4.
                   0110101  SigmaDSP Channel 5.
                   0110110  SigmaDSP Channel 6.
                   0110111  SigmaDSP Channel 7.
                   0111000  SigmaDSP Channel 8.
                   0111001  SigmaDSP Channel 9.
                   0111010  SigmaDSP Channel 10.
                   0111011  SigmaDSP Channel 11.
                   0111100  SigmaDSP Channel 12.
                   0111101  SigmaDSP Channel 13.
                    0111110 SigmaDSP Channel 14.
                    0111111 SigmaDSP Channel 15.
                   1000000  Input ASRC Channel 0.
                   1000001  Input ASRC Channel 1.
                   1000010  Input ASRC Channel 2.
                   1000011  Input ASRC Channel 3.
                   1000100  ADC Channel 0.
                   1000101  ADC Channel 1.
                   1001000  Digital Microphone Channel 0.
                   1001001  Digital Microphone Channel 1.
                   1001010  Digital Microphone Channel 2.
                   1001011  Digital Microphone Channel 3.
                                         Rev. 0 | Page 131 of 226


ADAU1788                                                                                                                          Data Sheet
INPUT ASRC CONTROL, SOURCE, AND RATE SELECTION REGISTER
Address: 0xC059, Reset: 0x02, Name: ASRCI_CTRL
                                                                    7 6  5   4   3  2 1   0
                                                                    0 0 0 0 0 0 1 0
                              [7] ASRCI_MORE_FILT (R/W)                                      [2:0] ASRCI_OUT_FS (R/W)
                              Input ASRC Additional Filtering Enable                         Input ASRC Sam ple Rate Selection
                                0: No additional voice band filter.                            000: 12 kHz sam ple rate.
                                1: Voice band filter on.                                       001: 24 kHz sam ple rate.
                                                                                               010: 48 kHz sam ple rate.
                              [6] ASRCI_VFILT (R/W)                                            011: 96 kHz sam ple rate.
                              Input ASRC Voice Filter Enable                                   100: 192 kHz sam ple rate.
                                0: Voice filter off.
                                1: Voice filter on.                                          [3] ASRCI_LPM_II (R/W)
                                                                                             Input ASRC Low Power Mode Selection.
                              [5] ASRCI_LPM (R/W)                                            Even lower power.
                              Input ASRC Low Power Mode Selection                              0: High perform ance m ode.
                                0: High perform ance m ode.                                    1: Low power m ode.
                                1: Low power m ode.
                                                                                             [4] RESERVED
Table 113. Bit Descriptions for ASRCI_CTRL
Bits   Bit Name            Settings        Description                                                                             Reset Access
7      ASRCI_MORE_FILT                     Input ASRC Additional Filtering Enable. This bit can enable additional filtering        0x0   R/W
                                           within the ASRC that can provide higher performance under some conditions.
                                     0     No additional voice band filter.
                                     1     Voice band filter on.
6      ASRCI_VFILT                         Input ASRC Voice Filter Enable.                                                         0x0   R/W
                                     0     Voice filter off.
                                     1     Voice filter on.
5      ASRCI_LPM                           Input ASRC Low Power Mode Selection.                                                    0x0   R/W
                                     0     High performance mode.
                                     1     Low power mode.
4      RESERVED                            Reserved.                                                                               0x0   R/W
3      ASRCI_LPM_II                        Input ASRC Low Power Mode Selection. Even lower power.                                  0x0   R/W
                                     0     High performance mode.
                                     1     Low power mode.
[2:0]  ASRCI_OUT_FS                        Input ASRC Sample Rate Selection.                                                       0x2   R/W
                                  000      12 kHz sample rate.
                                  001      24 kHz sample rate.
                                  010      48 kHz sample rate.
                                  011      96 kHz sample rate.
                                  100      192 kHz sample rate.
                                                                      Rev. 0 | Page 132 of 226


Data Sheet                                                                                                                       ADAU1788
INPUT ASRC CHANNEL 0 AND CHANNEL 1 INPUT ROUTING REGISTER
Address: 0xC05A, Reset: 0x00, Name: ASRCI_ROUTE01
                                                               7   6   5   4  3  2  1  0
                                                               0 0 0 0 0 0 0 0
                                  [7:4] ASRCI1_ROUTE (R/W)                                 [3:0] ASRCI0_ROUTE (R/W)
                                  Input ASRC Channel 1 Routing                             Input ASRC Channel 0 Routing
                                    0000: Serial Port Channel 0.                             0000: Serial Port Channel 0.
                                    0001: Serial Port Channel 1.                             0001: Serial Port Channel 1.
                                    0010: Serial Port Channel 2.                             0010: Serial Port Channel 2.
                                           ...                                                      ...
                                    1101: Serial Port Channel 13.                            1101: Serial Port Channel 13.
                                    1110: Serial Port Channel 14.                            1110: Serial Port Channel 14.
                                    1111: Serial Port Channel 15.                            1111: Serial Port Channel 15.
Table 114. Bit Descriptions for ASRCI_ROUTE01
Bits       Bit Name                     Settings                 Description                                               Reset   Access
[7:4]      ASRCI1_ROUTE                                          Input ASRC Channel 1 Routing.                             0x0     R/W
                                                      0000       Serial Port Channel 0.
                                                      0001       Serial Port Channel 1.
                                                      0010       Serial Port Channel 2.
                                                      0011       Serial Port Channel 3.
                                                      0100       Serial Port Channel 4.
                                                      0101       Serial Port Channel 5.
                                                      0110       Serial Port Channel 6.
                                                       0111      Serial Port Channel 7.
                                                      1000       Serial Port Channel 8.
                                                      1001       Serial Port Channel 9.
                                                      1010       Serial Port Channel 10.
                                                      1011       Serial Port Channel 11.
                                                      1100       Serial Port Channel 12.
                                                      1101       Serial Port Channel 13.
                                                       1110      Serial Port Channel 14.
                                                       1111      Serial Port Channel 15.
[3:0]      ASRCI0_ROUTE                                          Input ASRC Channel 0 Routing.                             0x0     R/W
                                                      0000       Serial Port Channel 0.
                                                      0001       Serial Port Channel 1.
                                                      0010       Serial Port Channel 2.
                                                      0011       Serial Port Channel 3.
                                                      0100       Serial Port Channel 4.
                                                      0101       Serial Port Channel 5.
                                                      0110       Serial Port Channel 6.
                                                       0111      Serial Port Channel 7.
                                                      1000       Serial Port Channel 8.
                                                      1001       Serial Port Channel 9.
                                                      1010       Serial Port Channel 10.
                                                      1011       Serial Port Channel 11.
                                                      1100       Serial Port Channel 12.
                                                      1101       Serial Port Channel 13.
                                                       1110      Serial Port Channel 14.
                                                       1111      Serial Port Channel 15.
                                                                  Rev. 0 | Page 133 of 226


ADAU1788                                                                                                                         Data Sheet
INPUT ASRC CHANNEL 2 AND CHANNEL 3 INPUT ROUTING REGISTER
Address: 0xC05B, Reset: 0x00, Name: ASRCI_ROUTE23
                                                               7   6   5   4  3  2  1  0
                                                               0 0 0 0 0 0 0 0
                                  [7:4] ASRCI3_ROUTE (R/W)                                 [3:0] ASRCI2_ROUTE (R/W)
                                  Input ASRC Channel 3 Routing                             Input ASRC Channel 2 Routing
                                    0000: Serial Port Channel 0.                             0000: Serial Port Channel 0.
                                    0001: Serial Port Channel 1.                             0001: Serial Port Channel 1.
                                    0010: Serial Port Channel 2.                             0010: Serial Port Channel 2.
                                           ...                                                      ...
                                    1101: Serial Port Channel 13.                            1101: Serial Port Channel 13.
                                    1110: Serial Port Channel 14.                            1110: Serial Port Channel 14.
                                    1111: Serial Port Channel 15.                            1111: Serial Port Channel 15.
Table 115. Bit Descriptions for ASRCI_ROUTE23
Bits       Bit Name                     Settings                 Description                                               Reset    Access
[7:4]      ASRCI3_ROUTE                                          Input ASRC Channel 3 Routing.                             0x0      R/W
                                                      0000       Serial Port Channel 0.
                                                      0001       Serial Port Channel 1.
                                                      0010       Serial Port Channel 2.
                                                      0011       Serial Port Channel 3.
                                                      0100       Serial Port Channel 4.
                                                      0101       Serial Port Channel 5.
                                                      0110       Serial Port Channel 6.
                                                       0111      Serial Port Channel 7.
                                                      1000       Serial Port Channel 8.
                                                      1001       Serial Port Channel 9.
                                                      1010       Serial Port Channel 10.
                                                      1011       Serial Port Channel 11.
                                                      1100       Serial Port Channel 12.
                                                      1101       Serial Port Channel 13.
                                                       1110      Serial Port Channel 14.
                                                       1111      Serial Port Channel 15.
[3:0]      ASRCI2_ROUTE                                          Input ASRC Channel 2 Routing.                             0x0      R/W
                                                      0000       Serial Port Channel 0.
                                                      0001       Serial Port Channel 1.
                                                      0010       Serial Port Channel 2.
                                                      0011       Serial Port Channel 3.
                                                      0100       Serial Port Channel 4.
                                                      0101       Serial Port Channel 5.
                                                      0110       Serial Port Channel 6.
                                                       0111      Serial Port Channel 7.
                                                      1000       Serial Port Channel 8.
                                                      1001       Serial Port Channel 9.
                                                      1010       Serial Port Channel 10.
                                                      1011       Serial Port Channel 11.
                                                      1100       Serial Port Channel 12.
                                                      1101       Serial Port Channel 13.
                                                       1110      Serial Port Channel 14.
                                                       1111      Serial Port Channel 15.
                                                                  Rev. 0 | Page 134 of 226


Data Sheet                                                                                                                        ADAU1788
OUTPUT ASRC CONTROL REGISTER
Address: 0xC05C, Reset: 0x02, Name: ASRCO_CTRL
                                                                   7 6  5   4   3  2 1   0
                                                                   0 0 0 0 0 0 1 0
                             [7] ASRCO_MORE_FILT (R/W)                                      [2:0] ASRCO_IN_FS (R/W)
                             Output ASRC Additional Filtering Enable                        Output ASRC Input Sam ple Rate
                               0: No additional voice band filter.                          Selection
                               1: Voice band filter on.                                       000: 12 kHz sam ple rate.
                                                                                              001: 24 kHz sam ple rate.
                             [6] ASRCO_VFILT (R/W)                                            010: 48 kHz sam ple rate.
                             Output ASRC Voice Filter Enable                                  011: 96 kHz sam ple rate.
                               0: Voice filter off.                                           100: 192 kHz sam ple rate.
                               1: Voice filter on.
                                                                                            [3] ASRCO_LPM_II (R/W)
                             [5] ASRCO_LPM (R/W)                                            Output ASRC Low Power Mode Selection.
                             Output ASRC Low Power Mode Selection                           Even lower power.
                               0: High perform ance m ode.                                    0: High perform ance m ode.
                               1: Low power m ode.                                            1: Low power m ode.
                                                                                            [4] RESERVED
Table 116. Bit Descriptions for ASRCO_CTRL
Bits   Bit Name             Settings          Description                                                                         Reset Access
7      ASRCO_MORE_FILT                        Output ASRC Additional Filtering Enable. This bit can enable additional filtering   0x0   R/W
                                              within the ASRC that can provide higher performance under some conditions.
                                      0       No additional voice band filter.
                                      1       Voice band filter on.
6      ASRCO_VFILT                            Output ASRC Voice Filter Enable.                                                    0x0   R/W
                                      0       Voice filter off.
                                      1       Voice filter on.
5      ASRCO_LPM                              Output ASRC Low Power Mode Selection.                                               0x0   R/W
                                      0       High performance mode.
                                      1       Low power mode.
4      RESERVED                               Reserved.                                                                           0x0   R/W
3      ASRCO_LPM_II                           Output ASRC Low Power Mode Selection. Even lower power.                             0x0   R/W
                                      0       High performance mode.
                                      1       Low power mode.
[2:0]  ASRCO_IN_FS                            Output ASRC Input Sample Rate Selection.                                            0x2   R/W
                                   000        12 kHz sample rate.
                                   001        24 kHz sample rate.
                                   010        48 kHz sample rate.
                                   011        96 kHz sample rate.
                                   100        192 kHz sample rate.
                                                                     Rev. 0 | Page 135 of 226


ADAU1788                                                                                                                    Data Sheet
OUTPUT ASRC CHANNEL 0 INPUT ROUTING REGISTER
Address: 0xC05D, Reset: 0x00, Name: ASRCO_ROUTE0
                                                 7  6 5   4 3 2   1   0
                                                 0 0 0 0 0 0 0 0
                                 [7:6] RESERVED                          [5:0] ASRCO0_ROUTE (R/W)
                                                                         Output ASRC Channel 0 Input Routing
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                   ...
                                                                           110001: Fast to Slow Decim ator Channel 5.
                                                                           110010: Fast to Slow Decim ator Channel 6.
                                                                           110011: Fast to Slow Decim ator Channel 7.
Table 117. Bit Descriptions for ASRCO_ROUTE0
Bits      Bit Name                    Settings          Description                                                   Reset    Access
[7:6]     RESERVED                                      Reserved.                                                     0x0      R
[5:0]     ASRCO0_ROUTE                                  Output ASRC Channel 0 Input Routing.                          0x0      R/W
                                             000000     FastDSP Channel 0.
                                             000001     FastDSP Channel 1.
                                             000010     FastDSP Channel 2.
                                             000011     FastDSP Channel 3.
                                             000100     FastDSP Channel 4.
                                             000101     FastDSP Channel 5.
                                             000110     FastDSP Channel 6.
                                             000111     FastDSP Channel 7.
                                             001000     FastDSP Channel 8.
                                             001001     FastDSP Channel 9.
                                             001010     FastDSP Channel 10.
                                             001011     FastDSP Channel 11.
                                             001100     FastDSP Channel 12.
                                             001101     FastDSP Channel 13.
                                             001110     FastDSP Channel 14.
                                             001111     FastDSP Channel 15.
                                             010000     SigmaDSP Channel 0.
                                             010001     SigmaDSP Channel 1.
                                             010010     SigmaDSP Channel 2.
                                             010011     SigmaDSP Channel 3.
                                             010100     SigmaDSP Channel 4.
                                             010101     SigmaDSP Channel 5.
                                             010110     SigmaDSP Channel 6.
                                             010111     SigmaDSP Channel 7.
                                             011000     SigmaDSP Channel 8.
                                             011001     SigmaDSP Channel 9.
                                             011010     SigmaDSP Channel 10.
                                             011011     SigmaDSP Channel 11.
                                             011100     SigmaDSP Channel 12.
                                             011101     SigmaDSP Channel 13.
                                             011110     SigmaDSP Channel 14.
                                              011111    SigmaDSP Channel 15.
                                             100000     ADC Channel 0.
                                             100001     ADC Channel 1.
                                                            Rev. 0 | Page 136 of 226


Data Sheet                                                                                                                  ADAU1788
Bits      Bit Name                    Settings         Description                                                    Reset   Access
                                             100100    Digital Microphone Channel 0.
                                             100101    Digital Microphone Channel 1.
                                             100110    Digital Microphone Channel 2.
                                             100111    Digital Microphone Channel 3.
                                             101100    Fast to Slow Decimator Channel 0.
                                             101101    Fast to Slow Decimator Channel 1.
                                             101110    Fast to Slow Decimator Channel 2.
                                             101111    Fast to Slow Decimator Channel 3.
                                             110000    Fast to Slow Decimator Channel 4.
                                             110001    Fast to Slow Decimator Channel 5.
                                             110010    Fast to Slow Decimator Channel 6.
                                             110011    Fast to Slow Decimator Channel 7.
OUTPUT ASRC CHANNEL 1 INPUT ROUTING REGISTER
Address: 0xC05E, Reset: 0x00, Name: ASRCO_ROUTE1
                                                7  6 5  4  3  2   1   0
                                                0 0 0 0 0 0 0 0
                                 [7:6] RESERVED                          [5:0] ASRCO1_ROUTE (R/W)
                                                                         Output ASRC Channel 1 Input Routing
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                   ...
                                                                           110001: Fast to Slow Decim ator Channel 5.
                                                                           110010: Fast to Slow Decim ator Channel 6.
                                                                           110011: Fast to Slow Decim ator Channel 7.
Table 118. Bit Descriptions for ASRCO_ROUTE1
Bits      Bit Name                    Settings         Description                                                    Reset   Access
[7:6]     RESERVED                                     Reserved.                                                      0x0     R
[5:0]     ASRCO1_ROUTE                                 Output ASRC Channel 1 Input Routing.                           0x0     R/W
                                             000000    FastDSP Channel 0.
                                             000001    FastDSP Channel 1.
                                             000010    FastDSP Channel 2.
                                             000011    FastDSP Channel 3.
                                             000100    FastDSP Channel 4.
                                             000101    FastDSP Channel 5.
                                             000110    FastDSP Channel 6.
                                             000111    FastDSP Channel 7.
                                             001000    FastDSP Channel 8.
                                             001001    FastDSP Channel 9.
                                             001010    FastDSP Channel 10.
                                             001011    FastDSP Channel 11.
                                             001100    FastDSP Channel 12.
                                             001101    FastDSP Channel 13.
                                             001110    FastDSP Channel 14.
                                             001111    FastDSP Channel 15.
                                                            Rev. 0 | Page 137 of 226


ADAU1788                                                            Data Sheet
Bits Bit Name Settings      Description                       Reset    Access
                    010000  SigmaDSP Channel 0.
                    010001  SigmaDSP Channel 1.
                    010010  SigmaDSP Channel 2.
                    010011  SigmaDSP Channel 3.
                    010100  SigmaDSP Channel 4.
                    010101  SigmaDSP Channel 5.
                    010110  SigmaDSP Channel 6.
                    010111  SigmaDSP Channel 7.
                    011000  SigmaDSP Channel 8.
                    011001  SigmaDSP Channel 9.
                    011010  SigmaDSP Channel 10.
                    011011  SigmaDSP Channel 11.
                    011100  SigmaDSP Channel 12.
                    011101  SigmaDSP Channel 13.
                     011110 SigmaDSP Channel 14.
                     011111 SigmaDSP Channel 15.
                    100000  ADC Channel 0.
                    100001  ADC Channel 1.
                    100100  Digital Microphone Channel 0.
                    100101  Digital Microphone Channel 1.
                    100110  Digital Microphone Channel 2.
                    100111  Digital Microphone Channel 3.
                    101100  Fast to Slow Decimator Channel 0.
                    101101  Fast to Slow Decimator Channel 1.
                    101110  Fast to Slow Decimator Channel 2.
                     101111 Fast to Slow Decimator Channel 3.
                    110000  Fast to Slow Decimator Channel 4.
                    110001  Fast to Slow Decimator Channel 5.
                    110010  Fast to Slow Decimator Channel 6.
                    110011  Fast to Slow Decimator Channel 7.
                                 Rev. 0 | Page 138 of 226


Data Sheet                                                                                                                  ADAU1788
OUTPUT ASRC CHANNEL 2 INPUT ROUTING REGISTER
Address: 0xC05F, Reset: 0x00, Name: ASRCO_ROUTE2
                                                 7  6 5   4 3 2   1   0
                                                 0 0 0 0 0 0 0 0
                                 [7:6] RESERVED                          [5:0] ASRCO2_ROUTE (R/W)
                                                                         Output ASRC Channel 2 Input Routing
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                   ...
                                                                           110001: Fast to Slow Decim ator Channel 5.
                                                                           110010: Fast to Slow Decim ator Channel 6.
                                                                           110011: Fast to Slow Decim ator Channel 7.
Table 119. Bit Descriptions for ASRCO_ROUTE2
Bits      Bit Name                    Settings          Description                                                   Reset   Access
[7:6]     RESERVED                                      Reserved.                                                     0x0     R
[5:0]     ASRCO2_ROUTE                                  Output ASRC Channel 2 Input Routing.                          0x0     R/W
                                             000000     FastDSP Channel 0.
                                             000001     FastDSP Channel 1.
                                             000010     FastDSP Channel 2.
                                             000011     FastDSP Channel 3.
                                             000100     FastDSP Channel 4.
                                             000101     FastDSP Channel 5.
                                             000110     FastDSP Channel 6.
                                             000111     FastDSP Channel 7.
                                             001000     FastDSP Channel 8.
                                             001001     FastDSP Channel 9.
                                             001010     FastDSP Channel 10.
                                             001011     FastDSP Channel 11.
                                             001100     FastDSP Channel 12.
                                             001101     FastDSP Channel 13.
                                             001110     FastDSP Channel 14.
                                             001111     FastDSP Channel 15.
                                             010000     SigmaDSP Channel 0.
                                             010001     SigmaDSP Channel 1.
                                             010010     SigmaDSP Channel 2.
                                             010011     SigmaDSP Channel 3.
                                             010100     SigmaDSP Channel 4.
                                             010101     SigmaDSP Channel 5.
                                             010110     SigmaDSP Channel 6.
                                             010111     SigmaDSP Channel 7.
                                             011000     SigmaDSP Channel 8.
                                             011001     SigmaDSP Channel 9.
                                             011010     SigmaDSP Channel 10.
                                             011011     SigmaDSP Channel 11.
                                             011100     SigmaDSP Channel 12.
                                             011101     SigmaDSP Channel 13.
                                             011110     SigmaDSP Channel 14.
                                              011111    SigmaDSP Channel 15.
                                             100000     ADC Channel 0.
                                             100001     ADC Channel 1.
                                                            Rev. 0 | Page 139 of 226


ADAU1788                                                                                                                    Data Sheet
Bits      Bit Name                    Settings         Description                                                    Reset    Access
                                             100100    Digital Microphone Channel 0.
                                             100101    Digital Microphone Channel 1.
                                             100110    Digital Microphone Channel 2.
                                             100111    Digital Microphone Channel 3.
                                             101100    Fast to Slow Decimator Channel 0.
                                             101101    Fast to Slow Decimator Channel 1.
                                             101110    Fast to Slow Decimator Channel 2.
                                             101111    Fast to Slow Decimator Channel 3.
                                             110000    Fast to Slow Decimator Channel 4.
                                             110001    Fast to Slow Decimator Channel 5.
                                             110010    Fast to Slow Decimator Channel 6.
                                             110011    Fast to Slow Decimator Channel 7.
OUTPUT ASRC CHANNEL 3 INPUT ROUTING REGISTER
Address: 0xC060, Reset: 0x00, Name: ASRCO_ROUTE3
                                                7  6 5   4 3  2   1   0
                                                0 0 0 0 0 0 0 0
                                 [7:6] RESERVED                          [5:0] ASRCO3_ROUTE (R/W)
                                                                         Output ASRC Channel 3 Input Routing
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                   ...
                                                                           110001: Fast to Slow Decim ator Channel 5.
                                                                           110010: Fast to Slow Decim ator Channel 6.
                                                                           110011: Fast to Slow Decim ator Channel 7.
Table 120. Bit Descriptions for ASRCO_ROUTE3
Bits      Bit Name                    Settings         Description                                                    Reset    Access
[7:6]     RESERVED                                     Reserved.                                                      0x0      R
[5:0]     ASRCO3_ROUTE                                 Output ASRC Channel 3 Input Routing.                           0x0      R/W
                                             000000    FastDSP Channel 0.
                                             000001    FastDSP Channel 1.
                                             000010    FastDSP Channel 2.
                                             000011    FastDSP Channel 3.
                                             000100    FastDSP Channel 4.
                                             000101    FastDSP Channel 5.
                                             000110    FastDSP Channel 6.
                                             000111    FastDSP Channel 7.
                                             001000    FastDSP Channel 8.
                                             001001    FastDSP Channel 9.
                                             001010    FastDSP Channel 10.
                                             001011    FastDSP Channel 11.
                                             001100    FastDSP Channel 12.
                                             001101    FastDSP Channel 13.
                                             001110    FastDSP Channel 14.
                                             001111    FastDSP Channel 15.
                                             010000    SigmaDSP Channel 0.
                                             010001    SigmaDSP Channel 1.
                                             010010    SigmaDSP Channel 2.
                                             010011    SigmaDSP Channel 3.
                                             010100    SigmaDSP Channel 4.
                                             010101    SigmaDSP Channel 5.
                                                            Rev. 0 | Page 140 of 226


Data Sheet                                                                                                                    ADAU1788
Bits      Bit Name                    Settings          Description                                                    Reset      Access
                                             010110     SigmaDSP Channel 6.
                                             010111     SigmaDSP Channel 7.
                                             011000     SigmaDSP Channel 8.
                                             011001     SigmaDSP Channel 9.
                                             011010     SigmaDSP Channel 10.
                                             011011     SigmaDSP Channel 11.
                                             011100     SigmaDSP Channel 12.
                                             011101     SigmaDSP Channel 13.
                                              011110    SigmaDSP Channel 14.
                                              011111    SigmaDSP Channel 15.
                                             100000     ADC Channel 0.
                                             100001     ADC Channel 1.
                                             100100     Digital Microphone Channel 0.
                                             100101     Digital Microphone Channel 1.
                                             100110     Digital Microphone Channel 2.
                                             100111     Digital Microphone Channel 3.
                                             101100     Fast to Slow Decimator Channel 0.
                                             101101     Fast to Slow Decimator Channel 1.
                                             101110     Fast to Slow Decimator Channel 2.
                                              101111    Fast to Slow Decimator Channel 3.
                                             110000     Fast to Slow Decimator Channel 4.
                                             110001     Fast to Slow Decimator Channel 5.
                                             110010     Fast to Slow Decimator Channel 6.
                                             110011     Fast to Slow Decimator Channel 7.
FastDSP RUN REGISTER
Address: 0xC061, Reset: 0x00, Name: FDSP_RUN
                                                 7  6 5   4 3  2   1   0
                                                 0 0 0 0 0 0 0 0
                                 [7:1] RESERVED                           [0] FDSP_RUN (R/W)
                                                                          Allows FastDSP to run with go signal.
                                                                            0: FastDSP has no go signal. Not running
                                                                               but m em ories can be loaded if FDSP_EN
                                                                               = 1.
                                                                            1: FastDSP has go signal and is running.
Table 121. Bit Descriptions for FDSP_RUN
 Bits   Bit Name      Settings   Description                                                                                Reset   Access
 [7:1]  RESERVED                 Reserved.                                                                                  0x0     R
 0      FDSP_RUN                 Allows FastDSP to run with go signal.                                                      0x0     R/W
                             0   FastDSP has no go signal. Not running but memories can be loaded if FDSP_EN = 1.
                             1   FastDSP has go signal and is running.
                                                             Rev. 0 | Page 141 of 226


ADAU1788                                                                                                                               Data Sheet
FastDSP CURRENT BANK AND BANK RAMPING CONTROLS REGISTER
Address: 0xC062, Reset: 0x70, Name: FDSP_CTRL1
                                                                7  6  5  4   3  2  1  0
                                                                0 1 1 1 0 0 0 0
                             [7:4] FDSP_RAMP_RATE (R/W)                                   [1:0] FDSP_BANK_SEL (R/W)
                             FastDSP Param eter Bank Ram p                                FastDSP Current Param eter Bank
                             Rate of Change. Determ ines tim e                            Selection
                             to com plete full ram p from one bank                           0: FastDSP uses Param eter Bank A.
                             to another.                                                     1: FastDSP uses Param eter Bank B.
                               0000: 0.02 sec ram p.                                        10: FastDSP uses Param eter Bank C.
                               0001: 0.04 sec ram p.
                               0010: 0.06 sec ram p.                                      [2] FDSP_RAMP_MODE (R/W)
                                      ...                                                 FastDSP Param eter Bank Ram p
                               1101: 1.5 sec ram p.                                       Mode
                               1110: 1.75 sec ram p.                                        0: Param eters linearly ram p when current
                                1111: 2 sec ram p.                                              bank is changed.
                                                                                            1: Param eters instantly change when
                             [3] FDSP_ZERO_STATE (R/W)                                          current bank is changed.
                             Zeroes the state of the FastDSP data
                             m em ory during bank switching
                               0: Do not zero state during bank switch.
                               1: Zero state during back switch.
Table 122. Bit Descriptions for FDSP_CTRL1
Bits   Bit Name              Settings           Description                                                                             Reset Access
[7:4]  FDSP_RAMP_RATE                           FastDSP Parameter Bank Ramp Rate of Change. Determines time to complete                 0x7   R/W
                                                full ramp from one bank to another.
                                   0000         0.02 sec ramp.
                                   0001         0.04 sec ramp.
                                   0010         0.06 sec ramp.
                                    0011        0.08 sec ramp.
                                   0100         0.1 sec ramp.
                                   0101         0.15 sec ramp.
                                    0110        0.2 sec ramp.
                                    0111        0.25 sec ramp.
                                   1000         0.3 sec ramp.
                                   1001         0.5 sec ramp.
                                   1010         0.75 sec ramp.
                                    1011        1 sec ramp.
                                    1100        1.25 sec ramp.
                                    1101        1.5 sec ramp.
                                    1110        1.75 sec ramp.
                                    1111        2 sec ramp.
3      FDSP_ZERO_STATE                          Zeroes the state of the FastDSP data memory during bank switching. When                 0x0   R/W
                                                switching active parameter banks between two settings, zeroing the state of
                                                the bank prevents the new filter settings from being active on old data that is
                                                recirculating in filters. Zeroing the state may prevent filter instability or
                                                unwanted noises upon bank switching.
                                          0     Do not zero state during bank switch.
                                          1     Zero state during back switch.
2      FDSP_RAMP_MODE                           FastDSP Parameter Bank Ramp Mode.                                                       0x0   R/W
                                          0     Parameters linearly ramp when current bank is changed.
                                          1     Parameters instantly change when current bank is changed.
[1:0]  FDSP_BANK_SEL                            FastDSP Current Parameter Bank Selection.                                               0x0   R/W
                                          0     FastDSP uses Parameter Bank A.
                                          1     FastDSP uses Parameter Bank B.
                                      10        FastDSP uses Parameter Bank C.
                                                                     Rev. 0 | Page 142 of 226


Data Sheet                                                                                                                    ADAU1788
FastDSP BANK RAMPING STOP POINT REGISTER
Address: 0xC063, Reset: 0x3F, Name: FDSP_CTRL2
                                             7 6  5 4   3 2  1  0
                                             0 0 1 1 1 1 1 1
                             [7:6] RESERVED                         [5:0] FDSP_LAMBDA (R/W)
                                                                    FastDSP Bank Switch Ram p Stop
                                                                    Point
                                                                             000000: Bank switch param eter ram p stops
                                                                                      at 1/64 of full ram p.
                                                                             000001: Bank switch param eter ram p stops
                                                                                      at 2/64 of full ram p.
                                                                      000010-111101: ...
                                                                              111110: Bank switch param eter ram p stops
                                                                                      at 63/64 of full ram p.
                                                                              111111: Bank switch param eter ram p com pletes
                                                                                      ram p to current bank.
Table 123. Bit Descriptions for FDSP_CTRL2
Bits   Bit Name          Settings              Description                                                                    Reset Access
[7:6]  RESERVED                                Reserved.                                                                      0x0   R
[5:0]  FDSP_LAMBDA                             FastDSP Bank Switch Ramp Stop Point. Lambda is a 6-bit value                   0x3F  R/W
                                               representing the point along the linear interpolation curve between two
                                               banks at which the bank ramp switch stops. Where A represents
                                               coefficient values in the source bank, and B represents coefficient values
                                               in the destination bank: 0 = ((63/64) × A + (1/64) × B), 1 = ((62/64) × A +
                                               (2/64) × B), … , 62 = ((1/64) × A + (63/64) × B), 63 = B (default). Lambda
                                               can be updated on the fly via the control interface. To complete a bank
                                               switch, a value of 63 (default setting) must be set. Actual current ramp
                                               point (FDSP_CURRENT_LAMBDA: 0 to 63) can be read via a status
                                               register. When this point reaches 63, the bank switch is complete, and
                                               the current parameters used match the current bank. Actual step size of
                                               linear interpolation is ~12-bits (4096 steps). Parameters in banks ramped
                                               between do not change during a bank switch.
                                     000000    Bank switch parameter ramp stops at 1/64 of full ramp.
                                     000001    Bank switch parameter ramp stops at 2/64 of full ramp.
                          000010 to 111101     …
                                      111110   Bank switch parameter ramp stops at 63/64 of full ramp.
                                      111111   Bank switch parameter ramp completes ramp to current bank.
                                                             Rev. 0 | Page 143 of 226


ADAU1788                                                                                                                   Data Sheet
FastDSP BANK COPYING REGISTER
Address: 0xC064, Reset: 0x00, Name: FDSP_CTRL3
                                                              7  6 5   4   3  2  1  0
                                                              0 0 0 0 0 0 0 0
                                  [7:6] RESERVED                                        [0] FDSP_COPY_AB (W)
                                                                                        FastDSP Copy Param eter Bank A
                                  [5] FDSP_COPY_CB (W)                                  to Bank B
                                  FastDSP Copy Param eter Bank C                          0: Norm al operation.
                                  to Bank B                                               1: Writing of 1 copies bank.
                                    0: Norm al operation.
                                    1: Writing of 1 copies bank.                        [1] FDSP_COPY_AC (W)
                                                                                        FastDSP Copy Param eter Bank A
                                  [4] FDSP_COPY_CA (W)                                  to Bank C
                                  FastDSP Copy Param eter Bank C                          0: Norm al operation.
                                  to Bank A                                               1: Writing of 1 copies bank.
                                    0: Norm al operation.
                                    1: Writing of 1 copies bank.                        [2] FDSP_COPY_BA (W)
                                                                                        FastDSP Copy Param eter Bank B
                                  [3] FDSP_COPY_BC (W)                                  to Bank A
                                  FastDSP Copy Param eter Bank B                          0: Norm al operation.
                                  to Bank C                                               1: Writing of 1 copies bank.
                                    0: Norm al operation.
                                    1: Writing of 1 copies bank.
Table 124. Bit Descriptions for FDSP_CTRL3
Bits     Bit Name                 Settings               Description                                                   Reset   Access
[7:6]    RESERVED                                        Reserved.                                                     0x0     R
5        FDSP_COPY_CB                                    FastDSP Copy Parameter Bank C to Bank B.                      0x0     W
                                                    0    Normal operation.
                                                    1    Writing of 1 copies bank.
4        FDSP_COPY_CA                                    FastDSP Copy Parameter Bank C to Bank A.                      0x0     W
                                                    0    Normal operation.
                                                    1    Writing of 1 copies bank.
3        FDSP_COPY_BC                                    FastDSP Copy Parameter Bank B to Bank C.                      0x0     W
                                                    0    Normal operation.
                                                    1    Writing of 1 copies bank.
2        FDSP_COPY_BA                                    FastDSP Copy Parameter Bank B to Bank A.                      0x0     W
                                                    0    Normal operation.
                                                    1    Writing of 1 copies bank.
1        FDSP_COPY_AC                                    FastDSP Copy Parameter Bank A to Bank C.                      0x0     W
                                                    0    Normal operation.
                                                    1    Writing of 1 copies bank.
0        FDSP_COPY_AB                                    FastDSP Copy Parameter Bank A to Bank B.                      0x0     W
                                                    0    Normal operation.
                                                    1    Writing of 1 copies bank.
                                                                 Rev. 0 | Page 144 of 226


Data Sheet                                                                                                                            ADAU1788
FastDSP FRAME RATE SOURCE REGISTER
Address: 0xC065, Reset: 0x00, Name: FDSP_CTRL4
                                                          7  6  5  4   3  2   1 0
                                                          0 0 0 0 0 0 0 0
                              [7:5] RESERVED                                        [3:0] FDSP_RATE_SOURCE (R/W)
                                                                                    FastDSP Fram e Rate Source Selection
                              [4] FDSP_EXP_ATK_SPEED (R/W)                            0000: ADC Channel 0 and Channel 1.
                              FastDSP Expander Attack/Ram p-Down                      0010: Digital Microphone Channel 0 and
                              Speed                                                          Channel 1.
                                                                                      0011: Digital Microphone Channel 2 and
                                                                                             Channel 3.
                                                                                             ...
                                                                                      1101: Interpolator Channel 6 and Channel 7.
                                                                                      1110: Input asynchronous sam ple rate
                                                                                             converter.
                                                                                      1111: Fixed.
Table 125. Bit Descriptions for FDSP_CTRL4
Bits     Bit Name                          Settings            Description                                                        Reset     Access
[7:5]    RESERVED                                              Reserved.                                                          0x0       R
4        FDSP_EXP_ATK_SPEED                                    FastDSP Expander Attack/Ramp-Down Speed.                           0x0       R/W
[3:0]    FDSP_RATE_SOURCE                                      FastDSP Frame Rate Source Selection.                               0x0       R/W
                                                     0000      ADC Channel 0 and Channel 1.
                                                     0010      Digital Microphone Channel 0 and Channel 1.
                                                      0011     Digital Microphone Channel 2 and Channel 3.
                                                      0110     Serial Audio Interface 0.
                                                     1010      Interpolator Channel 0 and Channel 1.
                                                      1011     Interpolator Channel 2 and Channel 3.
                                                      1100     Interpolator Channel 4 and Channel 5.
                                                      1101     Interpolator Channel 6 and Channel 7.
                                                      1110     Input asynchronous sample rate converter.
                                                      1111     Fixed.
FastDSP FIXED RATE DIVISION MSBs REGISTER
Address: 0xC066, Reset: 0x00, Name: FDSP_CTRL5
                                                                                   7   6   5   4 3   2   1 0
                                                                                   0 0 0 0 0 0 0 0
                                                [7:0] FDSP_RATE_DIV[15:8] (R/W)
                                                FastDSP Go Signal Division. Num ber
                                                of 24.576 MHz clock cycles between
                                                go signal is FDSP_RATE_DIV m inus
                                                1 when FDSP_RATE_SOURCE set
                                                to fixed.
Table 126. Bit Descriptions for FDSP_CTRL5
Bits   Bit Name                 Settings     Description                                                                              Reset   Access
[7:0]  FDSP_RATE_DIV[15:8]                   FastDSP Go Signal Division. Number of 24.576 MHz clock cycles between go                 0x0     R/W
                                             signal is FDSP_RATE_DIV minus 1 when FDSP_RATE_SOURCE set to fixed.
                                                                  Rev. 0 | Page 145 of 226


ADAU1788                                                                                                               Data Sheet
FastDSP FIXED RATE DIVISION LSBs REGISTER
Address: 0xC067, Reset: 0x7F, Name: FDSP_CTRL6
                                                                                  7  6   5  4   3   2  1   0
                                                                                  0 1 1 1 1 1 1 1
                                               [7:0] FDSP_RATE_DIV[7:0] (R/W)
                                               FastDSP Go Signal Division. Num ber
                                               of 24.576 MHz clock cycles between
                                               go signal is FDSP_RATE_DIV m inus
                                               1 when FDSP_RATE_SOURCE set
                                               to fixed.
Table 127. Bit Descriptions for FDSP_CTRL6
Bits   Bit Name               Settings      Description                                                                  Reset   Access
[7:0]  FDSP_RATE_DIV[7:0]                   FastDSP Go Signal Division. Number of 24.576 MHz clock cycles between go     0x7F    R/W
                                            signal is FDSP_RATE_DIV minus 1 when FDSP_RATE_SOURCE set to fixed.
FastDSP MODULO N COUNTER FOR LOWER RATE CONDITIONAL EXECUTION REGISTER
Address: 0xC068, Reset: 0x00, Name: FDSP_CTRL7
                                                         7   6 5   4   3  2   1 0
                                                         0 0 0 0 0 0 0 0
                                      [7:6] RESERVED                                [5:0] FDSP_MOD_N (R/W)
                                                                                    FastDSP Modulo N Counter Reset
                                                                                    for Conditional Execution.
Table 128. Bit Descriptions for FDSP_CTRL7
Bits    Bit Name             Settings        Description                                                             Reset     Access
[7:6]   RESERVED                             Reserved.                                                               0x0       R
[5:0]   FDSP_MOD_N                           FastDSP Modulo N Counter Reset for Conditional Execution.               0x0       R/W
                                                                 Rev. 0 | Page 146 of 226


Data Sheet                                                                                                                            ADAU1788
FastDSP GENERIC CONDITIONAL EXECUTION REGISTERS
Address: 0xC069, Reset: 0x00, Name: FDSP_CTRL8
                                                                  7   6  5    4 3  2  1   0
                                                                 0 0 0 0 0 0 0 0
                            [7] FDSP_REG_COND7 (R/W)                                         [0] FDSP_REG_COND0 (R/W)
                            FastDSP Generic Register for Conditional                         FastDSP Generic Register for Conditional
                            Execution                                                        Execution
                              0: Conditional register is 0.                                    0: Conditional register is 0.
                              1: Conditional register is 1.                                    1: Conditional register is 1.
                            [6] FDSP_REG_COND6 (R/W)                                         [1] FDSP_REG_COND1 (R/W)
                            FastDSP Generic Register for Conditional                         FastDSP Generic Register for Conditional
                            Execution                                                        Execution
                              0: Conditional register is 0.                                    0: Conditional register is 0.
                              1: Conditional register is 1.                                    1: Conditional register is 1.
                            [5] FDSP_REG_COND5 (R/W)                                         [2] FDSP_REG_COND2 (R/W)
                            FastDSP Generic Register for Conditional                         FastDSP Generic Register for Conditional
                            Execution                                                        Execution
                              0: Conditional register is 0.                                    0: Conditional register is 0.
                              1: Conditional register is 1.                                    1: Conditional register is 1.
                            [4] FDSP_REG_COND4 (R/W)                                         [3] FDSP_REG_COND3 (R/W)
                            FastDSP Generic Register for Conditional                         FastDSP Generic Register for Conditional
                            Execution                                                        Execution
                              0: Conditional register is 0.                                    0: Conditional register is 0.
                              1: Conditional register is 1.                                    1: Conditional register is 1.
Table 129. Bit Descriptions for FDSP_CTRL8
Bits   Bit Name             Settings        Description                                                                               Reset Access
7      FDSP_REG_COND7                       FastDSP Generic Register for Conditional Execution. The value of this register            0x0   R/W
                                            can be used for conditional instruction execution in the FastDSP.
                                      0     Conditional register is 0.
                                      1     Conditional register is 1.
6      FDSP_REG_COND6                       FastDSP Generic Register for Conditional Execution. The value of this register            0x0   R/W
                                            can be used for conditional instruction execution in the FastDSP.
                                      0     Conditional register is 0.
                                      1     Conditional register is 1.
5      FDSP_REG_COND5                       FastDSP Generic Register for Conditional Execution. The value of this register            0x0   R/W
                                            can be used for conditional instruction execution in the FastDSP.
                                      0     Conditional register is 0.
                                      1     Conditional register is 1.
4      FDSP_REG_COND4                       FastDSP Generic Register for Conditional Execution. The value of this register            0x0   R/W
                                            can be used for conditional instruction execution in the FastDSP.
                                      0     Conditional register is 0.
                                      1     Conditional register is 1.
3      FDSP_REG_COND3                       FastDSP Generic Register for Conditional Execution. The value of this register            0x0   R/W
                                            can be used for conditional instruction execution in the FastDSP.
                                      0     Conditional register is 0.
                                      1     Conditional register is 1.
2      FDSP_REG_COND2                       FastDSP Generic Register for Conditional Execution. The value of this register            0x0   R/W
                                            can be used for conditional instruction execution in the FastDSP.
                                      0     Conditional register is 0.
                                      1     Conditional register is 1.
1      FDSP_REG_COND1                       FastDSP Generic Register for Conditional Execution. The value of this register            0x0   R/W
                                            can be used for conditional instruction execution in the FastDSP.
                                      0     Conditional register is 0.
                                      1     Conditional register is 1.
0      FDSP_REG_COND0                       FastDSP Generic Register for Conditional Execution. The value of this register            0x0   R/W
                                            can be used for conditional instruction execution in the FastDSP.
                                      0     Conditional register is 0.
                                      1     Conditional register is 1.
                                                                     Rev. 0 | Page 147 of 226


ADAU1788                                                                                                                           Data Sheet
FastDSP SAFELOAD ADDRESS REGISTER
Address: 0xC06A, Reset: 0x00, Name: FDSP_SL_ADDR
                                                        7  6   5   4   3  2    1  0
                                                        0  0   0   0   0  0   0   0
                                     [7:6] RESERVED                                    [5:0] FDSP_SL_ADDR (R/W)
                                                                                       FastDSP Safeload Instruction Num ber
Table 130. Bit Descriptions for FDSP_SL_ADDR
Bits       Bit Name                  Settings                Description                                                    Reset        Access
[7:6]      RESERVED                                           Reserved.                                                     0x0          R
[5:0]      FDSP_SL_ADDR                                       FastDSP Safeload Instruction Number                           0x0          R/W
FastDSP SAFELOAD PARAMETER 0 VALUE REGISTERS
Address: 0xC06B, Reset: 0x00, Name: FDSP_SL_P0_3
                                                                                     7    6   5  4  3  2  1   0
                                                                                     0 0 0 0 0 0 0 0
                                                [7:0] FDSP_SL_P0[31:24] (R/W)
                                                FastDSP Safeload Param eter 0 (B0
                                                Coefficient) Value to Be Written
Table 131. Bit Descriptions for FDSP_SL_P0_3
  Bits   Bit Name             Settings      Description                                                                      Reset     Access
  [7:0]  FDSP_SL_P0[31:24]                  FastDSP Safeload Parameter 0 (B0 Coefficient) Value to Be Written                0x0       R/W
Address: 0xC06C, Reset: 0x00, Name: FDSP_SL_P0_2
                                                                                     7    6   5  4  3  2  1   0
                                                                                     0 0 0 0 0 0 0 0
                                                [7:0] FDSP_SL_P0[23:16] (R/W)
                                                FastDSP Safeload Param eter 0 (B0
                                                Coefficient) Value to Be Written
Table 132. Bit Descriptions for FDSP_SL_P0_2
Bits    Bit Name                Settings       Description                                                                         Reset    Access
[7:0]   FDSP_SL_P0[23:16]                      FastDSP Safeload Parameter 0 (B0 Coefficient) Value to Be Written                   0x0      R/W
Address: 0xC06D, Reset: 0x00, Name: FDSP_SL_P0_1
                                                                                    7    6   5  4  3  2  1   0
                                                                                    0 0 0 0 0 0 0 0
                                                 [7:0] FDSP_SL_P0[15:8] (R/W)
                                                 FastDSP Safeload Param eter 0 (B0
                                                 Coefficient) Value to Be Written
Table 133. Bit Descriptions for FDSP_SL_P0_1
Bits    Bit Name              Settings        Description                                                                         Reset     Access
[7:0]   FDSP_SL_P0[15:8]                      FastDSP Safeload Parameter 0 (B0 Coefficient) Value to Be Written                   0x0       R/W
                                                                   Rev. 0 | Page 148 of 226


Data Sheet                                                                                                       ADAU1788
Address: 0xC06E, Reset: 0x00, Name: FDSP_SL_P0_0
                                                                               7   6   5   4   3   2   1   0
                                                                               0 0 0 0 0 0 0 0
                                              [7:0] FDSP_SL_P0[7:0] (R/W)
                                              FastDSP Safeload Param eter 0 (B0
                                              Coefficient) Value to Be Written
Table 134. Bit Descriptions for FDSP_SL_P0_0
Bits   Bit Name              Settings    Description                                                           Reset Access
[7:0]  FDSP_SL_P0[7:0]                   FastDSP Safeload Parameter 0 (B0 Coefficient) Value to Be Written     0x0   R/W
FastDSP SAFELOAD PARAMETER 1 VALUE REGISTERS
Address: 0xC06F, Reset: 0x00, Name: FDSP_SL_P1_3
                                                                                 7   6   5   4   3   2   1   0
                                                                                 0 0 0 0 0 0 0 0
                                            [7:0] FDSP_SL_P1[31:24] (R/W)
                                            FastDSP Safeload Param eter 1 (B1
                                            Coefficient) Value to Be Written
Table 135. Bit Descriptions for FDSP_SL_P1_3
Bits   Bit Name                 Settings   Description                                                         Reset Access
[7:0]  FDSP_SL_P1[31:24]                   FastDSP Safeload Parameter 1 (B1 Coefficient) Value to Be Written   0x0   R/W
Address: 0xC070, Reset: 0x00, Name: FDSP_SL_P1_2
                                                                                 7   6   5   4   3   2   1   0
                                                                                 0 0 0 0 0 0 0 0
                                            [7:0] FDSP_SL_P1[23:16] (R/W)
                                            FastDSP Safeload Param eter 1 (B1
                                            Coefficient) Value to Be Written
Table 136. Bit Descriptions for FDSP_SL_P1_2
Bits   Bit Name                 Settings   Description                                                         Reset Access
[7:0]  FDSP_SL_P1[23:16]                   FastDSP Safeload Parameter 1 (B1 Coefficient) Value to Be Written   0x0   R/W
Address: 0xC071, Reset: 0x00, Name: FDSP_SL_P1_1
                                                                                7   6   5   4   3   2   1   0
                                                                                0 0 0 0 0 0 0 0
                                             [7:0] FDSP_SL_P1[15:8] (R/W)
                                             FastDSP Safeload Param eter 1 (B1
                                             Coefficient) Value to Be Written
Table 137. Bit Descriptions for FDSP_SL_P1_1
Bits   Bit Name               Settings    Description                                                          Reset Access
[7:0]  FDSP_SL_P1[15:8]                   FastDSP Safeload Parameter 1 (B1 Coefficient) Value to Be Written    0x0   R/W
Address: 0xC072, Reset: 0x00, Name: FDSP_SL_P1_0
                                                                               7   6   5   4   3   2   1   0
                                                                               0 0 0 0 0 0 0 0
                                              [7:0] FDSP_SL_P1[7:0] (R/W)
                                              FastDSP Safeload Param eter 1 (B1
                                              Coefficient) Value to Be Written
Table 138. Bit Descriptions for FDSP_SL_P1_0
Bits   Bit Name              Settings    Description                                                           Reset Access
[7:0]  FDSP_SL_P1[7:0]                   FastDSP Safeload Parameter 1 (B1 Coefficient) Value to Be Written     0x0   R/W
                                                               Rev. 0 | Page 149 of 226


ADAU1788                                                                                                       Data Sheet
FastDSP SAFELOAD PARAMETER 2 VALUE REGISTERS
Address: 0xC073, Reset: 0x00, Name: FDSP_SL_P2_3
                                                                                 7   6   5   4   3   2   1   0
                                                                                 0 0 0 0 0 0 0 0
                                            [7:0] FDSP_SL_P2[31:24] (R/W)
                                            FastDSP Safeload Param eter 2 (B2
                                            Coefficient) Value to Be Written
Table 139. Bit Descriptions for FDSP_SL_P2_3
Bits   Bit Name                 Settings   Description                                                         Reset Access
[7:0]  FDSP_SL_P2[31:24]                   FastDSP Safeload Parameter 2 (B2 Coefficient) Value to Be Written   0x0   R/W
Address: 0xC074, Reset: 0x00, Name: FDSP_SL_P2_2
                                                                                 7   6   5   4   3   2   1   0
                                                                                 0 0 0 0 0 0 0 0
                                            [7:0] FDSP_SL_P2[23:16] (R/W)
                                            FastDSP Safeload Param eter 2 (B2
                                            Coefficient) Value to Be Written
Table 140. Bit Descriptions for FDSP_SL_P2_2
Bits   Bit Name                 Settings   Description                                                         Reset Access
[7:0]  FDSP_SL_P2[23:16]                   FastDSP Safeload Parameter 2 (B2 Coefficient) Value to Be Written   0x0   R/W
Address: 0xC075, Reset: 0x00, Name: FDSP_SL_P2_1
                                                                                7   6   5   4   3   2   1   0
                                                                                0 0 0 0 0 0 0 0
                                             [7:0] FDSP_SL_P2[15:8] (R/W)
                                             FastDSP Safeload Param eter 2 (B2
                                             Coefficient) Value to Be Written
Table 141. Bit Descriptions for FDSP_SL_P2_1
Bits   Bit Name               Settings    Description                                                          Reset Access
[7:0]  FDSP_SL_P2[15:8]                   FastDSP Safeload Parameter 2 (B2 Coefficient) Value to Be Written    0x0   R/W
Address: 0xC076, Reset: 0x00, Name: FDSP_SL_P2_0
                                                                               7   6   5   4   3   2   1   0
                                                                               0 0 0 0 0 0 0 0
                                              [7:0] FDSP_SL_P2[7:0] (R/W)
                                              FastDSP Safeload Param eter 2 (B2
                                              Coefficient) Value to Be Written
Table 142. Bit Descriptions for FDSP_SL_P2_0
Bits   Bit Name              Settings    Description                                                           Reset Access
[7:0]  FDSP_SL_P2[7:0]                   FastDSP Safeload Parameter 2 (B2 Coefficient) Value to Be Written     0x0   R/W
                                                               Rev. 0 | Page 150 of 226


Data Sheet                                                                                                      ADAU1788
FastDSP SAFELOAD PARAMETER 3 VALUE REGISTERS
Address: 0xC077, Reset: 0x00, Name: FDSP_SL_P3_3
                                                                                 7   6   5   4   3   2   1   0
                                                                                 0 0 0 0 0 0 0 0
                                            [7:0] FDSP_SL_P3[31:24] (R/W)
                                            FastDSP Safeload Param eter 3 (A1
                                            Coefficient) Value to Be Written
Table 143. Bit Descriptions for FDSP_SL_P3_3
Bits   Bit Name                 Settings   Description                                                         Reset Access
[7:0]  FDSP_SL_P3[31:24]                   FastDSP Safeload Parameter 3 (A1 Coefficient) Value to Be Written   0x0   R/W
Address: 0xC078, Reset: 0x00, Name: FDSP_SL_P3_2
                                                                                 7   6   5   4   3   2   1   0
                                                                                 0 0 0 0 0 0 0 0
                                            [7:0] FDSP_SL_P3[23:16] (R/W)
                                            FastDSP Safeload Param eter 3 (A1
                                            Coefficient) Value to Be Written
Table 144. Bit Descriptions for FDSP_SL_P3_2
Bits   Bit Name                 Settings   Description                                                         Reset Access
[7:0]  FDSP_SL_P3[23:16]                   FastDSP Safeload Parameter 3 (A1 Coefficient) Value to Be Written   0x0   R/W
Address: 0xC079, Reset: 0x00, Name: FDSP_SL_P3_1
                                                                                7   6   5   4   3   2   1   0
                                                                                0 0 0 0 0 0 0 0
                                             [7:0] FDSP_SL_P3[15:8] (R/W)
                                             FastDSP Safeload Param eter 3 (A1
                                             Coefficient) Value to Be Written
Table 145. Bit Descriptions for FDSP_SL_P3_1
Bits   Bit Name               Settings    Description                                                          Reset Access
[7:0]  FDSP_SL_P3[15:8]                   FastDSP Safeload Parameter 3 (A1 Coefficient) Value to Be Written    0x0   R/W
Address: 0xC07A, Reset: 0x00, Name: FDSP_SL_P3_0
                                                                               7   6   5   4   3   2   1   0
                                                                               0 0 0 0 0 0 0 0
                                              [7:0] FDSP_SL_P3[7:0] (R/W)
                                              FastDSP Safeload Param eter 3 (A1
                                              Coefficient) Value to Be Written
Table 146. Bit Descriptions for FDSP_SL_P3_0
Bits   Bit Name              Settings    Description                                                           Reset Access
[7:0]  FDSP_SL_P3[7:0]                   FastDSP Safeload Parameter 3 (A1 Coefficient) Value to Be Written     0x0   R/W
                                                               Rev. 0 | Page 151 of 226


ADAU1788                                                                                                       Data Sheet
FastDSP SAFELOAD PARAMETER 4 VALUE REGISTERS
Address: 0xC07B, Reset: 0x00, Name: FDSP_SL_P4_3
                                                                                 7   6   5   4   3   2   1   0
                                                                                 0 0 0 0 0 0 0 0
                                            [7:0] FDSP_SL_P4[31:24] (R/W)
                                            FastDSP Safeload Param eter 4 (A2
                                            Coefficient) Value to Be Written
Table 147. Bit Descriptions for FDSP_SL_P4_3
Bits   Bit Name                 Settings   Description                                                         Reset Access
[7:0]  FDSP_SL_P4[31:24]                   FastDSP Safeload Parameter 4 (A2 Coefficient) Value to Be Written   0x0   R/W
Address: 0xC07C, Reset: 0x00, Name: FDSP_SL_P4_2
                                                                                 7   6   5   4   3   2   1   0
                                                                                 0 0 0 0 0 0 0 0
                                            [7:0] FDSP_SL_P4[23:16] (R/W)
                                            FastDSP Safeload Param eter 4 (A2
                                            Coefficient) Value to Be Written
Table 148. Bit Descriptions for FDSP_SL_P4_2
Bits   Bit Name                 Settings   Description                                                         Reset Access
[7:0]  FDSP_SL_P4[23:16]                   FastDSP Safeload Parameter 4 (A2 Coefficient) Value to Be Written   0x0   R/W
Address: 0xC07D, Reset: 0x00, Name: FDSP_SL_P4_1
                                                                                7   6   5   4   3   2   1   0
                                                                                0 0 0 0 0 0 0 0
                                             [7:0] FDSP_SL_P4[15:8] (R/W)
                                             FastDSP Safeload Param eter 4 (A2
                                             Coefficient) Value to Be Written
Table 149. Bit Descriptions for FDSP_SL_P4_1
Bits   Bit Name               Settings    Description                                                          Reset Access
[7:0]  FDSP_SL_P4[15:8]                   FastDSP Safeload Parameter 4 (A2 Coefficient) Value to Be Written    0x0   R/W
Address: 0xC07E, Reset: 0x00, Name: FDSP_SL_P4_0
                                                                               7   6   5   4   3   2   1   0
                                                                               0 0 0 0 0 0 0 0
                                              [7:0] FDSP_SL_P4[7:0] (R/W)
                                              FastDSP Safeload Param eter 4 (A2
                                              Coefficient) Value to Be Written
Table 150. Bit Descriptions for FDSP_SL_P4_0
Bits   Bit Name              Settings    Description                                                           Reset Access
[7:0]  FDSP_SL_P4[7:0]                   FastDSP Safeload Parameter 4 (A2 Coefficient) Value to Be Written     0x0   R/W
                                                               Rev. 0 | Page 152 of 226


Data Sheet                                                                                                                                    ADAU1788
FastDSP SAFELOAD UPDATE REGISTER
Address: 0xC07F, Reset: 0x00, Name: FDSP_SL_UPDATE
                                                         7   6   5   4   3   2   1   0
                                                        0 0 0 0 0 0 0 0
                                      [7:1] RESERVED                                     [0] FDSP_SL_UPDATE (W)
                                                                                         FastDSP Safeload Update
                                                                                           0: No action.
                                                                                           1: Writing of 1 causes update of safeload
                                                                                               param eters at the beginning of next
                                                                                               fram e.
Table 151. Bit Descriptions for FDSP_SL_UPDATE
Bits    Bit Name           Settings          Description                                                                                       Reset  Access
[7:1]   RESERVED                             Reserved.                                                                                         0x0    R
0       FDSP_SL_UPDATE                       FastDSP Safeload Update. Writing a 1 to this register writes the parameter                        0x0    W
                                             values in the FDSP_SL_Px registers to the addresses in the current bank
                                             associated with the instruction number in the FDSP_SL_ADDR register at the
                                             beginning of the next frame.
                                        0    No action.
                                        1    Writing of 1 causes update of safeload parameters at the beginning of next frame.
SigmaDSP FRAME RATE SOURCE SELECT REGISTER
Address: 0xC080, Reset: 0x00, Name: SDSP_CTRL1
                                                           7   6   5   4   3   2   1   0
                                                           0 0 0 0 0 0 0 0
                           [7:5] RESERVED                                                  [3:0] SDSP_RATE_SOURCE (R/W)
                                                                                           Sigm aDSP Fram e Rate Source
                           [4] SDSP_SPEED (R/W)                                              0000: ADC Channel 0 and Channel 1.
                           Sigm aDSP Clock Speed Control.                                    0010: Digital Microphone Channel 0 and
                             0: Sigm aDSP low speed, low voltage                                     Channel 1.
                                 operation using 24.576 MHz core                              0011: Digital Microphone Channel 2 and
                                 clock.                                                              Channel 3.
                             1: Sigm aDSP high speed, high voltage                                   ...
                                 operation using 49.152 MHz core                              1101: Decim ator Channel 6 and Channel 7.
                                 clock.                                                       1110: Input asynchronous sam ple rate
                                                                                                     converter.
                                                                                              1111: Fixed rate determ ined by SDSP_RATE_DIV.
Table 152. Bit Descriptions for SDSP_CTRL1
  Bits   Bit Name                 Settings        Description                                                                                Reset   Access
  [7:5]  RESERVED                                 Reserved.                                                                                  0x0     R
  4      SDSP_SPEED                               SigmaDSP Clock Speed Control.                                                              0x0     R/W
                                             0    SigmaDSP low speed, low voltage operation using 24.576 MHz core clock.
                                             1    SigmaDSP high speed, high voltage operation using 49.152 MHz core clock.
  [3:0]  SDSP_RATE_SOURCE                         SigmaDSP Frame Rate Source.                                                                0x0     R/W
                                        0000      ADC Channel 0 and Channel 1.
                                        0010      Digital Microphone Channel 0 and Channel 1.
                                        0011      Digital Microphone Channel 2 and Channel 3.
                                        0110      Serial Audio Interface 0.
                                        1010      Decimator Channel 0 and Channel 1.
                                        1011      Decimator Channel 2 and Channel 3.
                                        1100      Decimator Channel 4 and Channel 5.
                                        1101      Decimator Channel 6 and Channel 7.
                                         1110     Input asynchronous sample rate converter.
                                         1111     Fixed rate determined by SDSP_RATE_DIV.
                                                                        Rev. 0 | Page 153 of 226


ADAU1788                                                                                                                   Data Sheet
SigmaDSP RUN REGISTER
Address: 0xC081, Reset: 0x00, Name: SDSP_CTRL2
                                                      7  6  5  4    3  2  1 0
                                                      0 0 0 0 0 0 0 0
                                    [7:1] RESERVED                             [0] SDSP_RUN (R/W)
                                                                               Allows Sigm aDSP to run with the
                                                                               go signal
                                                                                 0: Sigm aDSP has no go signal. Not
                                                                                     running, but RAMs can be loaded
                                                                                     if SDSP_EN = 1.
                                                                                 1: Sigm aDSP has go signal and is
                                                                                     running.
Table 153. Bit Descriptions for SDSP_CTRL2
  Bits  Bit Name      Settings   Description                                                                             Reset   Access
  [7:1] RESERVED                 Reserved.                                                                               0x0     R
  0     SDSP_RUN                 Allows SigmaDSP to run with the go signal.                                              0x0     R/W
                             0   SigmaDSP has no go signal. Not running, but RAMs can be loaded if SDSP_EN = 1.
                             1   SigmaDSP has go signal and is running.
SigmaDSP WATCHDOG CONTROLS REGISTER
Address: 0xC082, Reset: 0x00, Name: SDSP_CTRL3
                                                            7  6    5  4  3 2  1   0
                                                            0 0 0 0 0 0 0 0
                                     [7:5] RESERVED                                     [0] SDSP_WDOG_EN (R/W)
                                                                                        Sigm aDSP Watchdog Enable
                                     [4] SDSP_WDOG_MUTE (R/W)                             0: Sigm aDSP watchdog off.
                                     Sigm aDSP Watchdog Mute                              1: Sigm aDSP watchdog on.
                                       0: Sigm aDSP watchdog unm ute.
                                       1: Sigm aDSP watchdog m ute.                     [3:1] RESERVED
Table 154. Bit Descriptions for SDSP_CTRL3
Bits      Bit Name                             Settings               Description                                    Reset     Access
[7:5]     RESERVED                                                    Reserved.                                      0x0       R
4         SDSP_WDOG_MUTE                                              SigmaDSP Watchdog Mute.                        0x0       R/W
                                                              0       SigmaDSP watchdog unmute.
                                                              1       SigmaDSP watchdog mute.
[3:1]     RESERVED                                                    Reserved.                                      0x0       R
0         SDSP_WDOG_EN                                                SigmaDSP Watchdog Enable.                      0x0       R/W
                                                              0       SigmaDSP watchdog off.
                                                              1       SigmaDSP watchdog on.
SigmaDSP WATCHDOG VALUE REGISTERS
Address: 0xC083, Reset: 0x00, Name: SDSP_CTRL4
                                                                                 7   6    5   4  3 2  1  0
                                                                                 0   0   0    0 0  0  0  0
                                             [7:0] SDSP_WDOG_VAL[23:16] (R/W)
                                             Sigm aDSP Watchdog Value
Table 155. Bit Descriptions for SDSP_CTRL4
Bits      Bit Name                                     Settings             Description                              Reset     Access
[7:0]     SDSP_WDOG_VAL[23:16]                                              SigmaDSP Watchdog Value                  0x0       R/W
                                                               Rev. 0 | Page 154 of 226


Data Sheet                                                                                                                 ADAU1788
Address: 0xC084, Reset: 0x00, Name: SDSP_CTRL5
                                                                                  7    6   5   4   3   2   1   0
                                                                                  0    0   0   0   0   0   0   0
                                             [7:0] SDSP_WDOG_VAL[15:8] (R/W)
                                             Sigm aDSP Watchdog Value
Table 156. Bit Descriptions for SDSP_CTRL5
Bits      Bit Name                                     Settings             Description                            Reset       Access
[7:0]     SDSP_WDOG_VAL[15:8]                                               SigmaDSP Watchdog Value                0x0         R/W
Address: 0xC085, Reset: 0x00, Name: SDSP_CTRL6
                                                                                 7    6   5   4   3   2   1   0
                                                                                 0    0   0   0   0   0   0   0
                                              [7:0] SDSP_WDOG_VAL[7:0] (R/W)
                                              Sigm aDSP Watchdog Value
Table 157. Bit Descriptions for SDSP_CTRL6
Bits      Bit Name                                   Settings              Description                             Reset       Access
[7:0]     SDSP_WDOG_VAL[7:0]                                               SigmaDSP Watchdog Value                 0x0         R/W
SigmaDSP MODULO DATA MEMORY START POSITION REGISTERS
Address: 0xC086, Reset: 0x07, Name: SDSP_CTRL7
                                                      7   6 5 4  3   2   1  0
                                                     0   0  0 0  0   1   1  1
                                  [7:4] RESERVED                               [3:0] SDSP_MOD_DATA_MEM[11:8] (R/W)
                                                                               Sigm aDSP Modulo Data Mem ory
                                                                               Start Position
Table 158. Bit Descriptions for SDSP_CTRL7
Bits    Bit Name                                 Settings         Description                                            Reset    Access
[7:4]   RESERVED                                                  Reserved                                               0x0      R
[3:0]   SDSP_MOD_DATA_MEM[11:8]                                   SigmaDSP Modulo Data Memory Start Position             0x7      R/W
Address: 0xC087, Reset: 0xF4, Name: SDSP_CTRL8
                                                                                     7   6   5   4   3   2   1   0
                                                                                     1   1   1   1   0   1   0   0
                                           [7:0] SDSP_MOD_DATA_MEM[7:0] (R/W)
                                           Sigm aDSP Modulo Data Mem ory
                                           Start Position
Table 159. Bit Descriptions for SDSP_CTRL8
Bits    Bit Name                               Settings          Description                                             Reset    Access
[7:0]   SDSP_MOD_DATA_MEM[7:0]                                   SigmaDSP Modulo Data Memory Start Position              0xF4     R/W
                                                                Rev. 0 | Page 155 of 226


ADAU1788                                                                                                                                           Data Sheet
SigmaDSP FIXED FRAME RATE DIVISOR REGISTERS
Address: 0xC088, Reset: 0x07, Name: SDSP_CTRL9
                                                                                          7  6    5  4   3   2    1  0
                                                                                         0 0 0 0 0 1 1 1
                                                    [7:0] SDSP_RATE_DIV[15:8] (R/W)
                                                    Sigm aDSP Go Signal Division. Num ber
                                                    of 49.152 MHz clock cycles between
                                                    go signal is SDSP_RATE_DIV plus
                                                    1 when SDSP_RATE_SOURCE set
                                                    to fixed.
Table 160. Bit Descriptions for SDSP_CTRL9
Bits   Bit Name                 Settings          Description                                                                                       Reset   Access
[7:0]  SDSP_RATE_DIV[15:8]                        SigmaDSP Go Signal Division. Number of 49.152 MHz clock cycles between                            0x7     R/W
                                                  go signal is SDSP_RATE_DIV plus 1 when SDSP_RATE_SOURCE set to fixed.
Address: 0xC089, Reset: 0xFF, Name: SDSP_CTRL10
                                                                                        7   6    5  4   3   2    1  0
                                                                                        1 1 1 1 1 1 1 1
                                                     [7:0] SDSP_RATE_DIV[7:0] (R/W)
                                                     Sigm aDSP Go Signal Division. Num ber
                                                     of 49.152 MHz clock cycles between
                                                     go signal is SDSP_RATE_DIV plus
                                                     1 when SDSP_RATE_SOURCE set
                                                     to fixed.
Table 161. Bit Descriptions for SDSP_CTRL10
Bits   Bit Name               Settings          Description                                                                                         Reset   Access
[7:0]  SDSP_RATE_DIV[7:0]                       SigmaDSP Go Signal Division. Number of 49.152 MHz clock cycles between                              0xFF    R/W
                                                go signal is SDSP_RATE_DIV plus 1 when SDSP_RATE_SOURCE set to fixed.
SigmaDSP SET INTERRUPTS REGISTER
Address: 0xC08A, Reset: 0x00, Name: SDSP_CTRL11
                                                                7  6  5   4   3  2  1   0
                                                                0 0 0 0 0 0 0 0
                             [7:4] RESERVED                                                 [0] SDSP_INT0 (W)
                                                                                            Sigm aDSP Trigger Interrupt 0
                             [3] SDSP_INT3 (W)                                                 0: Writing of 0 has no effect.
                             Sigm aDSP Trigger Interrupt 3                                     1: Writing of 1 triggers Sigm aDSP interrupt.
                               0: Writing of 0 has no effect.
                               1: Writing of 1 triggers Sigm aDSP interrupt.                [1] SDSP_INT1 (W)
                                                                                            Sigm aDSP Trigger Interrupt 1
                             [2] SDSP_INT2 (W)                                                 0: Writing of 0 has no effect.
                             Sigm aDSP Trigger Interrupt 2                                     1: Writing of 1 triggers Sigm aDSP interrupt.
                               0: Writing of 0 has no effect.
                               1: Writing of 1 triggers Sigm aDSP interrupt.
Table 162. Bit Descriptions for SDSP_CTRL11
Bits       Bit Name            Settings                    Description                                                                       Reset      Access
[7:4]      RESERVED                                        Reserved.                                                                         0x0        R
3          SDSP_INT3                                       SigmaDSP Trigger Interrupt 3.                                                     0x0        W
                                                   0       Writing of 0 has no effect.
                                                   1       Writing of 1 triggers SigmaDSP interrupt.
2          SDSP_INT2                                       SigmaDSP Trigger Interrupt 2.                                                     0x0        W
                                                   0       Writing of 0 has no effect.
                                                   1       Writing of 1 triggers SigmaDSP interrupt.
                                                                       Rev. 0 | Page 156 of 226


Data Sheet                                                                                                                               ADAU1788
Bits      Bit Name              Settings               Description                                                               Reset     Access
1         SDSP_INT1                                    SigmaDSP Trigger Interrupt 1.                                             0x0       W
                                                 0     Writing of 0 has no effect.
                                                 1     Writing of 1 triggers SigmaDSP interrupt.
0         SDSP_INT0                                    SigmaDSP Trigger Interrupt 0.                                             0x0       W
                                                 0     Writing of 0 has no effect.
                                                 1     Writing of 1 triggers SigmaDSP interrupt.
MULTIPURPOSE PIN 0/PIN 1 MODE SELECT REGISTER
Address: 0xC08B, Reset: 0x00, Name: MP_CTRL1
                                                           7  6 5  4  3   2   1  0
                                                          0 0 0 0 0 0 0 0
                             [7:4] MP1_MODE (R/W)                                   [3:0] MP0_MODE (R/W)
                             Multipurpose Pin 1 Mode Selection                      Multipurpose Pin 0 Mode Selection
                             (BCLK_0).                                              (FSYNC_0).
                               0x0: Norm al operation.                                0x0: Norm al operation.
                               0x3: General-purpose input.                            0x3: General-purpose input.
                               0x4: General-purpose output from GPIOx_OUT             0x4: General-purpose output from GPIOx_OUT
                                    bits.                                                  bits.
                                    ...                                                    ...
                               0x8: IRQ2 output.                                      0x8: IRQ2 output.
                               0x9: PDM clock output.                                 0x9: PDM clock output.
                               0xA: PDM data output.                                  0xA: PDM data output.
Table 163. Bit Descriptions for MP_CTRL1
Bits     Bit Name             Settings              Description                                                                    Reset    Access
[7:4]    MP1_MODE                                   Multipurpose Pin 1 Mode Selection (BCLK_0).                                    0x0      R/W
                                           0x0      Normal operation.
                                           0x3      General-purpose input.
                                           0x4      General-purpose output from GPIOx_OUT bits.
                                           0x5      General-purpose output from SigmaDSP.
                                           0x6      Master clock output.
                                           0x7      IRQ1 output.
                                           0x8      IRQ2 output.
                                           0x9      PDM clock output.
                                           0xA      PDM data output.
[3:0]    MP0_MODE                                   Multipurpose Pin 0 Mode Selection (FSYNC_0).                                   0x0      R/W
                                           0x0      Normal operation.
                                           0x3      General-purpose input.
                                           0x4      General-purpose output from GPIOx_OUT bits.
                                           0x5      General-purpose output from SigmaDSP.
                                           0x6      Master clock output.
                                           0x7      IRQ1 output.
                                           0x8      IRQ2 output.
                                           0x9      PDM clock output.
                                           0xA      PDM data output.
                                                                   Rev. 0 | Page 157 of 226


ADAU1788                                                                                                                             Data Sheet
MULTIPURPOSE PIN 2/PIN 3 MODE SELECT REGISTER
Address: 0xC08C, Reset: 0x00, Name: MP_CTRL2
                                                           7  6 5  4  3   2   1  0
                                                          0 0 0 0 0 0 0 0
                             [7:4] MP3_MODE (R/W)                                   [3:0] MP2_MODE (R/W)
                             Multipurpose Pin 3 Mode Selection                      Multipurpose Pin 2 Mode Selection
                             (MP3).                                                 (SDATAI_0).
                               0x0: Norm al operation.                                0x0: Norm al operation.
                               0x3: General-purpose input.                            0x3: General-purpose input.
                               0x4: General-purpose output from GPIOx_OUT             0x4: General-purpose output from GPIOx_OUT
                                    bits.                                                  bits.
                                    ...                                                    ...
                               0x8: IRQ2 output.                                      0x8: IRQ2 output.
                               0x9: PDM clock output.                                 0x9: PDM clock output.
                               0xA: PDM data output.                                  0xA: PDM data output.
Table 164. Bit Descriptions for MP_CTRL2
Bits     Bit Name             Settings              Description                                                                  Reset   Access
[7:4]    MP3_MODE                                   Multipurpose Pin 3 Mode Selection (MP3).                                     0x0     R/W
                                           0x0      Normal operation.
                                           0x3      General-purpose input.
                                           0x4      General-purpose output from GPIOx_OUT bits.
                                           0x5      General-purpose output from SigmaDSP.
                                           0x6      Master clock output.
                                           0x7      IRQ1 output.
                                           0x8      IRQ2 output.
                                           0x9      PDM clock output.
                                           0xA      PDM data output.
[3:0]    MP2_MODE                                   Multipurpose Pin 2 Mode Selection (SDATAI_0).                                0x0     R/W
                                           0x0      Normal operation.
                                           0x3      General-purpose input.
                                           0x4      General-purpose output from GPIOx_OUT bits.
                                           0x5      General-purpose output from SigmaDSP.
                                           0x6      Master clock output.
                                           0x7      IRQ1 output.
                                           0x8      IRQ2 output.
                                           0x9      PDM clock output.
                                           0xA      PDM data output.
                                                                   Rev. 0 | Page 158 of 226


Data Sheet                                                                                                                             ADAU1788
MULTIPURPOSE PIN 4/PIN 5 MODE SELECT REGISTER
Address: 0xC08D, Reset: 0x00, Name: MP_CTRL3
                                                           7  6 5  4  3   2   1  0
                                                          0 0 0 0 0 0 0 0
                             [7:4] MP5_MODE (R/W)                                   [3:0] MP4_MODE (R/W)
                             Multipurpose Pin 5 Mode Selection                      Multipurpose Pin 4 Mode Selection
                             (MP5).                                                 (MP4).
                               0x0: Norm al operation.                                0x0: Norm al operation.
                               0x3: General-purpose input.                            0x3: General-purpose input.
                               0x4: General-purpose output from GPIOx_OUT             0x4: General-purpose output from GPIOx_OUT
                                    bits.                                                  bits.
                                    ...                                                    ...
                               0x8: IRQ2 output.                                      0x8: IRQ2 output.
                               0x9: PDM clock output.                                 0x9: PDM clock output.
                               0xA: PDM data output.                                  0xA: PDM data output.
Table 165. Bit Descriptions for MP_CTRL3
Bits     Bit Name             Settings              Description                                                                  Reset    Access
[7:4]    MP5_MODE                                   Multipurpose Pin 5 Mode Selection (MP5).                                     0x0      R/W
                                           0x0      Normal operation.
                                           0x3      General-purpose input.
                                           0x4      General-purpose output from GPIOx_OUT bits.
                                           0x5      General-purpose output from SigmaDSP.
                                           0x6      Master clock output.
                                           0x7      IRQ1 output.
                                           0x8      IRQ2 output.
                                           0x9      PDM clock output.
                                           0xA      PDM data output.
[3:0]    MP4_MODE                                   Multipurpose Pin 4 Mode Selection (MP4).                                     0x0      R/W
                                           0x0      Normal operation.
                                           0x3      General-purpose input.
                                           0x4      General-purpose output from GPIOx_OUT bits.
                                           0x5      General-purpose output from SigmaDSP.
                                           0x6      Master clock output.
                                           0x7      IRQ1 output.
                                           0x8      IRQ2 output.
                                           0x9      PDM clock output.
                                           0xA      PDM data output.
                                                                   Rev. 0 | Page 159 of 226


ADAU1788                                                                                                                             Data Sheet
MULTIPURPOSE PIN 6/PIN 7 MODE SELECT REGISTER
Address: 0xC08E, Reset: 0x00, Name: MP_CTRL4
                                                           7  6 5  4  3   2   1  0
                                                          0 0 0 0 0 0 0 0
                             [7:4] MP7_MODE (R/W)                                   [3:0] MP6_MODE (R/W)
                             Multipurpose Pin 7 Mode Selection                      Multipurpose Pin 6 Mode Selection
                             (DMIC_CLK0).                                           (MP6).
                               0x0: Norm al operation.                                0x0: Norm al operation.
                               0x3: General-purpose input.                            0x3: General-purpose input.
                               0x4: General-purpose output from GPIOx_OUT             0x4: General-purpose output from GPIOx_OUT
                                    bits.                                                  bits.
                                    ...                                                    ...
                               0x8: IRQ2 output.                                      0x8: IRQ2 output.
                               0x9: PDM clock output.                                 0x9: PDM clock output.
                               0xA: PDM data output.                                  0xA: PDM data output.
Table 166. Bit Descriptions for MP_CTRL4
Bits     Bit Name            Settings              Description                                                                   Reset   Access
[7:4]    MP7_MODE                                  Multipurpose Pin 7 Mode Selection (DMIC_CLK0).                                0x0     R/W
                                          0x0      Normal operation.
                                          0x3      General-purpose input.
                                          0x4      General-purpose output from GPIOx_OUT bits.
                                          0x5      General-purpose output from SigmaDSP.
                                          0x6      Master clock output.
                                          0x7      IRQ1 output.
                                          0x8      IRQ2 output.
                                          0x9      PDM clock output.
                                          0xA      PDM data output.
[3:0]    MP6_MODE                                  Multipurpose Pin 6 Mode Selection (MP6).                                      0x0     R/W
                                          0x0      Normal operation.
                                          0x3      General-purpose input.
                                          0x4      General-purpose output from GPIOx_OUT bits.
                                          0x5      General-purpose output from SigmaDSP.
                                          0x6      Master clock output.
                                          0x7      IRQ1 output.
                                          0x8      IRQ2 output.
                                          0x9      PDM clock output.
                                          0xA      PDM data output.
                                                                   Rev. 0 | Page 160 of 226


Data Sheet                                                                                                                             ADAU1788
MULTIPURPOSE PIN 8/PIN 9 MODE SELECT REGISTER
Address: 0xC08F, Reset: 0x00, Name: MP_CTRL5
                                                           7  6 5  4  3   2   1  0
                                                          0 0 0 0 0 0 0 0
                             [7:4] MP9_MODE (R/W)                                   [3:0] MP8_MODE (R/W)
                             Multipurpose Pin 9 Mode Selection                      Multipurpose Pin 8 Mode Selection
                             (DMIC01).                                              (DMIC_CLK1).
                               0x0: Norm al operation.                                0x0: Norm al operation.
                               0x3: General-purpose input.                            0x3: General-purpose input.
                               0x4: General-purpose output from GPIOx_OUT             0x4: General-purpose output from GPIOx_OUT
                                    bits.                                                  bits.
                                    ...                                                    ...
                               0x8: IRQ2 output.                                      0x8: IRQ2 output.
                               0x9: PDM clock output.                                 0x9: PDM clock output.
                               0xA: PDM data output.                                  0xA: PDM data output.
Table 167. Bit Descriptions for MP_CTRL5
Bits     Bit Name            Settings              Description                                                                   Reset    Access
[7:4]    MP9_MODE                                  Multipurpose Pin 9 Mode Selection (DMIC01).                                   0x0      R/W
                                          0x0      Normal operation.
                                          0x3      General-purpose input.
                                          0x4      General-purpose output from GPIOx_OUT bits.
                                          0x5      General-purpose output from SigmaDSP.
                                          0x6      Master clock output.
                                          0x7      IRQ1 output.
                                          0x8      IRQ2 output.
                                          0x9      PDM clock output.
                                          0xA      PDM data output.
[3:0]    MP8_MODE                                  Multipurpose Pin 8 Mode Selection (DMIC_CLK1).                                0x0      R/W
                                          0x0      Normal operation.
                                          0x3      General-purpose input.
                                          0x4      General-purpose output from GPIOx_OUT bits.
                                          0x5      General-purpose output from SigmaDSP.
                                          0x6      Master clock output.
                                          0x7      IRQ1 output.
                                          0x8      IRQ2 output.
                                          0x9      PDM clock output.
                                          0xA      PDM data output.
                                                                   Rev. 0 | Page 161 of 226


ADAU1788                                                                                                                                           Data Sheet
MULTIPURPOSE PIN 10 MODE SELECT REGISTER
Address: 0xC090, Reset: 0x00, Name: MP_CTRL6
                                                      7   6   5  4  3   2   1   0
                                                      0 0 0 0 0 0 0 0
                                   [7:4] RESERVED                                  [3:0] MP10_MODE (R/W)
                                                                                   Multipurpose Pin 10 Mode Selection
                                                                                   (DMIC23).
                                                                                     0x0: Norm al operation.
                                                                                     0x3: General-purpose input.
                                                                                     0x4: General-purpose output from GPIOx_OUT
                                                                                          bits.
                                                                                          ...
                                                                                     0x8: IRQ2 output.
                                                                                     0x9: PDM clock output.
                                                                                     0xA: PDM data output.
Table 168. Bit Descriptions for MP_CTRL6
Bits     Bit Name              Settings              Description                                                                               Reset    Access
[7:4]    RESERVED                                    Reserved.                                                                                 0x0      R/W
[3:0]    MP10_MODE                                   Multipurpose Pin 10 Mode Selection (DMIC23).                                              0x0      R/W
                                            0x0      Normal operation.
                                            0x3      General-purpose input.
                                            0x4      General-purpose output from GPIOx_OUT bits.
                                            0x5      General-purpose output from SigmaDSP.
                                            0x6      Master clock output.
                                            0x7      IRQ1 output.
                                            0x8      IRQ2 output.
                                            0x9      PDM clock output.
                                            0xA      PDM data output.
GENERAL-PURPOSE INPUT DEBOUNCE CONTROL AND MASTER CLOCK OUTPUT RATE SELECTION REGISTER
Address: 0xC091, Reset: 0x10, Name: MP_CTRL7
                                                                  7  6   5   4   3 2   1  0
                                                                  0 0 0 1 0 0 0 0
                             [7] RESERVED                                                      [2:0] GPI_DB (R/W)
                                                                                               General-Purpose Input Debounce
                             [6:4] MCLKO_RATE (R/W)                                                 0: GPIO input without debounce.
                             Master Clock Output Rate Selection                                     1: GPIO input with debounce (0.3 m s).
                                  0: Master clock output at 24.576 MHz.                           10: GPIO input with debounce (0.6 m s).
                                  1: Master clock output at 12.288 MHz.                            11: GPIO input with debounce (0.9 m s).
                                10: Master clock output at 6.144 MHz.                            100: GPIO input with debounce (5 m s).
                                 11: Master clock output at 3.072 MHz.                           101: GPIO input with debounce (10 m s).
                               100: Master clock output at 1.536 MHz.                            110: GPIO input with debounce (20 m s).
                               101: Master clock output at 768 kHz.
                               110: Master clock output at 384 kHz.                            [3] RESERVED
                               111: Master clock output at 192 kHz.
Table 169. Bit Descriptions for MP_CTRL7
Bits       Bit Name                   Settings                  Description                                                                Reset      Access
7          RESERVED                                             Reserved.                                                                  0x0        R
[6:4]      MCLKO_RATE                                           Master Clock Output Rate Selection.                                        0x1        R/W
                                                         0      Master clock output at 24.576 MHz.
                                                         1      Master clock output at 12.288 MHz.
                                                        10      Master clock output at 6.144 MHz.
                                                        11      Master clock output at 3.072 MHz.
                                                      100       Master clock output at 1.536 MHz.
                                                      101       Master clock output at 768 kHz.
                                                      110       Master clock output at 384 kHz.
                                                      111       Master clock output at 192 kHz.
3          RESERVED                                             Reserved.                                                                  0x0        R
                                                                       Rev. 0 | Page 162 of 226


Data Sheet                                                                                                                                          ADAU1788
Bits       Bit Name                     Settings               Description                                                                Reset       Access
[2:0]      GPI_DB                                              General-Purpose Input Debounce.                                            0x0         R/W
                                                         0     GPIO input without debounce.
                                                         1     GPIO input with debounce (0.3 ms).
                                                       10      GPIO input with debounce (0.6 ms).
                                                        11     GPIO input with debounce (0.9 ms).
                                                      100      GPIO input with debounce (5 ms).
                                                      101      GPIO input with debounce (10 ms).
                                                      110      GPIO input with debounce (20 ms).
GENERAL-PURPOSE OUTPUTS CONTROL PIN 0 TO PIN 7 REGISTER
Address: 0xC092, Reset: 0x00, Name: MP_CTRL8
                                                                   7   6  5    4 3  2  1   0
                                                                   0 0 0 0 0 0 0 0
                   [7] GPIO7_OUT (R/W)                                                        [0] GPIO0_OUT (R/W)
                   GPIO7 Output Setting                                                       GPIO0 Output Setting
                     0: MP7 pin set low when used as general-purpose                            0: MP0 pin set low when used as general-purpose
                        output.                                                                    output.
                     1: MP7 pin set high when used as general-purpose                           1: MP0 pin set high when used as general-purpose
                        output.                                                                    output.
                   [6] GPIO6_OUT (R/W)                                                        [1] GPIO1_OUT (R/W)
                   GPIO6 Output Setting                                                       GPIO1 Output Setting
                     0: MP6 pin set low when used as general-purpose                            0: MP1 pin set low when used as general-purpose
                        output.                                                                    output.
                     1: MP6 pin set high when used as general-purpose                           1: MP1 pin set high when used as general-purpose
                        output.                                                                    output.
                   [5] GPIO5_OUT (R/W)                                                        [2] GPIO2_OUT (R/W)
                   GPIO5 Output Setting                                                       GPIO2 Output Setting
                     0: MP5 pin set low when used as general-purpose                            0: MP2 pin set low when used as general-purpose
                        output.                                                                    output.
                     1: MP5 pin set high when used as general-purpose                           1: MP2 pin set high when used as general-purpose
                        output.                                                                    output.
                   [4] GPIO4_OUT (R/W)                                                        [3] GPIO3_OUT (R/W)
                   GPIO4 Output Setting                                                       GPIO3 Output Setting
                     0: MP4 pin set low when used as general-purpose                            0: MP3 pin set low when used as general-purpose
                        output.                                                                    output.
                     1: MP4 pin set high when used as general-purpose                           1: MP3 pin set high when used as general-purpose
                        output.                                                                    output.
Table 170. Bit Descriptions for MP_CTRL8
Bits    Bit Name             Settings           Description                                                                                     Reset   Access
7       GPIO7_OUT                               GPIO7 Output Setting.                                                                           0x0     R/W
                                           0    MP7 pin set low when used as general-purpose output.
                                           1    MP7 pin set high when used as general-purpose output.
6       GPIO6_OUT                               GPIO6 Output Setting.                                                                           0x0     R/W
                                           0    MP6 pin set low when used as general-purpose output.
                                           1    MP6 pin set high when used as general-purpose output.
5       GPIO5_OUT                               GPIO5 Output Setting.                                                                           0x0     R/W
                                           0    MP5 pin set low when used as general-purpose output.
                                           1    MP5 pin set high when used as general-purpose output.
4       GPIO4_OUT                               GPIO4 Output Setting.                                                                           0x0     R/W
                                           0    MP4 pin set low when used as general-purpose output.
                                           1    MP4 pin set high when used as general-purpose output.
3       GPIO3_OUT                               GPIO3 Output Setting.                                                                           0x0     R/W
                                           0    MP3 pin set low when used as general-purpose output.
                                           1    MP3 pin set high when used as general-purpose output.
2       GPIO2_OUT                               GPIO2 Output Setting.                                                                           0x0     R/W
                                           0    MP2 pin set low when used as general-purpose output.
                                           1    MP2 pin set high when used as general-purpose output.
                                                                      Rev. 0 | Page 163 of 226


ADAU1788                                                                                                                                    Data Sheet
Bits    Bit Name            Settings           Description                                                                               Reset   Access
1       GPIO1_OUT                              GPIO1 Output Setting.                                                                     0x0     R/W
                                          0    MP1 pin set low when used as general-purpose output.
                                          1    MP1 pin set high when used as general-purpose output.
0       GPIO0_OUT                              GPIO0 Output Setting.                                                                     0x0     R/W
                                          0    MP0 pin set low when used as general-purpose output.
                                          1    MP0 pin set high when used as general-purpose output.
GENERAL-PURPOSE OUTPUTS CONTROL PINS 8 TO PIN 10 REGISTER
Address: 0xC093, Reset: 0x00, Name: MP_CTRL9
                                                            7 6  5   4  3    2  1  0
                                                           0 0 0 0 0 0 0 0
                        [7:3] RESERVED                                                [0] GPIO8_OUT (R/W)
                                                                                      GPIO8 Output Setting
                        [2] GPIO10_OUT (R/W)                                            0: MP8 pin set low when used as general-purpose
                        GPIO10 Output Setting                                              output.
                          0: MP10 pin set low when used as general-purpose              1: MP8 pin set high when used as general-purpose
                              output.                                                      output.
                          1: MP10 pin set high when used as
                              general-purpose output.                                 [1] GPIO9_OUT (R/W)
                                                                                      GPIO9 Output Setting
                                                                                        0: MP9 pin set low when used as general-purpose
                                                                                           output.
                                                                                        1: MP9 pin set high when used as general-purpose
                                                                                           output.
Table 171. Bit Descriptions for MP_CTRL9
Bits    Bit Name              Settings          Description                                                                              Reset   Access
[7:3]   RESERVED                                Reserved.                                                                                0x0     R
2       GPIO10_OUT                              GPIO10 Output Setting.                                                                   0x0     R/W
                                           0    MP10 pin set low when used as general-purpose output.
                                           1    MP10 pin set high when used as general-purpose output.
1       GPIO9_OUT                               GPIO9 Output Setting.                                                                    0x0     R/W
                                           0    MP9 pin set low when used as general-purpose output.
                                           1    MP9 pin set high when used as general-purpose output.
0       GPIO8_OUT                               GPIO8 Output Setting.                                                                    0x0     R/W
                                           0    MP8 pin set low when used as general-purpose output.
                                           1    MP8 pin set high when used as general-purpose output.
                                                                    Rev. 0 | Page 164 of 226


Data Sheet                                                                                                           ADAU1788
FSYNC_0 PIN CONTROLS REGISTER
Address: 0xC094, Reset: 0x05, Name: FSYNC0_CTRL
                                                                 7  6   5   4 3  2  1   0
                                                                 0 0 0 0 0 1 0 1
                                   [7:6] RESERVED                                         [1:0] FSYNC0_DRIVE (R/W)
                                                                                          FSYNC_0 Pin Drive Strength
                                   [5] FSYNC0_PULL_SEL (R/W)                                 0: 2 m A output drive.
                                   FSYNC_0 Pin Weak Pull-Up/Down                             1: 4 m A output drive.
                                   Selection                                                10: 8 m A output drive.
                                     0: Weak pull-down when enabled.                        11: 12 m A output drive.
                                     1: Weak pull-up when enabled.
                                                                                          [2] FSYNC0_SLEW (R/W)
                                   [4] FSYNC0_PULL_EN (R/W)                               FSYNC_0 Pin Slew Rate
                                   FSYNC_0 Pin Weak Pull-Up/Down                            0: Fast slew rate.
                                   Enable                                                   1: Slow slew rate.
                                     0: No pull-up or pull-down.
                                     1: Weak pull-up or pull-down set by                  [3] RESERVED
                                         FSYNC0_PULL_SEL bit.
Table 172. Bit Descriptions for FSYNC0_CTRL
Bits   Bit Name             Settings     Description                                                                 Reset Access
[7:6]  RESERVED                          Reserved.                                                                   0x0   R
5      FSYNC0_PULL_SEL                   FSYNC_0 Pin Weak Pull-Up/Down Selection.                                    0x0   R/W
                                   0     Weak pull-down when enabled.
                                   1     Weak pull-up when enabled.
4      FSYNC0_PULL_EN                    FSYNC_0 Pin Weak Pull-Up/Down Enable.                                       0x0   R/W
                                   0     No pull-up or pull-down.
                                   1     Weak pull-up or pull-down set by FSYNC0_PULL_SEL bit.
3      RESERVED                          Reserved.                                                                   0x0   R
2      FSYNC0_SLEW                       FSYNC_0 Pin Slew Rate. Determines the slew rate of the pin when used as an  0x1   R/W
                                         output.
                                   0     Fast slew rate.
                                   1     Slow slew rate.
[1:0]  FSYNC0_DRIVE                      FSYNC_0 Pin Drive Strength. Determines the drive strength of the pin when   0x1   R/W
                                         used as an output.
                                   0     2 mA output drive.
                                   1     4 mA output drive.
                                  10     8 mA output drive.
                                  11     12 mA output drive.
                                                                 Rev. 0 | Page 165 of 226


ADAU1788                                                                                                                 Data Sheet
BCLK_0 PIN CONTROLS REGISTER
Address: 0xC095, Reset: 0x05, Name: BCLK0_CTRL
                                                                   7 6    5  4  3  2  1    0
                                                                  0 0 0 0 0 1 0 1
                                    [7:6] RESERVED                                            [1:0] BCLK0_DRIVE (R/W)
                                                                                              BCLK_0 Pin Drive Strength
                                    [5] BCLK0_PULL_SEL (R/W)                                     0: 2 m A output drive.
                                    BCLK_0 Pin Weak Pull-Up/Down                                 1: 4 m A output drive.
                                    Selection                                                   10: 8 m A output drive.
                                      0: Weak pull-down when enabled.                           11: 12 m A output drive.
                                      1: Weak pull-up when enabled.
                                                                                              [2] BCLK0_SLEW (R/W)
                                    [4] BCLK0_PULL_EN (R/W)                                   BCLK_0 Pin Slew Rate
                                    BCLK_0 Pin Weak Pull-Up/Down                                0: Fast slew rate.
                                    Enable                                                      1: Slow slew rate.
                                      0: No pull-up or pull-down.
                                      1: Weak pull-up or pull-down set by                     [3] RESERVED
                                          BCLK0_PULL_SEL bit.
Table 173. Bit Descriptions for BCLK0_CTRL
Bits   Bit Name           Settings    Description                                                                         Reset Access
[7:6]  RESERVED                       Reserved.                                                                           0x0   R
5      BCLK0_PULL_SEL                 BCLK_0 Pin Weak Pull-Up/Down Selection.                                             0x0   R/W
                                  0   Weak pull-down when enabled.
                                  1   Weak pull-up when enabled.
4      BCLK0_PULL_EN                  BCLK_0 Pin Weak Pull-Up/Down Enable.                                                0x0   R/W
                                  0   No pull-up or pull-down.
                                  1   Weak pull-up or pull-down set by BCLK0_PULL_SEL bit.
3      RESERVED                       Reserved.                                                                           0x0   R
2      BCLK0_SLEW                     BCLK_0 Pin Slew Rate. Determines the slew rate of the pin when used as an           0x1   R/W
                                      output.
                                  0   Fast slew rate.
                                  1   Slow slew rate.
[1:0]  BCLK0_DRIVE                    BCLK_0 Pin Drive Strength. Determines the drive strength of the pin when used       0x1   R/W
                                      as an output.
                                  0   2 mA output drive.
                                  1   4 mA output drive.
                                 10   8 mA output drive.
                                 11   12 mA output drive.
SDATAO_0 PIN CONTROL REGISTER
Address: 0xC096, Reset: 0x04, Name: SDATAO0_CTRL
                                                             7 6   5  4   3  2  1  0
                                                            0 0 0 0 0 1 0 0
                                         [7:3] RESERVED                                [0] SDATAO0_DRIVE (R/W)
                                                                                       SDATAO_0 Pin Drive Strength
                                         [2] SDATAO0_SLEW (R/W)                          0: Norm al drive strength.
                                         SDATAO_0 Pin Slew Rate                          1: High drive strength.
                                           0: Fast slew rate.
                                           1: Slow slew rate.                          [1] RESERVED
Table 174. Bit Descriptions for SDATAO0_CTRL
Bits   Bit Name           Settings    Description                                                                         Reset Access
[7:3]  RESERVED                       Reserved.                                                                           0x0   R
2      SDATAO0_SLEW                   SDATAO_0 Pin Slew Rate. Determines the slew rate of the pin when used as an         0x1   R/W
                                      output.
                                  0   Fast slew rate.
                                  1   Slow slew rate
                                                                  Rev. 0 | Page 166 of 226


Data Sheet                                                                                                              ADAU1788
Bits   Bit Name           Settings      Description                                                                     Reset Access
1      RESERVED                         Reserved.                                                                       0x0   R
0      SDATAO0_DRIVE                    SDATAO_0 drive strength.                                                        0x0   R/W
                                  0     Normal drive strength.
                                  1     High drive strength.
SDATAI_0 PIN CONTROLS REGISTER
Address: 0xC097, Reset: 0x05, Name: SDATAI0_CTRL
                                                                   7  6   5   4 3  2  1   0
                                                                   0 0 0 0 0 1 0 1
                                     [7:6] RESERVED                                         [1:0] SDATAI0_DRIVE (R/W)
                                                                                            SDATAI_0 Pin Drive Strength
                                     [5] SDATAI0_PULL_SEL (R/W)                                0: 2 m A output drive.
                                     SDATAI_0 Pin Weak Pull-Up/Down                            1: 4 m A output drive.
                                     Selection                                                10: 8 m A output drive.
                                       0: Weak pull-down when enabled.                        11: 12 m A output drive.
                                       1: Weak pull-up when enabled.
                                                                                            [2] SDATAI0_SLEW (R/W)
                                     [4] SDATAI0_PULL_EN (R/W)                              SDATAI_0 Pin Slew Rate
                                     SDATAI_0 Pin Weak Pull-Up/Down                           0: Fast slew rate.
                                     Enable                                                   1: Slow slew rate.
                                       0: No pull-up or pull-down.
                                       1: Weak pull-up or pull-down set by                  [3] RESERVED
                                           SDATAI0_PULL_SEL bit.
Table 175. Bit Descriptions for SDATAI0_CTRL
Bits   Bit Name              Settings       Description                                                                 Reset Access
[7:6]  RESERVED                             Reserved.                                                                   0x0   R
5      SDATAI0_PULL_SEL                     SDATAI_0 Pin Weak Pull-Up/Down Selection.                                   0x0   R/W
                                     0      Weak pull-down when enabled.
                                     1      Weak pull-up when enabled.
4      SDATAI0_PULL_EN                      SDATAI_0 Pin Weak Pull-Up/Down Enable.                                      0x0   R/W
                                     0      No pull-up or pull-down.
                                     1      Weak pull-up or pull-down set by SDATAI0_PULL_SEL bit.
3      RESERVED                             Reserved.                                                                   0x0   R
2      SDATAI0_SLEW                         SDATAI_0 Pin Slew Rate. Determines the slew rate of the pin when used as an 0x1   R/W
                                            output.
                                     0      Fast slew rate.
                                     1      Slow slew rate.
[1:0]  SDATAI0_DRIVE                        SDATAI_0 Pin Drive Strength. Determines the drive strength of the pin when  0x1   R/W
                                            used as an output.
                                     0      2 mA output drive.
                                     1      4 mA output drive.
                                    10      8 mA output drive.
                                    11      12 mA output drive.
                                                                   Rev. 0 | Page 167 of 226


ADAU1788                                                                                                               Data Sheet
MP3 PIN CONTROLS REGISTER
Address: 0xC098, Reset: 0x05, Name: MP3_CTRL
                                                                   7   6   5 4  3   2  1  0
                                                                   0 0 0 0 0 1 0 1
                                   [7:6] RESERVED                                           [1:0] MP3_DRIVE (R/W)
                                                                                            MP3 Pin Drive Strength
                                   [5] MP3_PULL_SEL (R/W)                                      0: 2 m A output drive.
                                   MP3 Pin Weak Pull-Up/Down Selection                         1: 4 m A output drive.
                                     0: Weak pull-down when enabled.                          10: 8 m A output drive.
                                     1: Weak pull-up when enabled.                            11: 12 m A output drive.
                                   [4] MP3_PULL_EN (R/W)                                    [2] MP3_SLEW (R/W)
                                   MP3 Pin Weak Pull-Up/Down Enable                         MP3 Pin Slew Rate
                                     0: No pull-up or pull-down.                              0: Fast slew rate.
                                     1: Weak pull-up or pull-down set by                      1: Slow slew rate.
                                         MP3_PULL_SEL bit.
                                                                                            [3] RESERVED
Table 176. Bit Descriptions for MP3_CTRL
Bits   Bit Name          Settings   Description                                                                         Reset Access
[7:6]  RESERVED                     Reserved.                                                                           0x0   R
5      MP3_PULL_SEL                 MP3 Pin Weak Pull-Up/Down Selection.                                                0x0   R/W
                                 0  Weak pull-down when enabled.
                                 1  Weak pull-up when enabled.
4      MP3_PULL_EN                  MP3 Pin Weak Pull-Up/Down Enable.                                                   0x0   R/W
                                 0  No pull-up or pull-down.
                                 1  Weak pull-up or pull-down set by MP3_PULL_SEL bit.
3      RESERVED                     Reserved.                                                                           0x0   R
2      MP3_SLEW                     MP3 Pin Slew Rate. Determines the slew rate of the pin when used as an output.      0x1   R/W
                                 0  Fast slew rate.
                                 1  Slow slew rate.
[1:0]  MP3_DRIVE                    MP3 Pin Drive Strength. Determines the drive strength of the pin when used as an    0x1   R/W
                                    output.
                                 0  2 mA output drive.
                                 1  4 mA output drive.
                               10   8 mA output drive.
                                11  12 mA output drive.
                                                                 Rev. 0 | Page 168 of 226


Data Sheet                                                                                                             ADAU1788
MP4 PIN CONTROLS REGISTER
Address: 0xC099, Reset: 0x05, Name: MP4_CTRL
                                                                   7   6   5 4  3   2  1  0
                                                                   0 0 0 0 0 1 0 1
                                   [7:6] RESERVED                                           [1:0] MP4_DRIVE (R/W)
                                                                                            MP4 Pin Drive Strength
                                   [5] MP4_PULL_SEL (R/W)                                      0: 2 m A output drive.
                                   MP4 Pin Weak Pull-Up/Down Selection                         1: 4 m A output drive.
                                     0: Weak pull-down when enabled.                          10: 8 m A output drive.
                                     1: Weak pull-up when enabled.                            11: 12 m A output drive.
                                   [4] MP4_PULL_EN (R/W)                                    [2] MP4_SLEW (R/W)
                                   MP4 Pin Weak Pull-Up/Down Enable                         MP4 Pin Slew Rate
                                     0: No pull-up or pull-down.                              0: Fast slew rate.
                                     1: Weak pull-up or pull-down set by                      1: Slow slew rate.
                                         MP4_PULL_SEL bit.
                                                                                            [3] RESERVED
Table 177. Bit Descriptions for MP4_CTRL
Bits   Bit Name          Settings   Description                                                                        Reset Access
[7:6]  RESERVED                     Reserved.                                                                          0x0   R
5      MP4_PULL_SEL                 MP4 Pin Weak Pull-Up/Down Selection.                                               0x0   R/W
                                 0  Weak pull-down when enabled.
                                 1  Weak pull-up when enabled.
4      MP4_PULL_EN                  MP4 Pin Weak Pull-Up/Down Enable.                                                  0x0   R/W
                                 0  No pull-up or pull-down.
                                 1  Weak pull-up or pull-down set by MP4_PULL_SEL bit.
3      RESERVED                     Reserved.                                                                          0x0   R
2      MP4_SLEW                     MP4 Pin Slew Rate. Determines the slew rate of the pin when used as an output.     0x1   R/W
                                 0  Fast slew rate.
                                 1  Slow slew rate.
[1:0]  MP4_DRIVE                    MP4 Pin Drive Strength. Determines the drive strength of the pin when used as an   0x1   R/W
                                    output.
                                 0  2 mA output drive.
                                 1  4 mA output drive.
                               10   8 mA output drive.
                                11  12 mA output drive.
                                                                 Rev. 0 | Page 169 of 226


ADAU1788                                                                                                               Data Sheet
MP5 PIN CONTROLS REGISTER
Address: 0xC09A, Reset: 0x05, Name: MP5_CTRL
                                                                   7   6   5 4  3   2  1  0
                                                                   0 0 0 0 0 1 0 1
                                   [7:6] RESERVED                                           [1:0] MP5_DRIVE (R/W)
                                                                                            MP5 Pin Drive Strength
                                   [5] MP5_PULL_SEL (R/W)                                      0: 2 m A output drive.
                                   MP5 Pin Weak Pull-Up/Down Selection                         1: 4 m A output drive.
                                     0: Weak pull-down when enabled.                          10: 8 m A output drive.
                                     1: Weak pull-up when enabled.                            11: 12 m A output drive.
                                   [4] MP5_PULL_EN (R/W)                                    [2] MP5_SLEW (R/W)
                                   MP5 Pin Weak Pull-Up/Down Enable                         MP5 Pin Slew Rate
                                     0: No pull-up or pull-down.                              0: Fast slew rate.
                                     1: Weak pull-up or pull-down set by                      1: Slow slew rate.
                                         MP5_PULL_SEL bit.
                                                                                            [3] RESERVED
Table 178. Bit Descriptions for MP5_CTRL
Bits   Bit Name          Settings   Description                                                                         Reset Access
[7:6]  RESERVED                     Reserved.                                                                           0x0   R
5      MP5_PULL_SEL                 MP5 Pin Weak Pull-Up/Down Selection.                                                0x0   R/W
                                 0  Weak pull-down when enabled.
                                 1  Weak pull-up when enabled.
4      MP5_PULL_EN                  MP5 Pin Weak Pull-Up/Down Enable.                                                   0x0   R/W
                                 0  No pull-up or pull-down.
                                 1  Weak pull-up or pull-down set by MP5_PULL_SEL bit.
3      RESERVED                     Reserved.                                                                           0x0   R
2      MP5_SLEW                     MP5 Pin Slew Rate. Determines the slew rate of the pin when used as an output.      0x1   R/W
                                 0  Fast slew rate.
                                 1  Slow slew rate.
[1:0]  MP5_DRIVE                    MP5 Pin Drive Strength. Determines the drive strength of the pin when used as an    0x1   R/W
                                    output.
                                 0  2 mA output drive.
                                 1  4 mA output drive.
                               10   8 mA output drive.
                                11  12 mA output drive.
                                                                 Rev. 0 | Page 170 of 226


Data Sheet                                                                                                             ADAU1788
MP6 PIN CONTROLS REGISTER
Address: 0xC09B, Reset: 0x05, Name: MP6_CTRL
                                                                   7   6   5 4  3   2  1  0
                                                                   0 0 0 0 0 1 0 1
                                   [7:6] RESERVED                                           [1:0] MP6_DRIVE (R/W)
                                                                                            MP6 Pin Drive Strength
                                   [5] MP6_PULL_SEL (R/W)                                      0: 2 m A output drive.
                                   MP6 Pin Weak Pull-Up/Down Selection                         1: 4 m A output drive.
                                     0: Weak pull-down when enabled.                          10: 8 m A output drive.
                                     1: Weak pull-up when enabled.                            11: 12 m A output drive.
                                   [4] MP6_PULL_EN (R/W)                                    [2] MP6_SLEW (R/W)
                                   MP6 Pin Weak Pull-Up/Down Enable                         MP6 Pin Slew Rate
                                     0: No pull-up or pull-down.                              0: Fast slew rate.
                                     1: Weak pull-up or pull-down set by                      1: Slow slew rate.
                                         MP6_PULL_SEL bit.
                                                                                            [3] RESERVED
Table 179. Bit Descriptions for MP6_CTRL
Bits   Bit Name          Settings  Description                                                                         Reset Access
[7:6]  RESERVED                    Reserved.                                                                           0x0   R
5      MP6_PULL_SEL                MP6 Pin Weak Pull-Up/Down Selection.                                                0x0   R/W
                                0  Weak pull-down when enabled.
                                1  Weak pull-up when enabled.
4      MP6_PULL_EN                 MP6 Pin Weak Pull-Up/Down Enable.                                                   0x0   R/W
                                0  No pull-up or pull-down.
                                1  Weak pull-up or pull-down set by MP6_PULL_SEL bit.
3      RESERVED                    Reserved.                                                                           0x0   R
2      MP6_SLEW                    MP6 Pin Slew Rate. Determines the slew rate of the pin when used as an output.      0x1   R/W
                                0  Fast slew rate.
                                1  Slow slew rate.
[1:0]  MP6_DRIVE                   MP6 Pin Drive Strength. Determines the drive strength of the pin when used as an    0x1   R/W
                                   output.
                                0  2 mA output drive.
                                1  4 mA output drive.
                               10  8 mA output drive.
                               11  12 mA output drive.
                                                                 Rev. 0 | Page 171 of 226


ADAU1788                                                                                                                Data Sheet
DMIC_CLK0 PIN CONTROLS REGISTER
Address: 0xC09C, Reset: 0x05, Name: DMIC_CLK0_CTRL
                                                                7   6   5   4 3  2  1   0
                                                                0 0 0 0 0 1 0 1
                                  [7:6] RESERVED                                           [1:0] DMIC_CLK0_DRIVE (R/W)
                                                                                           DMIC_CLK0 Pin Drive Strength
                                  [5] DMIC_CLK0_PULL_SEL (R/W)                                0: 2 m A output drive.
                                  DMIC_CLK0 Pin Weak Pull-Up/Down                             1: 4 m A output drive.
                                  Selection                                                  10: 8 m A output drive.
                                    0: Weak pull-down when enabled.                          11: 12 m A output drive.
                                    1: Weak pull-up when enabled.
                                                                                           [2] DMIC_CLK0_SLEW (R/W)
                                  [4] DMIC_CLK0_PULL_EN (R/W)                              DMIC_CLK0 Pin Slew Rate
                                  DMIC_CLK0 Pin Weak Pull-Up/Down                            0: Fast slew rate.
                                  Enable                                                     1: Slow slew rate.
                                    0: No pull-up or pull-down.
                                    1: Weak pull-up or pull-down set by                    [3] RESERVED
                                        DMIC_CLK0_PULL_SEL bit.
Table 180. Bit Descriptions for DMIC_CLK0_CTRL
Bits   Bit Name                 Settings      Description                                                                Reset Access
[7:6]  RESERVED                               Reserved.                                                                  0x0   R
5      DMIC_CLK0_PULL_SEL                     DMIC_CLK0 Pin Weak Pull-Up/Down Selection.                                 0x0   R/W
                                         0    Weak pull-down when enabled.
                                         1    Weak pull-up when enabled.
4      DMIC_CLK0_PULL_EN                      DMIC_CLK0 Pin Weak Pull-Up/Down Enable.                                    0x0   R/W
                                         0    No pull-up or pull-down.
                                         1    Weak pull-up or pull-down set by DMIC_CLK0_PULL_SEL bit.
3      RESERVED                               Reserved.                                                                  0x0   R
2      DMIC_CLK0_SLEW                         DMIC_CLK0 Pin Slew Rate. Determines the slew rate of the pin when used     0x1   R/W
                                              as an output.
                                         0    Fast slew rate.
                                         1    Slow slew rate.
[1:0]  DMIC_CLK0_DRIVE                        DMIC_CLK0 Pin Drive Strength. Determines the drive strength of the pin     0x1   R/W
                                              when used as an output.
                                         0    2 mA output drive.
                                         1    4 mA output drive.
                                       10     8 mA output drive.
                                        11    12 mA output drive.
                                                                  Rev. 0 | Page 172 of 226


Data Sheet                                                                                                              ADAU1788
DMIC_CLK1 PIN CONTROLS REGISTER
Address: 0xC09D, Reset: 0x05, Name: DMIC_CLK1_CTRL
                                                                7   6   5   4 3  2  1   0
                                                                0 0 0 0 0 1 0 1
                                  [7:6] RESERVED                                           [1:0] DMIC_CLK1_DRIVE (R/W)
                                                                                           DMIC_CLK1 Pin Drive Strength
                                  [5] DMIC_CLK1_PULL_SEL (R/W)                                0: 2 m A output drive.
                                  DMIC_CLK1 Pin Weak Pull-Up/Down                             1: 4 m A output drive.
                                  Selection                                                  10: 8 m A output drive.
                                    0: Weak pull-down when enabled.                          11: 12 m A output drive.
                                    1: Weak pull-up when enabled.
                                                                                           [2] DMIC_CLK1_SLEW (R/W)
                                  [4] DMIC_CLK1_PULL_EN (R/W)                              DMIC_CLK1 Pin Slew Rate
                                  DMIC_CLK1 Pin Weak Pull-Up/Down                            0: Fast slew rate.
                                  Enable                                                     1: Slow slew rate.
                                    0: No pull-up or pull-down.
                                    1: Weak pull-up or pull-down set by                    [3] RESERVED
                                        DMIC_CLK1_PULL_SEL bit.
Table 181. Bit Descriptions for DMIC_CLK1_CTRL
Bits   Bit Name                 Settings      Description                                                               Reset Access
[7:6]  RESERVED                               Reserved.                                                                 0x0   R
5      DMIC_CLK1_PULL_SEL                     DMIC_CLK1 Pin Weak Pull-Up/Down Selection.                                0x0   R/W
                                         0    Weak pull-down when enabled.
                                         1    Weak pull-up when enabled.
4      DMIC_CLK1_PULL_EN                      DMIC_CLK1 Pin Weak Pull-Up/Down Enable.                                   0x0   R/W
                                         0    No pull-up or pull-down.
                                         1    Weak pull-up or pull-down set by DMIC_CLK1_PULL_SEL bit.
3      RESERVED                               Reserved.                                                                 0x0   R
2      DMIC_CLK1_SLEW                         DMIC_CLK1 Pin Slew Rate. Determines the slew rate of the pin when used    0x1   R/W
                                              as an output.
                                         0    Fast slew rate.
                                         1    Slow slew rate.
[1:0]  DMIC_CLK1_DRIVE                        DMIC_CLK1 Pin Drive Strength. Determines the drive strength of the pin    0x1   R/W
                                              when used as an output.
                                         0    2 mA output drive.
                                         1    4 mA output drive.
                                       10     8 mA output drive.
                                        11    12 mA output drive.
                                                                  Rev. 0 | Page 173 of 226


ADAU1788                                                                                                              Data Sheet
DMIC01 PIN CONTROLS REGISTER
Address: 0xC09E, Reset: 0x05, Name: DMIC01_CTRL
                                                                   7 6    5  4  3  2  1  0
                                                                  0 0 0 0 0 1 0 1
                                    [7:6] RESERVED                                         [1:0] DMIC01_DRIVE (R/W)
                                                                                           DMIC01 Pin Drive Strength
                                    [5] DMIC01_PULL_SEL (R/W)                                 0: 2 m A output drive.
                                    DMIC01 Pin Weak Pull-Up/Down                              1: 4 m A output drive.
                                    Selection                                                10: 8 m A output drive.
                                      0: Weak pull-down when enabled.                        11: 12 m A output drive.
                                      1: Weak pull-up when enabled.
                                                                                           [2] DMIC01_SLEW (R/W)
                                    [4] DMIC01_PULL_EN (R/W)                               DMIC01 Pin Slew Rate
                                    DMIC01 Pin Weak Pull-Up/Down                             0: Fast slew rate.
                                    Enable                                                   1: Slow slew rate.
                                      0: No pull-up or pull-down.
                                      1: Weak pull-up or pull-down set by                  [3] RESERVED
                                          DMIC01_PULL_SEL bit.
Table 182. Bit Descriptions for DMIC01_CTRL
Bits   Bit Name             Settings      Description                                                                  Reset Access
[7:6]  RESERVED                           Reserved.                                                                    0x0   R
5      DMIC01_PULL_SEL                    DMIC01 Pin Weak Pull-Up/Down Selection.                                      0x0   R/W
                                   0      Weak pull-down when enabled.
                                   1      Weak pull-up when enabled.
4      DMIC01_PULL_EN                     DMIC01 Pin Weak Pull-Up/Down Enable.                                         0x0   R/W
                                   0      No pull-up or pull-down.
                                   1      Weak pull-up or pull-down set by DMIC01_PULL_SEL bit.
3      RESERVED                           Reserved.                                                                    0x0   R
2      DMIC01_SLEW                        DMIC01 Pin Slew Rate. Determines the slew rate of the pin when used as an    0x1   R/W
                                          output.
                                   0      Fast slew rate.
                                   1      Slow slew rate
[1:0]  DMIC01_DRIVE                       DMIC01 Pin Drive Strength. Determines the drive strength of the pin when     0x1   R/W
                                          used as an output.
                                   0      2 mA output drive.
                                   1      4 mA output drive.
                                  10      8 mA output drive.
                                  11      12 mA output drive.
                                                                  Rev. 0 | Page 174 of 226


Data Sheet                                                                                                                           ADAU1788
DMIC23 PIN CONTROLS REGISTER
Address: 0xC09F, Reset: 0x05, Name: DMIC23_CTRL
                                                                       7   6   5   4   3  2   1    0
                                                                       0 0 0 0 0 1 0 1
                                      [7:6] RESERVED                                                   [1:0] DMIC23_DRIVE (R/W)
                                                                                                       DMIC23 Pin Drive Strength
                                      [5] DMIC23_PULL_SEL (R/W)                                           0: 2 m A output drive.
                                      DMIC23 Pin Weak Pull-Up/Down                                        1: 4 m A output drive.
                                      Selection                                                          10: 8 m A output drive.
                                        0: Weak pull-down when enabled.                                  11: 12 m A output drive.
                                        1: Weak pull-up when enabled.
                                                                                                       [2] DMIC23_SLEW (R/W)
                                      [4] DMIC23_PULL_EN (R/W)                                         DMIC23 Pin Slew Rate
                                      DMIC23 Pin Weak Pull-Up/Down                                       0: Fast slew rate.
                                      Enable                                                             1: Slow slew rate.
                                        0: No pull-up or pull-down.
                                        1: Weak pull-up or pull-down set by                            [3] RESERVED
                                             DMIC23_PULL_SEL bit.
Table 183. Bit Descriptions for DMIC23_CTRL
Bits   Bit Name             Settings         Description                                                                              Reset Access
[7:6]  RESERVED                              Reserved.                                                                                0x0   R
5      DMIC23_PULL_SEL                       DMIC23 Pin Weak Pull-Up/Down Selection.                                                  0x0   R/W
                                     0       Weak pull-down when enabled.
                                     1       Weak pull-up when enabled.
4      DMIC23_PULL_EN                        DMIC23 Pin Weak Pull-Up/Down Enable.                                                     0x0   R/W
                                     0       No pull-up or pull-down.
                                     1       Weak pull-up or pull-down set by DMIC23_PULL_SEL bit.
3      RESERVED                              Reserved.                                                                                0x0   R
2      DMIC23_SLEW                           DMIC23 Pin Slew Rate. Determines the slew rate of the pin when used as an                0x1   R/W
                                             output.
                                     0       Fast slew rate.
                                     1       Slow slew rate
[1:0]  DMIC23_DRIVE                          DMIC23 Pin Drive Strength. Determines the drive strength of the pin when                 0x1   R/W
                                             used as an output.
                                     0       2 mA output drive.
                                     1       4 mA output drive.
                                   10        8 mA output drive.
                                   11        12 mA output drive.
SDA/MISO PIN CONTROLS REGISTER
Address: 0xC0A0, Reset: 0x00, Name: I2C_SPI_CTRL
                                                          7   6  5   4   3   2   1   0
                                                          0 0 0 0 0 0 0 0
                                  [7:2] RESERVED                                         [0] SDA_MISO_DRIVE (R/W)
                                                                                         SDA/MISO Output Pin Drive Strength
                                  [1] SCL_SCLK_DRIVE (R/W)                                 0: 4 m A drive strength.
                                  SCL/SCLK Output Pin Drive Strength                       1: 20 m A drive strength. May be required
                                    0: 4 m A drive strength.                                   for fast m ode plus I2C operation.
                                    1: 20 m A drive strength. May be required
                                        for fast m ode plus I2C operation.
Table 184. Bit Descriptions for I2C_SPI_CTRL
Bits   Bit Name              Settings         Description                                                                            Reset  Access
[7:2]  RESERVED                               Reserved.                                                                              0x0    R
1      SCL_SCLK_DRIVE                         SCL/SCLK Output Pin Drive Strength.                                                    0x0    R/W
                                       0      4 mA drive strength.
                                       1      20 mA drive strength. May be required for fast mode plus I2C operation.
                                                                      Rev. 0 | Page 175 of 226


ADAU1788                                                                                                                           Data Sheet
Bits   Bit Name              Settings       Description                                                                            Reset   Access
0      SDA_MISO_DRIVE                       SDA/MISO Output Pin Drive Strength.                                                    0x0     R/W
                                      0     4 mA drive strength.
                                      1     20 mA drive strength. May be required for fast mode plus I2C operation.
IRQ SIGNALING AND CLEARING REGISTER
Address: 0xC0A1, Reset: 0x00, Name: IRQ_CTRL1
                                                                    7   6  5   4  3  2  1  0
                                                                    0 0 0 0 0 0 0 0
                                   [7:6] RESERVED                                             [0] IRQ1_CLEAR (R/W1T)
                                                                                              Write Once to Clear IRQ1
                                   [5] IRQ2_FUNC (R/W)                                          0: Not applicable.
                                   IRQ2 Output Function Control                                 1: Write once to clear IRQ1.
                                     0: Active low interrupt signaling.
                                     1: Active high interrupt signaling.                      [1] IRQ2_CLEAR (R/W1T)
                                                                                              Write Once to Clear IRQ2
                                   [4] IRQ1_FUNC (R/W)                                          0: Not applicable.
                                   IRQ1 Output Function Control                                 1: Write once to clear IRQ2.
                                     0: Active low interrupt signaling on pin.
                                     1: Active high interrupt signaling on                    [3:2] RESERVED
                                         pin.
Table 185. Bit Descriptions for IRQ_CTRL1
Bits      Bit Name               Settings                Description                                                         Reset     Access
[7:6]     RESERVED                                       Reserved.                                                           0x0       R
5         IRQ2_FUNC                                      IRQ2 Output Function Control.                                       0x0       R/W
                                                   0     Active low interrupt signaling.
                                                   1     Active high interrupt signaling.
4         IRQ1_FUNC                                      IRQ1 Output Function Control.                                       0x0       R/W
                                                   0     Active low interrupt signaling on pin.
                                                   1     Active high interrupt signaling on pin.
[3:2]     RESERVED                                       Reserved.                                                           0x0       R
1         IRQ2_CLEAR                                     Write Once to Clear IRQ2.                                           0x0       R/W1T
                                                   0     Not applicable.
                                                   1     Write once to clear IRQ2.
0         IRQ1_CLEAR                                     Write Once to Clear IRQ1.                                           0x0       R/W1T
                                                   0     Not applicable.
                                                   1     Write once to clear IRQ1.
                                                                     Rev. 0 | Page 176 of 226


Data Sheet                                                                                                                        ADAU1788
IRQ1 MASKING REGISTERS
Address: 0xC0A2, Reset: 0xF3, Name: IRQ1_MASK1
                                                               7  6  5   4   3  2  1  0
                                                               1 1 1 1 0 0 1 1
                               [7:6] RESERVED                                             [0] IRQ1_DAC0_CLIP_MASK (R/W)
                                                                                          Mask DAC Channel 0 Clipping to
                               [5] IRQ1_ADC1_CLIP_MASK (R/W)                              IRQ1
                               Mask ADC Channel 1 Clipping to                               0: Event causes IRQ.
                               IRQ1                                                         1: Event m asked and does not cause
                                 0: Event causes IRQ.                                           IRQ.
                                 1: Event m asked and does not cause
                                     IRQ.                                                 [3:1] RESERVED
                               [4] IRQ1_ADC0_CLIP_MASK (R/W)
                               Mask ADC Channel 0 Clipping to
                               IRQ1
                                 0: Event causes IRQ.
                                 1: Event m asked and does not cause
                                     IRQ.
Table 186. Bit Descriptions for IRQ1_MASK1
 Bits   Bit Name                      Settings      Description                                                                 Reset Access
 [7:6]  RESERVED                                    Reserved.                                                                   0x3   R/W
 5      IRQ1_ADC1_CLIP_MASK                         Mask ADC Channel 1 Clipping to IRQ1.                                        0x1   R/W
                                               0    Event causes IRQ.
                                               1    Event masked and does not cause IRQ.
 4      IRQ1_ADC0_CLIP_MASK                         Mask ADC Channel 0 Clipping to IRQ1.                                        0x1   R/W
                                               0    Event causes IRQ.
                                               1    Event masked and does not cause IRQ.
 [3:1]  RESERVED                                    Reserved.                                                                   0x1   R
 0      IRQ1_DAC0_CLIP_MASK                         Mask DAC Channel 0 Clipping to IRQ1.                                        0x1   R/W
                                               0    Event causes IRQ.
                                               1    Event masked and does not cause IRQ.
                                                                   Rev. 0 | Page 177 of 226


ADAU1788                                                                                                                           Data Sheet
Address: 0xC0A3, Reset: 0xFF, Name: IRQ1_MASK2
                                                                   7   6   5  4  3  2  1  0
                                                                   1 1 1 1 1 1 1 1
                          [7] IRQ1_ASRCO_UNLOCKED_MASK (R/W)                                [0] IRQ1_PLL_LOCKED_MASK (R/W)
                          Mask Output ASRC Locked to Unlocked                               Mask PLL Unlocked to Locked Transition
                          Transition to IRQ1                                                to IRQ1
                            0: Event causes IRQ.                                              0: Event causes IRQ.
                            1: Event m asked and does not cause                               1: Event m asked and does not cause
                                IRQ.                                                              IRQ.
                          [6] IRQ1_ASRCO_LOCKED_MASK (R/W)                                  [1] IRQ1_PLL_UNLOCKED_MASK (R/W)
                          Mask Output ASRC Unlocked to Locked                               Mask PLL Locked to Unlocked Transition
                          Transition to IRQ1                                                to IRQ1
                            0: Event causes IRQ.                                              0: Event causes IRQ.
                            1: Event m asked and does not cause                               1: Event m asked and does not cause
                                IRQ.                                                              IRQ.
                          [5] IRQ1_ASRCI_UNLOCKED_MASK (R/W)                                [2] IRQ1_AVDD_UVW_MASK (R/W)
                          Mask Input ASRC Locked to Unlocked                                Mask AVDD Undervoltage Warning
                          Transition to IRQ1                                                to IRQ1
                            0: Event causes IRQ.                                              0: Event causes IRQ.
                            1: Event m asked and does not cause                               1: Event m asked and does not cause
                                IRQ.                                                              IRQ.
                          [4] IRQ1_ASRCI_LOCKED_MASK (R/W)                                  [3] IRQ1_PRAMP_MASK (R/W)
                          Mask Input ASRC Unlocked to Locked                                Mask Param eter Ram p Com plete
                          Transition to IRQ1                                                Transition to IRQ1
                            0: Event causes IRQ.                                              0: Event causes IRQ.
                            1: Event m asked and does not cause                               1: Event m asked and does not cause
                                IRQ.                                                              IRQ.
Table 187. Bit Descriptions for IRQ1_MASK2
Bits   Bit Name                                  Settings       Description                                                        Reset Access
7      IRQ1_ASRCO_UNLOCKED_MASK                                 Mask Output ASRC Locked to Unlocked Transition to IRQ1.            0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
6      IRQ1_ASRCO_LOCKED_MASK                                   Mask Output ASRC Unlocked to Locked Transition to IRQ1.            0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
5      IRQ1_ASRCI_UNLOCKED_MASK                                 Mask Input ASRC Locked to Unlocked Transition to IRQ1.             0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
4      IRQ1_ASRCI_LOCKED_MASK                                   Mask Input ASRC Unlocked to Locked Transition to IRQ1.             0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
3      IRQ1_PRAMP_MASK                                          Mask Parameter Ramp Complete Transition to IRQ1.                   0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
2      IRQ1_AVDD_UVW_MASK                                       Mask AVDD Undervoltage Warning to IRQ1.                            0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
1      IRQ1_PLL_UNLOCKED_MASK                                   Mask PLL Locked to Unlocked Transition to IRQ1.                    0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
0      IRQ1_PLL_LOCKED_MASK                                     Mask PLL Unlocked to Locked Transition to IRQ1.                    0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
                                                                  Rev. 0 | Page 178 of 226


Data Sheet                                                                                                                         ADAU1788
Address: 0xC0A4, Reset: 0x1F, Name: IRQ1_MASK3
                                                                  7  6   5   4 3   2  1  0
                                                                  0 0 0 1 1 1 1 1
                            [7:5] RESERVED                                                  [0] IRQ1_SDSP0_MASK (R/W)
                                                                                            Mask Sigm aDSP Interrupt 0 to IRQ1
                            [4] IRQ1_POWER_UP_COMPLETE_MASK (R/W)                             0: Event causes IRQ.
                            Mask Power Up Not Finished to Com pleted                          1: Event m asked and does not cause
                            Transition to IRQ1                                                    IRQ.
                              0: Event causes IRQ.
                              1: Event m asked and does not cause                           [1] IRQ1_SDSP1_MASK (R/W)
                                  IRQ.                                                      Mask Sigm aDSP Interrupt 1 to IRQ1
                                                                                              0: Event causes IRQ.
                            [3] IRQ1_SDSP3_MASK (R/W)                                         1: Event m asked and does not cause
                            Mask Sigm aDSP Interrupt 3 to IRQ1                                    IRQ.
                              0: Event causes IRQ.
                              1: Event m asked and does not cause                           [2] IRQ1_SDSP2_MASK (R/W)
                                  IRQ.                                                      Mask Sigm aDSP Interrupt 2 to IRQ1
                                                                                              0: Event causes IRQ.
                                                                                              1: Event m asked and does not cause
                                                                                                  IRQ.
Table 188. Bit Descriptions for IRQ1_MASK3
 Bits   Bit Name                                    Settings        Description                                                   Reset Access
 [7:5]  RESERVED                                                    Reserved.                                                     0x0   R
 4      IRQ1_POWER_UP_COMPLETE_MASK                                 Mask Power Up Not Finished to Completed Transition to IRQ1.   0x1   R/W
                                                               0    Event causes IRQ.
                                                               1    Event masked and does not cause IRQ.
 3      IRQ1_SDSP3_MASK                                             Mask SigmaDSP Interrupt 3 to IRQ1.                            0x1   R/W
                                                               0    Event causes IRQ.
                                                               1    Event masked and does not cause IRQ.
 2      IRQ1_SDSP2_MASK                                             Mask SigmaDSP Interrupt 2 to IRQ1.                            0x1   R/W
                                                               0    Event causes IRQ.
                                                               1    Event masked and does not cause IRQ.
 1      IRQ1_SDSP1_MASK                                             Mask SigmaDSP Interrupt 1 to IRQ1.                            0x1   R/W
                                                               0    Event causes IRQ.
                                                               1    Event masked and does not cause IRQ.
 0      IRQ1_SDSP0_MASK                                             Mask SigmaDSP Interrupt 0 to IRQ1.                            0x1   R/W
                                                               0    Event causes IRQ.
                                                               1    Event masked and does not cause IRQ.
                                                                   Rev. 0 | Page 179 of 226


ADAU1788                                                                                                                             Data Sheet
IRQ2 MASKING REGISTERS
Address: 0xC0A5, Reset: 0xF3, Name: IRQ2_MASK1
                                                               7   6  5   4   3  2  1  0
                                                               1 1 1 1 0 0 1 1
                               [7:6] RESERVED                                              [0] IRQ2_DAC0_CLIP_MASK (R/W)
                                                                                           Mask DAC Channel 0 Clipping to
                               [5] IRQ2_ADC1_CLIP_MASK (R/W)                               IRQ2
                               Mask ADC Channel 1 Clipping to                                0: Event causes IRQ.
                               IRQ2                                                          1: Event m asked and does not cause
                                 0: Event causes IRQ.                                            IRQ.
                                 1: Event m asked and does not cause
                                     IRQ.                                                  [3:1] RESERVED
                               [4] IRQ2_ADC0_CLIP_MASK (R/W)
                               Mask ADC Channel 0 Clipping to
                               IRQ2
                                 0: Event causes IRQ.
                                 1: Event m asked and does not cause
                                     IRQ.
Table 189. Bit Descriptions for IRQ2_MASK1
Bits     Bit Name                                Settings             Description                                                Reset   Access
[7:6]    RESERVED                                                     Reserved.                                                  0x3     R/W
5        IRQ2_ADC1_CLIP_MASK                                          Mask ADC Channel 1 Clipping to IRQ2.                       0x1     R/W
                                                                 0    Event causes IRQ.
                                                                 1    Event masked and does not cause IRQ.
4        IRQ2_ADC0_CLIP_MASK                                          Mask ADC Channel 0 Clipping to IRQ2.                       0x1     R/W
                                                                 0    Event causes IRQ.
                                                                 1    Event masked and does not cause IRQ.
[3:1]    RESERVED                                                     Reserved.                                                  0x1     R
0        IRQ2_DAC0_CLIP_MASK                                          Mask DAC Channel 0 Clipping to IRQ2.                       0x1     R/W
                                                                 0    Event causes IRQ.
                                                                 1    Event masked and does not cause IRQ.
                                                                    Rev. 0 | Page 180 of 226


Data Sheet                                                                                                                         ADAU1788
Address: 0xC0A6, Reset: 0xFF, Name: IRQ2_MASK2
                                                                   7   6   5  4  3  2  1  0
                                                                   1 1 1 1 1 1 1 1
                          [7] IRQ2_ASRCO_UNLOCKED_MASK (R/W)                                [0] IRQ2_PLL_LOCKED_MASK (R/W)
                          Mask Output ASRC Locked to Unlocked                               Mask PLL Unlocked to Locked Transition
                          Transition to IRQ2                                                to IRQ2
                            0: Event causes IRQ.                                              0: Event causes IRQ.
                            1: Event m asked and does not cause                               1: Event m asked and does not cause
                                IRQ.                                                              IRQ.
                          [6] IRQ2_ASRCO_LOCKED_MASK (R/W)                                  [1] IRQ2_PLL_UNLOCKED_MASK (R/W)
                          Mask Output ASRC Unlocked to Locked                               Mask PLL Locked to Unlocked Transition
                          Transition to IRQ2                                                to IRQ2
                            0: Event causes IRQ.                                              0: Event causes IRQ.
                            1: Event m asked and does not cause                               1: Event m asked and does not cause
                                IRQ.                                                              IRQ.
                          [5] IRQ2_ASRCI_UNLOCKED_MASK (R/W)                                [2] IRQ2_AVDD_UVW_MASK (R/W)
                          Mask Input ASRC Locked to Unlocked                                Mask AVDD Undervoltage Warning
                          Transition to IRQ2                                                to IRQ2
                            0: Event causes IRQ.                                              0: Event causes IRQ.
                            1: Event m asked and does not cause                               1: Event m asked and does not cause
                                IRQ.                                                              IRQ.
                          [4] IRQ2_ASRCI_LOCKED_MASK (R/W)                                  [3] IRQ2_PRAMP_MASK (R/W)
                          Mask Input ASRC Unlocked to Locked                                Mask Param eter Ram p Com plete
                          Transition to IRQ2                                                Transition to IRQ2
                            0: Event causes IRQ.                                              0: Event causes IRQ.
                            1: Event m asked and does not cause                               1: Event m asked and does not cause
                                IRQ.                                                              IRQ.
Table 190. Bit Descriptions for IRQ2_MASK2
Bits   Bit Name                                  Settings       Description                                                        Reset Access
7      IRQ2_ASRCO_UNLOCKED_MASK                                 Mask Output ASRC Locked to Unlocked Transition to IRQ2.            0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
6      IRQ2_ASRCO_LOCKED_MASK                                   Mask Output ASRC Unlocked to Locked Transition to IRQ2.            0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
5      IRQ2_ASRCI_UNLOCKED_MASK                                 Mask Input ASRC Locked to Unlocked Transition to IRQ2.             0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
4      IRQ2_ASRCI_LOCKED_MASK                                   Mask Input ASRC Unlocked to Locked Transition to IRQ2.             0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
3      IRQ2_PRAMP_MASK                                          Mask Parameter Ramp Complete Transition to IRQ2.                   0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
2      IRQ2_AVDD_UVW_MASK                                       Mask AVDD Undervoltage Warning to IRQ2.                            0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
1      IRQ2_PLL_UNLOCKED_MASK                                   Mask PLL Locked to Unlocked Transition to IRQ2.                    0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
0      IRQ2_PLL_LOCKED_MASK                                     Mask PLL Unlocked to Locked Transition to IRQ2.                    0x1   R/W
                                                            0   Event causes IRQ.
                                                            1   Event masked and does not cause IRQ.
                                                                  Rev. 0 | Page 181 of 226


ADAU1788                                                                                                                                    Data Sheet
Address: 0xC0A7, Reset: 0x1F, Name: IRQ2_MASK3
                                                                      7  6   5   4  3  2  1  0
                                                                      0 0 0 1 1 1 1 1
                            [7:5] RESERVED                                                        [0] IRQ2_SDSP0_MASK (R/W)
                                                                                                  Mask Sigm aDSP Interrupt 0 to IRQ2
                            [4] IRQ2_POWER_UP_COMPLETE_MASK (R/W)                                   0: Event causes IRQ.
                            Mask Power Up Not Finished to Com pleted                                1: Event m asked and does not cause
                            Transition to IRQ2                                                          IRQ.
                              0: Event causes IRQ.
                              1: Event m asked and does not cause                                 [1] IRQ2_SDSP1_MASK (R/W)
                                  IRQ.                                                            Mask Sigm aDSP Interrupt 1 to IRQ2
                                                                                                    0: Event causes IRQ.
                            [3] IRQ2_SDSP3_MASK (R/W)                                               1: Event m asked and does not cause
                            Mask Sigm aDSP Interrupt 3 to IRQ2                                          IRQ.
                              0: Event causes IRQ.
                              1: Event m asked and does not cause                                 [2] IRQ2_SDSP2_MASK (R/W)
                                  IRQ.                                                            Mask Sigm aDSP Interrupt 2 to IRQ2
                                                                                                    0: Event causes IRQ.
                                                                                                    1: Event m asked and does not cause
                                                                                                        IRQ.
Table 191. Bit Descriptions for IRQ2_MASK3
Bits   Bit Name                                     Settings           Description                                                           Reset   Access
[7:5]  RESERVED                                                        Reserved.                                                             0x0     R
4      IRQ2_POWER_UP_COMPLETE_MASK                                     Mask Power Up Not Finished to Completed Transition to IRQ2.           0x1     R/W
                                                                 0     Event causes IRQ.
                                                                 1     Event masked and does not cause IRQ.
3      IRQ2_SDSP3_MASK                                                 Mask SigmaDSP Interrupt 3 to IRQ2.                                    0x1     R/W
                                                                 0     Event causes IRQ.
                                                                 1     Event masked and does not cause IRQ.
2      IRQ2_SDSP2_MASK                                                 Mask SigmaDSP Interrupt 2 to IRQ2.                                    0x1     R/W
                                                                 0     Event causes IRQ.
                                                                 1     Event masked and does not cause IRQ.
1      IRQ2_SDSP1_MASK                                                 Mask SigmaDSP Interrupt 1 to IRQ2.                                    0x1     R/W
                                                                 0     Event causes IRQ.
                                                                 1     Event masked and does not cause IRQ.
0      IRQ2_SDSP0_MASK                                                 Mask SigmaDSP Interrupt 0 to IRQ2.                                    0x1     R/W
                                                                 0     Event causes IRQ.
                                                                 1     Event masked and does not cause IRQ.
CHIP RESETS REGISTER
Address: 0xC0A8, Reset: 0x00, Name: RESETS
                                                                   7   6  5   4   3  2  1  0
                                                                   0 0 0 0 0 0 0 0
                                     [7:5] RESERVED                                            [0] SOFT_FULL_RESET (W)
                                                                                               Software Reset of Entire IC.
                                     [4] SOFT_RESET (W)                                          0: Not applicable.
                                     Software Reset Not Including Register                       1: Write 1 once to soft full reset.
                                     Settings
                                       0: Not applicable.                                      [3:1] RESERVED
                                       1: Write 1 once to soft reset.
Table 192. Bit Descriptions for RESETS
Bits     Bit Name                      Settings             Description                                                                 Reset      Access
[7:5]    RESERVED                                           Reserved.                                                                   0x0        R
4        SOFT_RESET                                         Software Reset Not Including Register Settings.                             0x0        W
                                                      0     Not applicable.
                                                      1     Write 1 once to soft reset.
                                                                       Rev. 0 | Page 182 of 226


Data Sheet                                                                                                                       ADAU1788
Bits     Bit Name                     Settings        Description                                                            Reset      Access
[3:1]    RESERVED                                     Reserved.                                                              0x0        R
0        SOFT_FULL_RESET                              Software Reset of Entire IC.                                           0x0        W
                                                 0    Not applicable.
                                                 1    Write 1 once to soft full reset.
FastDSP CURRENT LAMBDA REGISTER
Address: 0xC0A9, Reset: 0x3F, Name: READ_LAMBDA
                                                7  6   5 4  3   2  1    0
                                                0 0 1 1 1 1 1 1
                                 [7:6] RESERVED                           [5:0] FDSP_CURRENT_LAMBDA (R)
                                                                          FastDSP Bank Switch Ram p Current
                                                                          Lam bda Status
                                                                             0: Bank switch param eter ram p is at
                                                                                 1/64 of full ram p.
                                                                             1: Bank switch param eter ram p is at
                                                                                 2/64 of full ram p.
                                                                                 ...
                                                                            62: Bank switch param eter ram p is at
                                                                                 63/64 of full ram p.
                                                                            63: Bank switch param eter ram p is com plete.
Table 193. Bit Descriptions for READ_LAMBDA
Bits   Bit Name                     Settings    Description                                                                       Reset   Access
[7:6]  RESERVED                                 Reserved.                                                                         0x0     R
[5:0]  FDSP_CURRENT_LAMBDA                      FastDSP Bank Switch Ramp Current Lambda Status. Lambda is a 6-bit                 0x3F    R
                                                value representing the point along the linear interpolation curve
                                                between two banks at which the bank ramp switch stops. Where A
                                                represents coefficient values in the source bank, and B represents
                                                coefficient values in the destination bank: 0 = ((63/64) × A + (1/64) × B),
                                                1 = ((62/64) × A + (2/64) × B), … , 62 = ((1/64) × A + (63/64) × B), 63 =
                                                B (default). Lambda can be updated on the fly via the control interface.
                                                To complete a bank switch, a value of 63 (default setting) must be set.
                                                Actual current ramp point (FDSP_CURRENT_LAMBDA: 0 to 63) can be
                                                read via a status register. When this point reaches 63, the bank switch is
                                                complete, and the current parameters used match the current bank.
                                                Actual step size of linear interpolation is ~12-bits (4096 steps). Parameters in
                                                banks ramped between do not change during a bank switch.
                                             0  Bank switch parameter ramp is at 1/64 of full ramp.
                                             1  Bank switch parameter ramp is at 2/64 of full ramp.
                                            …   …
                                            62  Bank switch parameter ramp is at 63/64 of full ramp.
                                            63  Bank switch parameter ramp is complete.
                                                              Rev. 0 | Page 183 of 226


ADAU1788                                                                                                                                 Data Sheet
CHIP STATUS 1 REGISTER
Address: 0xC0AA, Reset: 0x00, Name: STATUS1
                                                                    7   6  5   4  3  2  1   0
                                                                    0 0 0 0 0 0 0 0
                                       [7:6] RESERVED                                          [0] DAC0_CLIP (R)
                                                                                               DAC Channel 0 Clip Detector
                                       [5] ADC1_CLIP (R)                                         0: Norm al operation.
                                       ADC Channel 1 Clip Detector                               1: Clipping detected.
                                          0: Norm al operation.
                                          1: Am plifier clipping detected.                     [3:1] RESERVED
                                       [4] ADC0_CLIP (R)
                                       ADC Channel 0 Clip Detector
                                          0: Norm al operation.
                                          1: Am plifier clipping detected.
Table 194. Bit Descriptions for STATUS1
Bits        Bit Name                Settings                      Description                                                      Reset    Access
[7:6]       RESERVED                                              Reserved.                                                        0x0      R
5           ADC1_CLIP                                             ADC Channel 1 Clip Detector.                                     0x0      R
                                                            0     Normal operation.
                                                            1     Amplifier clipping detected.
4           ADC0_CLIP                                             ADC Channel 0 Clip Detector.                                     0x0      R
                                                            0     Normal operation.
                                                            1     Amplifier clipping detected.
[3:1]       RESERVED                                              Reserved.                                                        0x0      R
0           DAC0_CLIP                                             DAC Channel 0 Clip Detector.                                     0x0      R
                                                            0     Normal operation.
                                                            1     Clipping detected.
CHIP STATUS 2 REGISTER
Address: 0xC0AB, Reset: 0x00, Name: STATUS2
                                                                    7   6  5    4 3  2  1   0
                                                                    0 0 0 0 0 0 0 0
                               [7] POWER_UP_COMPLETE (R)                                       [0] PLL_LOCK (R)
                               Status of the Power Dom ain Power                               Reads the PLL Lock Status
                               Up Caused by POWER_EN=1                                           0: PLL is not locked.
                                                                                                 1: PLL is locked.
                               [6] SYNC_LOCK (R)
                               Reads the Multichip Synchronization                             [1] AVDD_UVW (R)
                               Lock Status                                                     AVDD Undervoltage Warning
                                                                                                 0: Norm al operation.
                               [5] RESERVED                                                      1: Undervoltage on AVDD detected.
                               [4] SPT0_LOCK (R)                                               [2] ASRCI_LOCK (R)
                               Reads the Serial Port 0 Lock Status                             Input ASRCI Lock Status
                                                                                                 0: ASRC currently unlocked.
                                                                                                 1: ASRC currently locked.
                                                                                               [3] ASRCO_LOCK (R)
                                                                                               Output ASRCI Lock Status
                                                                                                 0: ASRC currently unlocked.
                                                                                                 1: ASRC currently locked.
Table 195. Bit Descriptions for STATUS2
Bits   Bit Name                     Settings           Description                                                                       Reset   Access
7      POWER_UP_COMPLETE                               Status of the Power Domain Power Up Caused by POWER_EN = 1.                       0x0     R
6      SYNC_LOCK                                       Reads the Multichip Synchronization Lock Status.                                  0x0     R
5      RESERVED                                        Reserved.                                                                         0x0     R
4      SPT0_LOCK                                       Reads the Serial Port 0 Lock Status.                                              0x0     R
3      ASRCO_LOCK                                      Output ASRCI Lock Status.                                                         0x0     R
                                                0      ASRC currently unlocked.
                                                1      ASRC currently locked.
                                                                       Rev. 0 | Page 184 of 226


Data Sheet                                                                                                                         ADAU1788
Bits   Bit Name                   Settings         Description                                                                    Reset   Access
2      ASRCI_LOCK                                  Input ASRCI Lock Status.                                                       0x0     R
                                             0     ASRC currently unlocked.
                                             1     ASRC currently locked.
1      AVDD_UVW                                    AVDD Undervoltage Warning.                                                     0x0     R
                                             0     Normal operation.
                                             1     Undervoltage on AVDD detected.
0      PLL_LOCK                                    Reads the PLL Lock Status.                                                     0x0     R
                                             0     PLL is not locked.
                                             1     PLL is locked.
GENERAL-PURPOSE INPUT READ 0 TO INPUT READ 7 REGISTER
Address: 0xC0AC, Reset: 0x00, Name: GPI1
                                                                7  6  5    4 3  2  1   0
                                                               0 0 0 0 0 0 0 0
                                 [7] GPIO7_IN (R)                                         [0] GPIO0_IN (R)
                                 GPIO7 Input Reading                                      GPIO0 Input Reading
                                   0: MP7 (set as GPIO 7) is low.                           0: MP0 (set as GPIO 0) is low.
                                   1: MP7 (set as GPIO 7) is high.                          1: MP0 (set as GPIO 0) is high.
                                 [6] GPIO6_IN (R)                                         [1] GPIO1_IN (R)
                                 GPIO6 Input Reading                                      GPIO1 Input Reading
                                   0: MP6 (set as GPIO 6) is low.                           0: MP1 (set as GPIO 1) is low.
                                   1: MP6 (set as GPIO 6) is high.                          1: MP1 (set as GPIO 1) is high.
                                 [5] GPIO5_IN (R)                                         [2] GPIO2_IN (R)
                                 GPIO5 Input Reading                                      GPIO2 Input Reading
                                   0: MP5 (set as GPIO 5) is low.                           0: MP2 (set as GPIO 2) is low.
                                   1: MP5 (set as GPIO 5) is high.                          1: MP2 (set as GPIO 2) is high.
                                 [4] GPIO4_IN (R)                                         [3] GPIO3_IN (R)
                                 GPIO4 Input Reading                                      GPIO3 Input Reading
                                   0: MP4 (set as GPIO 4) is low.                           0: MP3 (set as GPIO 3) is low.
                                   1: MP4 (set as GPIO 4) is high.                          1: MP3 (set as GPIO 3) is high.
Table 196. Bit Descriptions for GPI1
Bits        Bit Name             Settings                    Description                                                    Reset   Access
7           GPIO7_IN                                         GPIO7 Input Reading.                                           0x0     R
                                                      0      MP7 (set as GPIO 7) is low.
                                                      1      MP7 (set as GPIO 7) is high.
6           GPIO6_IN                                         GPIO6 Input Reading.                                           0x0     R
                                                      0      MP6 (set as GPIO 6) is low.
                                                      1      MP6 (set as GPIO 6) is high.
5           GPIO5_IN                                         GPIO5 Input Reading.                                           0x0     R
                                                      0      MP5 (set as GPIO 5) is low.
                                                      1      MP5 (set as GPIO 5) is high.
4           GPIO4_IN                                         GPIO4 Input Reading.                                           0x0     R
                                                      0      MP4 (set as GPIO 4) is low.
                                                      1      MP4 (set as GPIO 4) is high.
3           GPIO3_IN                                         GPIO3 Input Reading.                                           0x0     R
                                                      0      MP3 (set as GPIO 3) is low.
                                                      1      MP3 (set as GPIO 3) is high.
2           GPIO2_IN                                         GPIO2 Input Reading.                                           0x0     R
                                                      0      MP2 (set as GPIO 2) is low.
                                                      1      MP2 (set as GPIO 2) is high.
                                                                  Rev. 0 | Page 185 of 226


ADAU1788                                                                                                                             Data Sheet
Bits        Bit Name             Settings                   Description                                                    Reset      Access
1           GPIO1_IN                                        GPIO1 Input Reading.                                           0x0        R
                                                      0     MP1 (set as GPIO 1) is low.
                                                      1     MP1 (set as GPIO 1) is high.
0           GPIO0_IN                                        GPIO0 Input Reading.                                           0x0        R
                                                      0     MP0 (set as GPIO 0) is low.
                                                      1     MP0 (set as GPIO 0) is high.
GENERAL-PURPOSE INPUT READ 8 TO INPUT READ 10 REGISTER
Address: 0xC0AD, Reset: 0x00, Name: GPI2
                                                        7   6   5    4   3   2   1   0
                                                        0 0 0 0 0 0 0 0
                                      [7:3] RESERVED                                     [0] GPIO8_IN (R)
                                                                                         GPIO8 Input Reading
                                      [2] GPIO10_IN (R)                                    0: MP8 (set as GPIO 8) is low.
                                      GPIO10 Input Reading                                 1: MP8 (set as GPIO 8) is high.
                                        0: MP10 (set as GPIO10) is low.
                                        1: MP10 (set as GPIO 10) is high.                [1] GPIO9_IN (R)
                                                                                         GPIO9 Input Reading
                                                                                           0: MP9 (set as GPIO 9) is low.
                                                                                           1: MP9 (set as GPIO 9) is high.
Table 197. Bit Descriptions for GPI2
Bits        Bit Name              Settings                 Description                                                      Reset      Access
[7:3]       RESERVED                                       Reserved.                                                        0x0        R
2           GPIO10_IN                                      GPIO10 Input Reading.                                            0x0        R
                                                     0     MP10 (set as GPIO10) is low.
                                                     1     MP10 (set as GPIO 10) is high.
1           GPIO9_IN                                       GPIO9 Input Reading.                                             0x0        R
                                                     0     MP9 (set as GPIO 9) is low.
                                                     1     MP9 (set as GPIO 9) is high.
0           GPIO8_IN                                       GPIO8 Input Reading.                                             0x0        R
                                                     0     MP8 (set as GPIO 8) is low.
                                                     1     MP8 (set as GPIO 8) is high.
DSP STATUS REGISTER
Address: 0xC0AE, Reset: 0x00, Name: DSP_STATUS
                                                          7   6    5   4   3   2   1   0
                                                          0 0 0 0 0 0 0 0
                                        [7:1] RESERVED                                     [0] SDSP_WDOG_ERROR (R)
                                                                                           Sigm aDSP Watchdog Error
                                                                                             0: No watchdog error.
                                                                                             1: Watchdog error.
Table 198. Bit Descriptions for DSP_STATUS
Bits       Bit Name                               Settings                   Description                                       Reset     Access
[7:1]      RESERVED                                                          Reserved.                                         0x0       R
0          SDSP_WDOG_ERROR                                                   SigmaDSP Watchdog Error.                          0x0       R
                                                                       0     No watchdog error.
                                                                       1     Watchdog error.
                                                                  Rev. 0 | Page 186 of 226


Data Sheet                                                                                                                       ADAU1788
IRQ1 STATUS 1 REGISTER
Address: 0xC0AF, Reset: 0x00, Name: IRQ1_STATUS1
                                                                7  6  5   4   3  2  1  0
                                                                0 0 0 0 0 0 0 0
                                  [7:6] RESERVED                                           [0] IRQ1_DAC0_CLIP (R)
                                                                                           DAC Channel 0 Clipping Detected
                                  [5] IRQ1_ADC1_CLIP (R)                                     0: Interrupt not triggered.
                                  ADC Channel 1 Clipping Detected                            1: Clipping detected.
                                    0: Interrupt not triggered.
                                    1: Clipping detected.                                  [3:1] RESERVED
                                  [4] IRQ1_ADC0_CLIP (R)
                                  ADC Channel 0 Clipping Detected
                                    0: Interrupt not triggered.
                                    1: Clipping detected.
Table 199. Bit Descriptions for IRQ1_STATUS1
Bits      Bit Name                       Settings                 Description                                              Reset   Access
[7:6]     RESERVED                                                Reserved.                                                0x0     R
5         IRQ1_ADC1_CLIP                                          ADC Channel 1 Clipping Detected.                         0x0     R
                                                             0    Interrupt not triggered.
                                                             1    Clipping detected.
4         IRQ1_ADC0_CLIP                                          ADC Channel 0 Clipping Detected.                         0x0     R
                                                             0    Interrupt not triggered.
                                                             1    Clipping detected.
[3:1]     RESERVED                                                Reserved.                                                0x0     R
0         IRQ1_DAC0_CLIP                                          DAC Channel 0 Clipping Detected.                         0x0     R
                                                             0    Interrupt not triggered.
                                                             1    Clipping detected.
                                                                    Rev. 0 | Page 187 of 226


ADAU1788                                                                                                                                  Data Sheet
IRQ1 STATUS 2 REGISTER
Address: 0xC0B0, Reset: 0x00, Name: IRQ1_STATUS2
                                                                     7  6   5   4  3  2  1  0
                                                                     0 0 0 0 0 0 0 0
                           [7] IRQ1_ASRCO_UNLOCKED (R)                                          [0] IRQ1_PLL_LOCKED (R)
                           Output ASRC Locked to Unlocked                                       PLL Unlocked to Locked Transition
                           Transition Detected                                                  Detected
                             0: Interrupt not triggered by PLL lock                               0: Interrupt not triggered by PLL lock
                                 event.                                                               event.
                             1: Unlocked to locked transition detected.                           1: PLL unlocked to locked transition
                                                                                                      detected.
                           [6] IRQ1_ASRCO_LOCKED (R)
                           Output ASRC Unlocked to Locked                                       [1] IRQ1_PLL_UNLOCKED (R)
                           Transition Detected                                                  PLL Locked to Unlocked Transition
                             0: Interrupt not triggered by PLL lock                             Detected
                                 event.                                                           0: Interrupt not triggered by PLL lock
                             1: Unlocked to locked transition detected.                               event.
                                                                                                  1: PLL unlocked to locked transition
                           [5] IRQ1_ASRCI_UNLOCKED (R)                                                detected.
                           Input ASRC Locked to Unlocked Transition
                           Detected                                                             [2] IRQ1_AVDD_UVW (R)
                             0: Interrupt not triggered by PLL lock                             AVDD Undervoltage Warning Detected
                                 event.                                                           0: Interrupt not triggered.
                             1: Unlocked to locked transition detected.                           1: AVDD undervoltage warning detected.
                           [4] IRQ1_ASRCI_LOCKED (R)                                            [3] IRQ1_PRAMP (R)
                           Input ASRC Unlocked to Locked Transition                             Param eter Ram p Com plete Interrupt
                           Detected                                                               0: Interrupt not triggered.
                             0: Interrupt not triggered by PLL lock                               1: Interrupt triggered.
                                 event.
                             1: Unlocked to locked transition detected.
Table 200. Bit Descriptions for IRQ1_STATUS2
Bits   Bit Name                              Settings            Description                                                             Reset Access
7      IRQ1_ASRCO_UNLOCKED                                       Output ASRC Locked to Unlocked Transition Detected.                     0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     Unlocked to locked transition detected.
6      IRQ1_ASRCO_LOCKED                                         Output ASRC Unlocked to Locked Transition Detected.                     0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     Unlocked to locked transition detected.
5      IRQ1_ASRCI_UNLOCKED                                       Input ASRC Locked to Unlocked Transition Detected.                      0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     Unlocked to locked transition detected.
4      IRQ1_ASRCI_LOCKED                                         Input ASRC Unlocked to Locked Transition Detected.                      0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     Unlocked to locked transition detected.
3      IRQ1_PRAMP                                                Parameter Ramp Complete Interrupt.                                      0x0   R
                                                           0     Interrupt not triggered.
                                                           1     Interrupt triggered.
2      IRQ1_AVDD_UVW                                             AVDD Undervoltage Warning Detected.                                     0x0   R
                                                           0     Interrupt not triggered.
                                                           1     AVDD undervoltage warning detected.
1      IRQ1_PLL_UNLOCKED                                         PLL Locked to Unlocked Transition Detected.                             0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     PLL unlocked to locked transition detected.
0      IRQ1_PLL_LOCKED                                           PLL Unlocked to Locked Transition Detected.                             0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     PLL unlocked to locked transition detected.
                                                                       Rev. 0 | Page 188 of 226


Data Sheet                                                                                                                    ADAU1788
IRQ1 STATUS 3 REGISTER
Address: 0xC0B1, Reset: 0x00, Name: IRQ1_STATUS3
                                                                      7   6   5 4   3  2  1  0
                                                                      0 0 0 0 0 0 0 0
                                  [7:5] RESERVED                                               [0] IRQ1_SDSP0 (R)
                                                                                               Sigm aDSP Interrupt 0
                                  [4] IRQ1_POWER_UP_COMPLETE (R)                                 0: Interrupt not triggered.
                                  Power Up Not Finished to Com pleted                            1: Interrupt triggered.
                                  Transition Detected
                                    0: Interrupt not triggered by power-up                     [1] IRQ1_SDSP1 (R)
                                        com plete event.                                       Sigm aDSP Interrupt 1
                                    1: Power-up com plete transition detected.                   0: Interrupt not triggered.
                                                                                                 1: Interrupt triggered.
                                  [3] IRQ1_SDSP3 (R)
                                  Sigm aDSP Interrupt 3                                        [2] IRQ1_SDSP2 (R)
                                    0: Interrupt not triggered.                                Sigm aDSP Interrupt 2
                                    1: Interrupt triggered.                                      0: Interrupt not triggered.
                                                                                                 1: Interrupt triggered.
Table 201. Bit Descriptions for IRQ1_STATUS3
Bits   Bit Name                             Settings           Description                                                   Reset Access
[7:5]  RESERVED                                                Reserved.                                                     0x0   R
4      IRQ1_POWER_UP_COMPLETE                                  Power Up Not Finished to Completed Transition Detected.       0x0   R
                                                         0     Interrupt not triggered by power-up complete event.
                                                         1     Power-up complete transition detected.
3      IRQ1_SDSP3                                              SigmaDSP Interrupt 3.                                         0x0   R
                                                         0     Interrupt not triggered.
                                                         1     Interrupt triggered.
2      IRQ1_SDSP2                                              SigmaDSP Interrupt 2.                                         0x0   R
                                                         0     Interrupt not triggered.
                                                         1     Interrupt triggered.
1      IRQ1_SDSP1                                              SigmaDSP Interrupt 1.                                         0x0   R
                                                         0     Interrupt not triggered.
                                                         1     Interrupt triggered.
0      IRQ1_SDSP0                                              SigmaDSP Interrupt 0.                                         0x0   R
                                                         0     Interrupt not triggered.
                                                         1     Interrupt triggered.
                                                                    Rev. 0 | Page 189 of 226


ADAU1788                                                                                                                         Data Sheet
IRQ2 STATUS 1 REGISTER
Address: 0xC0B2, Reset: 0x00, Name: IRQ2_STATUS1
                                                                7  6  5   4   3  2  1  0
                                                                0 0 0 0 0 0 0 0
                                  [7:6] RESERVED                                           [0] IRQ2_DAC0_CLIP (R)
                                                                                           DAC Channel 0 Clipping Detected
                                  [5] IRQ2_ADC1_CLIP (R)                                     0: Interrupt not triggered.
                                  ADC Channel 1 Clipping Detected                            1: Clipping detected.
                                    0: Interrupt not triggered.
                                    1: Clipping detected.                                  [3:1] RESERVED
                                  [4] IRQ2_ADC0_CLIP (R)
                                  ADC Channel 0 Clipping Detected
                                    0: Interrupt not triggered.
                                    1: Clipping detected.
Table 202. Bit Descriptions for IRQ2_STATUS1
Bits      Bit Name                       Settings                 Description                                              Reset    Access
[7:6]     RESERVED                                                Reserved.                                                0x0      R
5         IRQ2_ADC1_CLIP                                          ADC Channel 1 Clipping Detected.                         0x0      R
                                                             0    Interrupt not triggered.
                                                             1    Clipping detected.
4         IRQ2_ADC0_CLIP                                          ADC Channel 0 Clipping Detected.                         0x0      R
                                                             0    Interrupt not triggered.
                                                             1    Clipping detected.
[3:1]     RESERVED                                                Reserved.                                                0x0      R
0         IRQ2_DAC0_CLIP                                          DAC Channel 0 Clipping Detected.                         0x0      R
                                                             0    Interrupt not triggered.
                                                             1    Clipping detected.
                                                                    Rev. 0 | Page 190 of 226


Data Sheet                                                                                                                                 ADAU1788
IRQ2 STATUS 2 REGISTER
Address: 0xC0B3, Reset: 0x00, Name: IRQ2_STATUS2
                                                                     7  6   5   4  3  2  1  0
                                                                     0 0 0 0 0 0 0 0
                           [7] IRQ2_ASRCO_UNLOCKED (R)                                          [0] IRQ2_PLL_LOCKED (R)
                           Output ASRC Locked to Unlocked                                       PLL Unlocked to Locked Transition
                           Transition Detected                                                  Detected
                             0: Interrupt not triggered by PLL lock                               0: Interrupt not triggered by PLL lock
                                 event.                                                               event.
                             1: Unlocked to locked transition detected.                           1: PLL unlocked to locked transition
                                                                                                      detected.
                           [6] IRQ2_ASRCO_LOCKED (R)
                           Output ASRC Unlocked to Locked                                       [1] IRQ2_PLL_UNLOCKED (R)
                           Transition Detected                                                  PLL Locked to Unlocked Transition
                             0: Interrupt not triggered by PLL lock                             Detected
                                 event.                                                           0: Interrupt not triggered by PLL lock
                             1: Unlocked to locked transition detected.                               event.
                                                                                                  1: PLL unlocked to locked transition
                           [5] IRQ2_ASRCI_UNLOCKED (R)                                                detected.
                           Input ASRC Locked to Unlocked Transition
                           Detected                                                             [2] IRQ2_AVDD_UVW (R)
                             0: Interrupt not triggered by PLL lock                             AVDD Undervoltage Warning Detected
                                 event.                                                           0: Interrupt not triggered.
                             1: Unlocked to locked transition detected.                           1: AVDD undervoltage warning detected.
                           [4] IRQ2_ASRCI_LOCKED (R)                                            [3] IRQ2_PRAMP (R)
                           Input ASRC Unlocked to Locked Transition                             Param eter Ram p Com plete Interrupt
                           Detected                                                               0: Interrupt not triggered.
                             0: Interrupt not triggered by PLL lock                               1: Interrupt triggered.
                                 event.
                             1: Unlocked to locked transition detected.
Table 203. Bit Descriptions for IRQ2_STATUS2
Bits   Bit Name                              Settings            Description                                                             Reset Access
7      IRQ2_ASRCO_UNLOCKED                                       Output ASRC Locked to Unlocked Transition Detected.                     0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     Unlocked to locked transition detected.
6      IRQ2_ASRCO_LOCKED                                         Output ASRC Unlocked to Locked Transition Detected.                     0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     Unlocked to locked transition detected.
5      IRQ2_ASRCI_UNLOCKED                                       Input ASRC Locked to Unlocked Transition Detected.                      0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     Unlocked to locked transition detected.
4      IRQ2_ASRCI_LOCKED                                         Input ASRC Unlocked to Locked Transition Detected.                      0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     Unlocked to locked transition detected.
3      IRQ2_PRAMP                                                Parameter Ramp Complete Interrupt.                                      0x0   R
                                                           0     Interrupt not triggered.
                                                           1     Interrupt triggered.
2      IRQ2_AVDD_UVW                                             AVDD Undervoltage Warning Detected.                                     0x0   R
                                                           0     Interrupt not triggered.
                                                           1     AVDD undervoltage warning detected.
1      IRQ2_PLL_UNLOCKED                                         PLL Locked to Unlocked Transition Detected.                             0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     PLL unlocked to locked transition detected.
0      IRQ2_PLL_LOCKED                                           PLL Unlocked to Locked Transition Detected.                             0x0   R
                                                           0     Interrupt not triggered by PLL lock event.
                                                           1     PLL unlocked to locked transition detected.
                                                                       Rev. 0 | Page 191 of 226


ADAU1788                                                                                                                     Data Sheet
IRQ2 STATUS 3 REGISTER
Address: 0xC0B4, Reset: 0x00, Name: IRQ2_STATUS3
                                                                      7   6   5 4   3  2  1  0
                                                                      0 0 0 0 0 0 0 0
                                  [7:5] RESERVED                                               [0] IRQ2_SDSP0 (R)
                                                                                               Sigm aDSP Interrupt 0
                                  [4] IRQ2_POWER_UP_COMPLETE (R)                                 0: Interrupt not triggered.
                                  Power Up Not Finished to Com pleted                            1: Interrupt triggered.
                                  Transition Detected
                                    0: Interrupt not triggered by power-up                     [1] IRQ2_SDSP1 (R)
                                        com plete event.                                       Sigm aDSP Interrupt 1
                                    1: Power-up com plete transition detected.                   0: Interrupt not triggered.
                                                                                                 1: Interrupt triggered.
                                  [3] IRQ2_SDSP3 (R)
                                  Sigm aDSP Interrupt 3                                        [2] IRQ2_SDSP2 (R)
                                    0: Interrupt not triggered.                                Sigm aDSP Interrupt 2
                                    1: Interrupt triggered.                                      0: Interrupt not triggered.
                                                                                                 1: Interrupt triggered.
Table 204. Bit Descriptions for IRQ2_STATUS3
Bits   Bit Name                             Settings           Description                                                   Reset Access
[7:5]  RESERVED                                                Reserved.                                                     0x0   R
4      IRQ2_POWER_UP_COMPLETE                                  Power Up Not Finished to Completed Transition Detected.       0x0   R
                                                         0     Interrupt not triggered by power-up complete event.
                                                         1     Power-up complete transition detected.
3      IRQ2_SDSP3                                              SigmaDSP Interrupt 3.                                         0x0   R
                                                         0     Interrupt not triggered.
                                                         1     Interrupt triggered.
2      IRQ2_SDSP2                                              SigmaDSP Interrupt 2.                                         0x0   R
                                                         0     Interrupt not triggered.
                                                         1     Interrupt triggered.
1      IRQ2_SDSP1                                              SigmaDSP Interrupt 1.                                         0x0   R
                                                         0     Interrupt not triggered.
                                                         1     Interrupt triggered.
0      IRQ2_SDSP0                                              SigmaDSP Interrupt 0.                                         0x0   R
                                                         0     Interrupt not triggered.
                                                         1     Interrupt triggered.
                                                                    Rev. 0 | Page 192 of 226


Data Sheet                                                                                                                                 ADAU1788
SERIAL PORT 0 CONTROL 1 REGISTER
Address: 0xC0B5, Reset: 0x00, Name: SPT0_CTRL1
                                                                7  6  5  4    3 2  1  0
                                                               0 0 0 0 0 0 0 0
                               [7] RESERVED                                               [0] SPT0_SAI_MODE (R/W)
                                                                                          Serial Port, Selects Fram e Clock
                               [6] SPT0_TRI_STATE (R/W)                                   Mode
                               Serial Port Output, Tristate Enable                          0: Stereo. 50% duty cycle fram e clock
                                 1: Tristate enable.                                            (I2S, left justified, or right justified).
                                 0: Tristate disable.                                       1: TDM. Fram e clock is single bit clock
                               [5:4] SPT0_SLOT_WIDTH (R/W)                                      wide pulse.
                               Serial Port, Selects Slot Width                            [3:1] SPT0_DATA_FORMAT (R/W)
                                 00: 32 BCLKs per slot.                                   Serial Port, Selects Data Delay from
                                 01: 16 BCLKs per slot.                                   Fram e Clock Edge
                                 10: 24 BCLKs per slot.                                     001: Left justified, delay by 0.
                                                                                            000: Typical I2S m ode, delay by 1.
                                                                                            010: Delay by 8.
                                                                                            011: Delay by 12.
                                                                                            100: Delay by 16.
Table 205. Bit Descriptions for SPT0_CTRL1
Bits   Bit Name                 Settings          Description                                                                              Reset Access
7      RESERVED                                   Reserved.                                                                                0x0   R/W
6      SPT0_TRI_STATE                             Serial Port Output, Tristate Enable.                                                     0x0   R/W
                                            1     Tristate enable.
                                            0     Tristate disable.
[5:4]  SPT0_SLOT_WIDTH                            Serial Port, Selects Slot Width.                                                         0x0   R/W
                                          00      32 BCLKs per slot.
                                          01      16 BCLKs per slot.
                                          10      24 BCLKs per slot.
[3:1]  SPT0_DATA_FORMAT                           Serial Port, Selects Data Delay from Frame Clock Edge.                                   0x0   R/W
                                        001       Left justified, delay by 0.
                                        000       Typical I2S mode, delay by 1.
                                        010       Delay by 8.
                                        011       Delay by 12.
                                        100       Delay by 16.
0      SPT0_SAI_MODE                              Serial Port, Selects Frame Clock Mode.                                                   0x0   R/W
                                            0     Stereo. 50% duty cycle frame clock (I2S, left justified, or right justified).
                                            1     TDM. Frame clock is single bit clock wide pulse.
                                                                     Rev. 0 | Page 193 of 226


ADAU1788                                                                                                                            Data Sheet
SERIAL PORT 0 CONTROL 2 REGISTER
Address: 0xC0B6, Reset: 0x00, Name: SPT0_CTRL2
                                                                 7 6   5  4   3  2  1  0
                                                                0 0 0 0 0 0 0 0
                                [7] SPT0_LRCLK_POL (R/W)                                   [2:0] SPT0_BCLK_SRC (R/W)
                                Serial Port, Selects Fram e Clock                          Serial Port, Selects BCLK Source
                                Polarity                                                   and Rate
                                  0: Norm al polarity.                                       000: BCLK is from external source.
                                  1: Inverted polarity.                                      001: Generates BCLK at 3.072 MHz.
                                                                                             010: Generates BCLK at 6.144 MHz.
                                [6:4] SPT0_LRCLK_SRC (R/W)                                   011: Generates BCLK at 12.288 MHz.
                                Serial Port, Selects Fram e Clock                            100: Generates BCLK at 24.576 MHz.
                                Source and Rate
                                  000: Fram e clock is from external source.               [3] SPT0_BCLK_POL (R/W)
                                  001: Generates fram e clock with 48 kHz.                 Serial Port, Selects BCLK Polarity
                                  010: Generates fram e clock with 96 kHz.                   0: Captured on rising edge.
                                  011: Generates fram e clock with 192 kHz.                  1: Captured on falling edge.
                                  100: Generates fram e clock with 12 kHz.
                                  101: Generates fram e clock with 24 kHz.
                                  110: Generates fram e clock with 384 kHz.
                                  111: Generates fram e clock with 768 kHz.
Table 206. Bit Descriptions for SPT0_CTRL2
Bits     Bit Name                    Settings              Description                                                          Reset   Access
7        SPT0_LRCLK_POL                                    Serial Port, Selects Frame Clock Polarity.                           0x0     R/W
                                                     0     Normal polarity.
                                                     1     Inverted polarity.
[6:4]    SPT0_LRCLK_SRC                                    Serial Port, Selects Frame Clock Source and Rate.                    0x0     R/W
                                                 000       Frame clock is from external source.
                                                 001       Generates frame clock with 48 kHz.
                                                 010       Generates frame clock with 96 kHz.
                                                  011      Generates frame clock with 192 kHz.
                                                 100       Generates frame clock with 12 kHz.
                                                 101       Generates frame clock with 24 kHz.
                                                  110      Generates frame clock with 384 kHz.
                                                  111      Generates frame clock with 768 kHz.
3        SPT0_BCLK_POL                                     Serial Port, Selects BCLK Polarity.                                  0x0     R/W
                                                     0     Captured on rising edge.
                                                     1     Captured on falling edge.
[2:0]    SPT0_BCLK_SRC                                     Serial Port, Selects BCLK Source and Rate.                           0x0     R/W
                                                 000       BCLK is from external source.
                                                 001       Generates BCLK at 3.072 MHz.
                                                 010       Generates BCLK at 6.144 MHz.
                                                  011      Generates BCLK at 12.288 MHz.
                                                 100       Generates BCLK at 24.576 MHz.
                                                                     Rev. 0 | Page 194 of 226


Data Sheet                                                                                                                  ADAU1788
SERIAL PORT 0 OUTPUT ROUTING SLOT 0 (LEFT) REGISTER
Address: 0xC0B7, Reset: 0x10, Name: SPT0_ROUTE0
                                                  7  6 5  4 3  2  1   0
                                                  0 0 0 1 0 0 0 0
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE0 (R/W)
                                                                         Serial Port Output Route Slot 0 (Left).
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No Output. Slot not used.
Table 207. Bit Descriptions for SPT0_ROUTE0
Bits      Bit Name                          Settings        Description                                               Reset    Access
[7:6]     RESERVED                                          Reserved.                                                 0x0      R
[5:0]     SPT0_OUT_ROUTE0                                   Serial Port Output Route Slot 0 (Left).                   0x10     R/W
                                                  000000    FastDSP Channel 0.
                                                  000001    FastDSP Channel 1.
                                                  000010    FastDSP Channel 2.
                                                  000011    FastDSP Channel 3.
                                                  000100    FastDSP Channel 4.
                                                  000101    FastDSP Channel 5.
                                                  000110    FastDSP Channel 6.
                                                  000111    FastDSP Channel 7.
                                                  001000    FastDSP Channel 8.
                                                  001001    FastDSP Channel 9.
                                                  001010    FastDSP Channel 10.
                                                  001011    FastDSP Channel 11.
                                                  001100    FastDSP Channel 12.
                                                  001101    FastDSP Channel 13.
                                                  001110    FastDSP Channel 14.
                                                   001111   FastDSP Channel 15.
                                                  010000    SigmaDSP Channel 0.
                                                  010001    SigmaDSP Channel 1.
                                                  010010    SigmaDSP Channel 2.
                                                  010011    SigmaDSP Channel 3.
                                                  010100    SigmaDSP Channel 4.
                                                  010101    SigmaDSP Channel 5.
                                                  010110    SigmaDSP Channel 6.
                                                  010111    SigmaDSP Channel 7.
                                                  011000    SigmaDSP Channel 8.
                                                  011001    SigmaDSP Channel 9.
                                                  011010    SigmaDSP Channel 10.
                                                  011011    SigmaDSP Channel 11.
                                                  011100    SigmaDSP Channel 12.
                                                  011101    SigmaDSP Channel 13.
                                                   011110   SigmaDSP Channel 14.
                                                   011111   SigmaDSP Channel 15.
                                                  100000    Output ASRC Channel 0.
                                                  100001    Output ASRC Channel 1.
                                                  100010    Output ASRC Channel 2.
                                                  100011    Output ASRC Channel 3.
                                                            Rev. 0 | Page 195 of 226


ADAU1788                                                                                                                      Data Sheet
Bits      Bit Name                          Settings           Description                                               Reset    Access
                                                  100100       ADC Channel 0.
                                                  100101       ADC Channel 1.
                                                  101000       Digital Microphone Channel 0.
                                                  101001       Digital Microphone Channel 1.
                                                  101010       Digital Microphone Channel 2.
                                                   101011      Digital Microphone Channel 3.
                                                   110000      Fast to Slow Decimator Channel 0.
                                                   110001      Fast to Slow Decimator Channel 1.
                                                   110010      Fast to Slow Decimator Channel 2.
                                                   110011      Fast to Slow Decimator Channel 3.
                                                   110100      Fast to Slow Decimator Channel 4.
                                                   110101      Fast to Slow Decimator Channel 5.
                                                   110110      Fast to Slow Decimator Channel 6.
                                                    110111     Fast to Slow Decimator Channel 7.
                                                     111111    No Output. Slot not used.
SERIAL PORT 0 OUTPUT ROUTING SLOT 1 (RIGHT) REGISTER
Address: 0xC0B8, Reset: 0x11, Name: SPT0_ROUTE1
                                                   7   6 5  4  3  2  1   0
                                                  0 0 0 1 0 0 0 1
                                  [7:6] RESERVED                            [5:0] SPT0_OUT_ROUTE1 (R/W)
                                                                            Serial Port Output Route Slot 1 (Right).
                                                                              000000: FastDSP Channel 0.
                                                                              000001: FastDSP Channel 1.
                                                                              000010: FastDSP Channel 2.
                                                                                        ...
                                                                              110110: Fast to Slow Decim ator Channel 6.
                                                                              110111: Fast to Slow Decim ator Channel 7.
                                                                               111111: No Output. Slot not used.
Table 208. Bit Descriptions for SPT0_ROUTE1
Bits     Bit Name                          Settings           Description                                                Reset    Access
[7:6]    RESERVED                                             Reserved.                                                  0x0      R
[5:0]    SPT0_OUT_ROUTE1                                      Serial Port Output Route Slot 1 (Right).                   0x11     R/W
                                                 000000       FastDSP Channel 0.
                                                 000001       FastDSP Channel 1.
                                                 000010       FastDSP Channel 2.
                                                 000011       FastDSP Channel 3.
                                                 000100       FastDSP Channel 4.
                                                 000101       FastDSP Channel 5.
                                                 000110       FastDSP Channel 6.
                                                  000111      FastDSP Channel 7.
                                                 001000       FastDSP Channel 8.
                                                 001001       FastDSP Channel 9.
                                                 001010       FastDSP Channel 10.
                                                 001011       FastDSP Channel 11.
                                                 001100       FastDSP Channel 12.
                                                 001101       FastDSP Channel 13.
                                                  001110      FastDSP Channel 14.
                                                  001111      FastDSP Channel 15.
                                                               Rev. 0 | Page 196 of 226


Data Sheet                                                           ADAU1788
Bits  Bit Name Settings      Description                       Reset    Access
                     010000  SigmaDSP Channel 0.
                     010001  SigmaDSP Channel 1.
                     010010  SigmaDSP Channel 2.
                     010011  SigmaDSP Channel 3.
                     010100  SigmaDSP Channel 4.
                     010101  SigmaDSP Channel 5.
                     010110  SigmaDSP Channel 6.
                     010111  SigmaDSP Channel 7.
                     011000  SigmaDSP Channel 8.
                     011001  SigmaDSP Channel 9.
                     011010  SigmaDSP Channel 10.
                     011011  SigmaDSP Channel 11.
                     011100  SigmaDSP Channel 12.
                     011101  SigmaDSP Channel 13.
                     011110  SigmaDSP Channel 14.
                      011111 SigmaDSP Channel 15.
                     100000  Output ASRC Channel 0.
                     100001  Output ASRC Channel 1.
                     100010  Output ASRC Channel 2.
                     100011  Output ASRC Channel 3.
                     100100  ADC Channel 0.
                     100101  ADC Channel 1.
                     101000  Digital Microphone Channel 0.
                     101001  Digital Microphone Channel 1.
                     101010  Digital Microphone Channel 2.
                     101011  Digital Microphone Channel 3.
                     110000  Fast to Slow Decimator Channel 0.
                     110001  Fast to Slow Decimator Channel 1.
                     110010  Fast to Slow Decimator Channel 2.
                     110011  Fast to Slow Decimator Channel 3.
                     110100  Fast to Slow Decimator Channel 4.
                     110101  Fast to Slow Decimator Channel 5.
                     110110  Fast to Slow Decimator Channel 6.
                     110111  Fast to Slow Decimator Channel 7.
                      111111 No Output. Slot not used.
                              Rev. 0 | Page 197 of 226


ADAU1788                                                                                                                    Data Sheet
SERIAL PORT 0 OUTPUT ROUTING SLOT 2 REGISTER
Address: 0xC0B9, Reset: 0x3F, Name: SPT0_ROUTE2
                                                  7  6  5 4 3  2  1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE2 (R/W)
                                                                         Serial Port Output Route Slot 2
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 209. Bit Descriptions for SPT0_ROUTE2
Bits      Bit Name                           Settings         Description                                             Reset    Access
[7:6]     RESERVED                                            Reserved.                                               0x0      R
[5:0]     SPT0_OUT_ROUTE2                                     Serial Port Output Route Slot 2                         0x3F     R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                    001111    FastDSP Channel 15.
                                                    010000    SigmaDSP Channel 0.
                                                    010001    SigmaDSP Channel 1.
                                                    010010    SigmaDSP Channel 2.
                                                    010011    SigmaDSP Channel 3.
                                                    010100    SigmaDSP Channel 4.
                                                    010101    SigmaDSP Channel 5.
                                                    010110    SigmaDSP Channel 6.
                                                    010111    SigmaDSP Channel 7.
                                                    011000    SigmaDSP Channel 8.
                                                    011001    SigmaDSP Channel 9.
                                                    011010    SigmaDSP Channel 10.
                                                    011011    SigmaDSP Channel 11.
                                                    011100    SigmaDSP Channel 12.
                                                    011101    SigmaDSP Channel 13.
                                                    011110    SigmaDSP Channel 14.
                                                     011111   SigmaDSP Channel 15.
                                                    100000    Output ASRC Channel 0.
                                                    100001    Output ASRC Channel 1.
                                                    100010    Output ASRC Channel 2.
                                                    100011    Output ASRC Channel 3.
                                                            Rev. 0 | Page 198 of 226


Data Sheet                                                                                                                  ADAU1788
Bits      Bit Name                           Settings         Description                                             Reset   Access
                                                    100100    ADC Channel 0.
                                                    100101    ADC Channel 1.
                                                    101000    Digital Microphone Channel 0.
                                                    101001    Digital Microphone Channel 1.
                                                    101010    Digital Microphone Channel 2.
                                                    101011    Digital Microphone Channel 3.
                                                    110000    Fast to Slow Decimator Channel 0.
                                                    110001    Fast to Slow Decimator Channel 1.
                                                    110010    Fast to Slow Decimator Channel 2.
                                                    110011    Fast to Slow Decimator Channel 3.
                                                    110100    Fast to Slow Decimator Channel 4.
                                                    110101    Fast to Slow Decimator Channel 5.
                                                    110110    Fast to Slow Decimator Channel 6.
                                                    110111    Fast to Slow Decimator Channel 7.
                                                     111111   No output. Slot not used.
SERIAL PORT 0 OUTPUT ROUTING SLOT 3 REGISTER
Address: 0xC0BA, Reset: 0x3F, Name: SPT0_ROUTE3
                                                  7  6  5 4 3  2  1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE3 (R/W)
                                                                         Serial Port Output Route Slot 3
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 210. Bit Descriptions for SPT0_ROUTE3
Bits      Bit Name                           Settings         Description                                             Reset   Access
[7:6]     RESERVED                                            Reserved.                                               0x0     R
[5:0]     SPT0_OUT_ROUTE3                                     Serial Port Output Route Slot 3.                        0x3F    R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                    001111    FastDSP Channel 15.
                                                            Rev. 0 | Page 199 of 226


ADAU1788                                                              Data Sheet
Bits Bit Name Settings        Description                       Reset    Access
                    010000    SigmaDSP Channel 0.
                    010001    SigmaDSP Channel 1.
                    010010    SigmaDSP Channel 2.
                    010011    SigmaDSP Channel 3.
                    010100    SigmaDSP Channel 4.
                    010101    SigmaDSP Channel 5.
                    010110    SigmaDSP Channel 6.
                     010111   SigmaDSP Channel 7.
                    011000    SigmaDSP Channel 8.
                    011001    SigmaDSP Channel 9.
                    011010    SigmaDSP Channel 10.
                     011011   SigmaDSP Channel 11.
                     011100   SigmaDSP Channel 12.
                     011101   SigmaDSP Channel 13.
                     011110   SigmaDSP Channel 14.
                     011111   SigmaDSP Channel 15.
                    100000    Output ASRC Channel 0.
                    100001    Output ASRC Channel 1.
                    100010    Output ASRC Channel 2.
                    100011    Output ASRC Channel 3.
                    100100    ADC Channel 0.
                    100101    ADC Channel 1.
                    101000    Digital Microphone Channel 0.
                    101001    Digital Microphone Channel 1.
                    101010    Digital Microphone Channel 2.
                    101011    Digital Microphone Channel 3.
                    110000    Fast to Slow Decimator Channel 0.
                    110001    Fast to Slow Decimator Channel 1.
                    110010    Fast to Slow Decimator Channel 2.
                     110011   Fast to Slow Decimator Channel 3.
                    110100    Fast to Slow Decimator Channel 4.
                    110101    Fast to Slow Decimator Channel 5.
                     110110   Fast to Slow Decimator Channel 6.
                     110111   Fast to Slow Decimator Channel 7.
                      111111  No output. Slot not used.
                             Rev. 0 | Page 200 of 226


Data Sheet                                                                                                                  ADAU1788
SERIAL PORT 0 OUTPUT ROUTING SLOT 4 REGISTER
Address: 0xC0BB, Reset: 0x3F, Name: SPT0_ROUTE4
                                                  7  6  5 4 3  2  1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE4 (R/W)
                                                                         Serial Port Output Route Slot 4
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 211. Bit Descriptions for SPT0_ROUTE4
Bits      Bit Name                           Settings         Description                                             Reset   Access
[7:6]     RESERVED                                            Reserved.                                               0x0     R
[5:0]     SPT0_OUT_ROUTE4                                     Serial Port Output Route Slot 4.                        0x3F    R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                    001111    FastDSP Channel 15.
                                                    010000    SigmaDSP Channel 0.
                                                    010001    SigmaDSP Channel 1.
                                                    010010    SigmaDSP Channel 2.
                                                    010011    SigmaDSP Channel 3.
                                                    010100    SigmaDSP Channel 4.
                                                    010101    SigmaDSP Channel 5.
                                                    010110    SigmaDSP Channel 6.
                                                    010111    SigmaDSP Channel 7.
                                                    011000    SigmaDSP Channel 8.
                                                    011001    SigmaDSP Channel 9.
                                                    011010    SigmaDSP Channel 10.
                                                    011011    SigmaDSP Channel 11.
                                                    011100    SigmaDSP Channel 12.
                                                    011101    SigmaDSP Channel 13.
                                                    011110    SigmaDSP Channel 14.
                                                     011111   SigmaDSP Channel 15.
                                                    100000    Output ASRC Channel 0.
                                                    100001    Output ASRC Channel 1.
                                                    100010    Output ASRC Channel 2.
                                                    100011    Output ASRC Channel 3.
                                                            Rev. 0 | Page 201 of 226


ADAU1788                                                                                                                     Data Sheet
Bits      Bit Name                           Settings          Description                                             Reset     Access
                                                     100100    ADC Channel 0.
                                                     100101    ADC Channel 1.
                                                     101000    Digital Microphone Channel 0.
                                                     101001    Digital Microphone Channel 1.
                                                     101010    Digital Microphone Channel 2.
                                                     101011    Digital Microphone Channel 3.
                                                     110000    Fast to Slow Decimator Channel 0.
                                                     110001    Fast to Slow Decimator Channel 1.
                                                     110010    Fast to Slow Decimator Channel 2.
                                                     110011    Fast to Slow Decimator Channel 3.
                                                     110100    Fast to Slow Decimator Channel 4.
                                                     110101    Fast to Slow Decimator Channel 5.
                                                     110110    Fast to Slow Decimator Channel 6.
                                                     110111    Fast to Slow Decimator Channel 7.
                                                      111111   No output. Slot not used.
SERIAL PORT 0 OUTPUT ROUTING SLOT 5 REGISTER
Address: 0xC0BC, Reset: 0x3F, Name: SPT0_ROUTE5
                                                   7  6  5 4 3  2  1   0
                                                   0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                          [5:0] SPT0_OUT_ROUTE5 (R/W)
                                                                          Serial Port Output Route Slot 5
                                                                            000000: FastDSP Channel 0.
                                                                            000001: FastDSP Channel 1.
                                                                            000010: FastDSP Channel 2.
                                                                                      ...
                                                                            110110: Fast to Slow Decim ator Channel 6.
                                                                            110111: Fast to Slow Decim ator Channel 7.
                                                                             111111: No output. Slot not used.
Table 212. Bit Descriptions for SPT0_ROUTE5
 Bits   Bit Name              Settings       Description                                                                Reset  Access
 [7:6]  RESERVED                             Reserved.                                                                  0x0    R
 [5:0]  SPT0_OUT_ROUTE5                      Serial Port Output Route Slot 5.                                           0x3F   R/W
                                000000       FastDSP Channel 0.
                                000001       FastDSP Channel 1.
                                000010       FastDSP Channel 2.
                                000011       FastDSP Channel 3.
                                000100       FastDSP Channel 4.
                                000101       FastDSP Channel 5.
                                000110       FastDSP Channel 6.
                                000111       FastDSP Channel 7.
                                001000       FastDSP Channel 8.
                                001001       FastDSP Channel 9.
                                001010       FastDSP Channel 10.
                                001011       FastDSP Channel 11.
                                001100       FastDSP Channel 12.
                                001101       FastDSP Channel 13.
                                001110       FastDSP Channel 14.
                                 001111      FastDSP Channel 15.
                                                             Rev. 0 | Page 202 of 226


Data Sheet                                                             ADAU1788
 Bits Bit Name Settings Description                              Reset  Access
                010000  SigmaDSP Channel 0.
                010001  SigmaDSP Channel 1.
                010010  SigmaDSP Channel 2.
                010011  SigmaDSP Channel 3.
                010100  SigmaDSP Channel 4.
                010101  SigmaDSP Channel 5.
                010110  SigmaDSP Channel 6.
                010111  SigmaDSP Channel 7.
                011000  SigmaDSP Channel 8.
                011001  SigmaDSP Channel 9.
                011010  SigmaDSP Channel 10.
                011011  SigmaDSP Channel 11.
                011100  SigmaDSP Channel 12.
                011101  SigmaDSP Channel 13.
                 011110 SigmaDSP Channel 14.
                 011111 SigmaDSP Channel 15.
                100000  Output ASRC Channel 0.
                100001  Output ASRC Channel 1.
                100010  Output ASRC Channel 2.
                100011  Output ASRC Channel 3.
                100100  ADC Channel 0.
                100101  ADC Channel 1.
                101000  Digital Microphone Channel 0.
                101001  Digital Microphone Channel 1.
                101010  Digital Microphone Channel 2.
                101011  Digital Microphone Channel 3.
                110000  Fast to Slow Decimator Channel 0.
                110001  Fast to Slow Decimator Channel 1.
                110010  Fast to Slow Decimator Channel 2.
                110011  Fast to Slow Decimator Channel 3.
                110100  Fast to Slow Decimator Channel 4.
                110101  Fast to Slow Decimator Channel 5.
                110110  Fast to Slow Decimator Channel 6.
                 110111 Fast to Slow Decimator Channel 7.
                 111111 No output. Slot not used.
                                        Rev. 0 | Page 203 of 226


ADAU1788                                                                                                                    Data Sheet
SERIAL PORT 0 OUTPUT ROUTING SLOT 6 REGISTER
Address: 0xC0BD, Reset: 0x3F, Name: SPT0_ROUTE6
                                                  7  6  5 4 3  2  1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE6 (R/W)
                                                                         Serial Port Output Route Slot 6
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 213. Bit Descriptions for SPT0_ROUTE6
Bits      Bit Name                           Settings         Description                                             Reset    Access
[7:6]     RESERVED                                            Reserved.                                               0x0      R
[5:0]     SPT0_OUT_ROUTE6                                     Serial Port Output Route Slot 6.                        0x3F     R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                    001111    FastDSP Channel 15.
                                                    010000    SigmaDSP Channel 0.
                                                    010001    SigmaDSP Channel 1.
                                                    010010    SigmaDSP Channel 2.
                                                    010011    SigmaDSP Channel 3.
                                                    010100    SigmaDSP Channel 4.
                                                    010101    SigmaDSP Channel 5.
                                                    010110    SigmaDSP Channel 6.
                                                    010111    SigmaDSP Channel 7.
                                                    011000    SigmaDSP Channel 8.
                                                    011001    SigmaDSP Channel 9.
                                                    011010    SigmaDSP Channel 10.
                                                    011011    SigmaDSP Channel 11.
                                                    011100    SigmaDSP Channel 12.
                                                    011101    SigmaDSP Channel 13.
                                                    011110    SigmaDSP Channel 14.
                                                     011111   SigmaDSP Channel 15.
                                                    100000    Output ASRC Channel 0.
                                                    100001    Output ASRC Channel 1.
                                                    100010    Output ASRC Channel 2.
                                                    100011    Output ASRC Channel 3.
                                                            Rev. 0 | Page 204 of 226


Data Sheet                                                                                                                  ADAU1788
Bits      Bit Name                           Settings         Description                                             Reset   Access
                                                    100100    ADC Channel 0.
                                                    100101    ADC Channel 1.
                                                    101000    Digital Microphone Channel 0.
                                                    101001    Digital Microphone Channel 1.
                                                    101010    Digital Microphone Channel 2.
                                                    101011    Digital Microphone Channel 3.
                                                    110000    Fast to Slow Decimator Channel 0.
                                                    110001    Fast to Slow Decimator Channel 1.
                                                    110010    Fast to Slow Decimator Channel 2.
                                                    110011    Fast to Slow Decimator Channel 3.
                                                    110100    Fast to Slow Decimator Channel 4.
                                                    110101    Fast to Slow Decimator Channel 5.
                                                    110110    Fast to Slow Decimator Channel 6.
                                                    110111    Fast to Slow Decimator Channel 7.
                                                     111111   No output. Slot not used.
SERIAL PORT 0 OUTPUT ROUTING SLOT 7 REGISTER
Address: 0xC0BE, Reset: 0x3F, Name: SPT0_ROUTE7
                                                  7  6  5 4 3  2  1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE7 (R/W)
                                                                         Serial Port Output Route Slot 7
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 214. Bit Descriptions for SPT0_ROUTE7
Bits      Bit Name                           Settings         Description                                             Reset   Access
[7:6]     RESERVED                                            Reserved.                                               0x0     R
[5:0]     SPT0_OUT_ROUTE7                                     Serial Port Output Route Slot 7.                        0x3F    R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                    001111    FastDSP Channel 15.
                                                            Rev. 0 | Page 205 of 226


ADAU1788                                                              Data Sheet
Bits Bit Name Settings        Description                       Reset    Access
                    010000    SigmaDSP Channel 0.
                    010001    SigmaDSP Channel 1.
                    010010    SigmaDSP Channel 2.
                    010011    SigmaDSP Channel 3.
                    010100    SigmaDSP Channel 4.
                    010101    SigmaDSP Channel 5.
                    010110    SigmaDSP Channel 6.
                     010111   SigmaDSP Channel 7.
                    011000    SigmaDSP Channel 8.
                    011001    SigmaDSP Channel 9.
                    011010    SigmaDSP Channel 10.
                     011011   SigmaDSP Channel 11.
                     011100   SigmaDSP Channel 12.
                     011101   SigmaDSP Channel 13.
                     011110   SigmaDSP Channel 14.
                     011111   SigmaDSP Channel 15.
                    100000    Output ASRC Channel 0.
                    100001    Output ASRC Channel 1.
                    100010    Output ASRC Channel 2.
                    100011    Output ASRC Channel 3.
                    100100    ADC Channel 0.
                    100101    ADC Channel 1.
                    101000    Digital Microphone Channel 0.
                    101001    Digital Microphone Channel 1.
                    101010    Digital Microphone Channel 2.
                    101011    Digital Microphone Channel 3.
                    110000    Fast to Slow Decimator Channel 0.
                    110001    Fast to Slow Decimator Channel 1.
                    110010    Fast to Slow Decimator Channel 2.
                     110011   Fast to Slow Decimator Channel 3.
                    110100    Fast to Slow Decimator Channel 4.
                    110101    Fast to Slow Decimator Channel 5.
                     110110   Fast to Slow Decimator Channel 6.
                     110111   Fast to Slow Decimator Channel 7.
                      111111  No output. Slot not used.
                             Rev. 0 | Page 206 of 226


Data Sheet                                                                                                                  ADAU1788
SERIAL PORT 0 OUTPUT ROUTING SLOT 8 REGISTER
Address: 0xC0BF, Reset: 0x3F, Name: SPT0_ROUTE8
                                                  7  6  5 4 3  2  1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE8 (R/W)
                                                                         Serial Port Output Route Slot 8
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 215. Bit Descriptions for SPT0_ROUTE8
Bits      Bit Name                           Settings         Description                                             Reset   Access
[7:6]     RESERVED                                            Reserved.                                               0x0     R
[5:0]     SPT0_OUT_ROUTE8                                     Serial Port Output Route Slot 8.                        0x3F    R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                    001111    FastDSP Channel 15.
                                                    010000    SigmaDSP Channel 0.
                                                    010001    SigmaDSP Channel 1.
                                                    010010    SigmaDSP Channel 2.
                                                    010011    SigmaDSP Channel 3.
                                                    010100    SigmaDSP Channel 4.
                                                    010101    SigmaDSP Channel 5.
                                                    010110    SigmaDSP Channel 6.
                                                    010111    SigmaDSP Channel 7.
                                                    011000    SigmaDSP Channel 8.
                                                    011001    SigmaDSP Channel 9.
                                                    011010    SigmaDSP Channel 10.
                                                    011011    SigmaDSP Channel 11.
                                                    011100    SigmaDSP Channel 12.
                                                    011101    SigmaDSP Channel 13.
                                                    011110    SigmaDSP Channel 14.
                                                     011111   SigmaDSP Channel 15.
                                                    100000    Output ASRC Channel 0.
                                                    100001    Output ASRC Channel 1.
                                                    100010    Output ASRC Channel 2.
                                                    100011    Output ASRC Channel 3.
                                                            Rev. 0 | Page 207 of 226


ADAU1788                                                                                                                    Data Sheet
Bits      Bit Name                           Settings         Description                                             Reset    Access
                                                    100100    ADC Channel 0.
                                                    100101    ADC Channel 1.
                                                    101000    Digital Microphone Channel 0.
                                                    101001    Digital Microphone Channel 1.
                                                    101010    Digital Microphone Channel 2.
                                                    101011    Digital Microphone Channel 3.
                                                    110000    Fast to Slow Decimator Channel 0.
                                                    110001    Fast to Slow Decimator Channel 1.
                                                    110010    Fast to Slow Decimator Channel 2.
                                                    110011    Fast to Slow Decimator Channel 3.
                                                    110100    Fast to Slow Decimator Channel 4.
                                                    110101    Fast to Slow Decimator Channel 5.
                                                    110110    Fast to Slow Decimator Channel 6.
                                                    110111    Fast to Slow Decimator Channel 7.
                                                     111111   No output. Slot not used.
SERIAL PORT 0 OUTPUT ROUTING SLOT 9 REGISTER
Address: 0xC0C0, Reset: 0x3F, Name: SPT0_ROUTE9
                                                  7  6  5 4 3  2  1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE9 (R/W)
                                                                         Serial Port Output Route Slot 9
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 216. Bit Descriptions for SPT0_ROUTE9
Bits      Bit Name                           Settings         Description                                             Reset    Access
[7:6]     RESERVED                                            Reserved.                                               0x0      R
[5:0]     SPT0_OUT_ROUTE9                                     Serial Port Output Route Slot 9.                        0x3F     R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                    001111    FastDSP Channel 15.
                                                            Rev. 0 | Page 208 of 226


Data Sheet                                                             ADAU1788
Bits  Bit Name Settings        Description                       Reset   Access
                     010000    SigmaDSP Channel 0.
                     010001    SigmaDSP Channel 1.
                     010010    SigmaDSP Channel 2.
                     010011    SigmaDSP Channel 3.
                     010100    SigmaDSP Channel 4.
                     010101    SigmaDSP Channel 5.
                     010110    SigmaDSP Channel 6.
                      010111   SigmaDSP Channel 7.
                     011000    SigmaDSP Channel 8.
                     011001    SigmaDSP Channel 9.
                     011010    SigmaDSP Channel 10.
                      011011   SigmaDSP Channel 11.
                      011100   SigmaDSP Channel 12.
                      011101   SigmaDSP Channel 13.
                      011110   SigmaDSP Channel 14.
                      011111   SigmaDSP Channel 15.
                     100000    Output ASRC Channel 0.
                     100001    Output ASRC Channel 1.
                     100010    Output ASRC Channel 2.
                     100011    Output ASRC Channel 3.
                     100100    ADC Channel 0.
                     100101    ADC Channel 1.
                     101000    Digital Microphone Channel 0.
                     101001    Digital Microphone Channel 1.
                     101010    Digital Microphone Channel 2.
                     101011    Digital Microphone Channel 3.
                     110000    Fast to Slow Decimator Channel 0.
                     110001    Fast to Slow Decimator Channel 1.
                     110010    Fast to Slow Decimator Channel 2.
                      110011   Fast to Slow Decimator Channel 3.
                     110100    Fast to Slow Decimator Channel 4.
                     110101    Fast to Slow Decimator Channel 5.
                      110110   Fast to Slow Decimator Channel 6.
                      110111   Fast to Slow Decimator Channel 7.
                       111111  No output. Slot not used.
                              Rev. 0 | Page 209 of 226


ADAU1788                                                                                                                    Data Sheet
SERIAL PORT 0 OUTPUT ROUTING SLOT 10 REGISTER
Address: 0xC0C1, Reset: 0x3F, Name: SPT0_ROUTE10
                                                  7 6  5 4  3 2   1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE10 (R/W)
                                                                         Serial Port Output Route Slot 10
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 217. Bit Descriptions for SPT0_ROUTE10
Bits      Bit Name                            Settings        Description                                             Reset    Access
[7:6]     RESERVED                                            Reserved.                                               0x0      R
[5:0]     SPT0_OUT_ROUTE10                                    Serial Port Output Route Slot 10.                       0x3F     R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                     001111   FastDSP Channel 15.
                                                    010000    SigmaDSP Channel 0.
                                                    010001    SigmaDSP Channel 1.
                                                    010010    SigmaDSP Channel 2.
                                                    010011    SigmaDSP Channel 3.
                                                    010100    SigmaDSP Channel 4.
                                                    010101    SigmaDSP Channel 5.
                                                    010110    SigmaDSP Channel 6.
                                                    010111    SigmaDSP Channel 7.
                                                    011000    SigmaDSP Channel 8.
                                                    011001    SigmaDSP Channel 9.
                                                    011010    SigmaDSP Channel 10.
                                                    011011    SigmaDSP Channel 11.
                                                    011100    SigmaDSP Channel 12.
                                                    011101    SigmaDSP Channel 13.
                                                     011110   SigmaDSP Channel 14.
                                                     011111   SigmaDSP Channel 15.
                                                    100000    Output ASRC Channel 0.
                                                    100001    Output ASRC Channel 1.
                                                    100010    Output ASRC Channel 2.
                                                    100011    Output ASRC Channel 3.
                                                            Rev. 0 | Page 210 of 226


Data Sheet                                                                                                                   ADAU1788
Bits      Bit Name                            Settings         Description                                             Reset   Access
                                                    100100     ADC Channel 0.
                                                    100101     ADC Channel 1.
                                                    101000     Digital Microphone Channel 0.
                                                    101001     Digital Microphone Channel 1.
                                                    101010     Digital Microphone Channel 2.
                                                    101011     Digital Microphone Channel 3.
                                                    110000     Fast to Slow Decimator Channel 0.
                                                    110001     Fast to Slow Decimator Channel 1.
                                                    110010     Fast to Slow Decimator Channel 2.
                                                    110011     Fast to Slow Decimator Channel 3.
                                                    110100     Fast to Slow Decimator Channel 4.
                                                    110101     Fast to Slow Decimator Channel 5.
                                                    110110     Fast to Slow Decimator Channel 6.
                                                     110111    Fast to Slow Decimator Channel 7.
                                                      111111   No output. Slot not used.
SERIAL PORT 0 OUTPUT ROUTING SLOT 11 REGISTER
Address: 0xC0C2, Reset: 0x3F, Name: SPT0_ROUTE11
                                                  7 6   5 4  3 2   1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                          [5:0] SPT0_OUT_ROUTE11 (R/W)
                                                                          Serial Port Output Route Slot 11
                                                                            000000: FastDSP Channel 0.
                                                                            000001: FastDSP Channel 1.
                                                                            000010: FastDSP Channel 2.
                                                                                      ...
                                                                            110110: Fast to Slow Decim ator Channel 6.
                                                                            110111: Fast to Slow Decim ator Channel 7.
                                                                             111111: No output. Slot not used.
Table 218. Bit Descriptions for SPT0_ROUTE11
Bits      Bit Name                            Settings         Description                                             Reset   Access
[7:6]     RESERVED                                             Reserved.                                               0x0     R
[5:0]     SPT0_OUT_ROUTE11                                     Serial Port Output Route Slot 11.                       0x3F    R/W
                                                    000000     FastDSP Channel 0.
                                                    000001     FastDSP Channel 1.
                                                    000010     FastDSP Channel 2.
                                                    000011     FastDSP Channel 3.
                                                    000100     FastDSP Channel 4.
                                                    000101     FastDSP Channel 5.
                                                    000110     FastDSP Channel 6.
                                                    000111     FastDSP Channel 7.
                                                    001000     FastDSP Channel 8.
                                                    001001     FastDSP Channel 9.
                                                    001010     FastDSP Channel 10.
                                                    001011     FastDSP Channel 11.
                                                    001100     FastDSP Channel 12.
                                                    001101     FastDSP Channel 13.
                                                    001110     FastDSP Channel 14.
                                                     001111    FastDSP Channel 15.
                                                             Rev. 0 | Page 211 of 226


ADAU1788                                                              Data Sheet
Bits Bit Name Settings        Description                       Reset    Access
                    010000    SigmaDSP Channel 0.
                    010001    SigmaDSP Channel 1.
                    010010    SigmaDSP Channel 2.
                    010011    SigmaDSP Channel 3.
                    010100    SigmaDSP Channel 4.
                    010101    SigmaDSP Channel 5.
                    010110    SigmaDSP Channel 6.
                    010111    SigmaDSP Channel 7.
                    011000    SigmaDSP Channel 8.
                    011001    SigmaDSP Channel 9.
                    011010    SigmaDSP Channel 10.
                    011011    SigmaDSP Channel 11.
                    011100    SigmaDSP Channel 12.
                    011101    SigmaDSP Channel 13.
                    011110    SigmaDSP Channel 14.
                     011111   SigmaDSP Channel 15.
                    100000    Output ASRC Channel 0.
                    100001    Output ASRC Channel 1.
                    100010    Output ASRC Channel 2.
                    100011    Output ASRC Channel 3.
                    100100    ADC Channel 0.
                    100101    ADC Channel 1.
                    101000    Digital Microphone Channel 0.
                    101001    Digital Microphone Channel 1.
                    101010    Digital Microphone Channel 2.
                    101011    Digital Microphone Channel 3.
                    110000    Fast to Slow Decimator Channel 0.
                    110001    Fast to Slow Decimator Channel 1.
                    110010    Fast to Slow Decimator Channel 2.
                    110011    Fast to Slow Decimator Channel 3.
                    110100    Fast to Slow Decimator Channel 4.
                    110101    Fast to Slow Decimator Channel 5.
                    110110    Fast to Slow Decimator Channel 6.
                    110111    Fast to Slow Decimator Channel 7.
                     111111   No output. Slot not used.
                            Rev. 0 | Page 212 of 226


Data Sheet                                                                                                                  ADAU1788
SERIAL PORT 0 OUTPUT ROUTING SLOT 12 REGISTER
Address: 0xC0C3, Reset: 0x3F, Name: SPT0_ROUTE12
                                                  7 6  5 4  3 2   1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE12 (R/W)
                                                                         Serial Port Output Route Slot 12
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 219. Bit Descriptions for SPT0_ROUTE12
Bits      Bit Name                            Settings        Description                                             Reset   Access
[7:6]     RESERVED                                            Reserved.                                               0x0     R
[5:0]     SPT0_OUT_ROUTE12                                    Serial Port Output Route Slot 12.                       0x3F    R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                     001111   FastDSP Channel 15.
                                                    010000    SigmaDSP Channel 0.
                                                    010001    SigmaDSP Channel 1.
                                                    010010    SigmaDSP Channel 2.
                                                    010011    SigmaDSP Channel 3.
                                                    010100    SigmaDSP Channel 4.
                                                    010101    SigmaDSP Channel 5.
                                                    010110    SigmaDSP Channel 6.
                                                    010111    SigmaDSP Channel 7.
                                                    011000    SigmaDSP Channel 8.
                                                    011001    SigmaDSP Channel 9.
                                                    011010    SigmaDSP Channel 10.
                                                    011011    SigmaDSP Channel 11.
                                                    011100    SigmaDSP Channel 12.
                                                    011101    SigmaDSP Channel 13.
                                                     011110   SigmaDSP Channel 14.
                                                     011111   SigmaDSP Channel 15.
                                                    100000    Output ASRC Channel 0.
                                                    100001    Output ASRC Channel 1.
                                                    100010    Output ASRC Channel 2.
                                                    100011    Output ASRC Channel 3.
                                                            Rev. 0 | Page 213 of 226


ADAU1788                                                                                                                     Data Sheet
Bits      Bit Name                            Settings         Description                                             Reset    Access
                                                    100100     ADC Channel 0.
                                                    100101     ADC Channel 1.
                                                    101000     Digital Microphone Channel 0.
                                                    101001     Digital Microphone Channel 1.
                                                    101010     Digital Microphone Channel 2.
                                                    101011     Digital Microphone Channel 3.
                                                    110000     Fast to Slow Decimator Channel 0.
                                                    110001     Fast to Slow Decimator Channel 1.
                                                    110010     Fast to Slow Decimator Channel 2.
                                                    110011     Fast to Slow Decimator Channel 3.
                                                    110100     Fast to Slow Decimator Channel 4.
                                                    110101     Fast to Slow Decimator Channel 5.
                                                    110110     Fast to Slow Decimator Channel 6.
                                                     110111    Fast to Slow Decimator Channel 7.
                                                      111111   No output. Slot not used.
SERIAL PORT 0 OUTPUT ROUTING SLOT 13 REGISTER
Address: 0xC0C4, Reset: 0x3F, Name: SPT0_ROUTE13
                                                  7 6   5 4  3 2   1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                          [5:0] SPT0_OUT_ROUTE13 (R/W)
                                                                          Serial Port Output Route Slot 13
                                                                            000000: FastDSP Channel 0.
                                                                            000001: FastDSP Channel 1.
                                                                            000010: FastDSP Channel 2.
                                                                                      ...
                                                                            110110: Fast to Slow Decim ator Channel 6.
                                                                            110111: Fast to Slow Decim ator Channel 7.
                                                                             111111: No output. Slot not used.
Table 220. Bit Descriptions for SPT0_ROUTE13
Bits      Bit Name                            Settings         Description                                             Reset    Access
[7:6]     RESERVED                                             Reserved.                                               0x0      R
[5:0]     SPT0_OUT_ROUTE13                                     Serial Port Output Route Slot 13.                       0x3F     R/W
                                                    000000     FastDSP Channel 0.
                                                    000001     FastDSP Channel 1.
                                                    000010     FastDSP Channel 2.
                                                    000011     FastDSP Channel 3.
                                                    000100     FastDSP Channel 4.
                                                    000101     FastDSP Channel 5.
                                                    000110     FastDSP Channel 6.
                                                    000111     FastDSP Channel 7.
                                                    001000     FastDSP Channel 8.
                                                    001001     FastDSP Channel 9.
                                                    001010     FastDSP Channel 10.
                                                    001011     FastDSP Channel 11.
                                                    001100     FastDSP Channel 12.
                                                    001101     FastDSP Channel 13.
                                                    001110     FastDSP Channel 14.
                                                     001111    FastDSP Channel 15.
                                                             Rev. 0 | Page 214 of 226


Data Sheet                                                             ADAU1788
Bits  Bit Name Settings        Description                       Reset   Access
                     010000    SigmaDSP Channel 0.
                     010001    SigmaDSP Channel 1.
                     010010    SigmaDSP Channel 2.
                     010011    SigmaDSP Channel 3.
                     010100    SigmaDSP Channel 4.
                     010101    SigmaDSP Channel 5.
                     010110    SigmaDSP Channel 6.
                     010111    SigmaDSP Channel 7.
                     011000    SigmaDSP Channel 8.
                     011001    SigmaDSP Channel 9.
                     011010    SigmaDSP Channel 10.
                     011011    SigmaDSP Channel 11.
                     011100    SigmaDSP Channel 12.
                     011101    SigmaDSP Channel 13.
                     011110    SigmaDSP Channel 14.
                      011111   SigmaDSP Channel 15.
                     100000    Output ASRC Channel 0.
                     100001    Output ASRC Channel 1.
                     100010    Output ASRC Channel 2.
                     100011    Output ASRC Channel 3.
                     100100    ADC Channel 0.
                     100101    ADC Channel 1.
                     101000    Digital Microphone Channel 0.
                     101001    Digital Microphone Channel 1.
                     101010    Digital Microphone Channel 2.
                     101011    Digital Microphone Channel 3.
                     110000    Fast to Slow Decimator Channel 0.
                     110001    Fast to Slow Decimator Channel 1.
                     110010    Fast to Slow Decimator Channel 2.
                     110011    Fast to Slow Decimator Channel 3.
                     110100    Fast to Slow Decimator Channel 4.
                     110101    Fast to Slow Decimator Channel 5.
                     110110    Fast to Slow Decimator Channel 6.
                     110111    Fast to Slow Decimator Channel 7.
                      111111   No output. Slot not used.
                             Rev. 0 | Page 215 of 226


ADAU1788                                                                                                                    Data Sheet
SERIAL PORT 0 OUTPUT ROUTING SLOT 14 REGISTER
Address: 0xC0C5, Reset: 0x3F, Name: SPT0_ROUTE14
                                                  7 6  5 4  3 2   1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                         [5:0] SPT0_OUT_ROUTE14 (R/W)
                                                                         Serial Port Output Route Slot 14
                                                                           000000: FastDSP Channel 0.
                                                                           000001: FastDSP Channel 1.
                                                                           000010: FastDSP Channel 2.
                                                                                     ...
                                                                           110110: Fast to Slow Decim ator Channel 6.
                                                                           110111: Fast to Slow Decim ator Channel 7.
                                                                            111111: No output. Slot not used.
Table 221. Bit Descriptions for SPT0_ROUTE14
Bits      Bit Name                            Settings        Description                                             Reset    Access
[7:6]     RESERVED                                            Reserved.                                               0x0      R
[5:0]     SPT0_OUT_ROUTE14                                    Serial Port Output Route Slot 14.                       0x3F     R/W
                                                    000000    FastDSP Channel 0.
                                                    000001    FastDSP Channel 1.
                                                    000010    FastDSP Channel 2.
                                                    000011    FastDSP Channel 3.
                                                    000100    FastDSP Channel 4.
                                                    000101    FastDSP Channel 5.
                                                    000110    FastDSP Channel 6.
                                                    000111    FastDSP Channel 7.
                                                    001000    FastDSP Channel 8.
                                                    001001    FastDSP Channel 9.
                                                    001010    FastDSP Channel 10.
                                                    001011    FastDSP Channel 11.
                                                    001100    FastDSP Channel 12.
                                                    001101    FastDSP Channel 13.
                                                    001110    FastDSP Channel 14.
                                                     001111   FastDSP Channel 15.
                                                    010000    SigmaDSP Channel 0.
                                                    010001    SigmaDSP Channel 1.
                                                    010010    SigmaDSP Channel 2.
                                                    010011    SigmaDSP Channel 3.
                                                    010100    SigmaDSP Channel 4.
                                                    010101    SigmaDSP Channel 5.
                                                    010110    SigmaDSP Channel 6.
                                                    010111    SigmaDSP Channel 7.
                                                    011000    SigmaDSP Channel 8.
                                                    011001    SigmaDSP Channel 9.
                                                    011010    SigmaDSP Channel 10.
                                                    011011    SigmaDSP Channel 11.
                                                    011100    SigmaDSP Channel 12.
                                                    011101    SigmaDSP Channel 13.
                                                     011110   SigmaDSP Channel 14.
                                                     011111   SigmaDSP Channel 15.
                                                    100000    Output ASRC Channel 0.
                                                    100001    Output ASRC Channel 1.
                                                    100010    Output ASRC Channel 2.
                                                    100011    Output ASRC Channel 3.
                                                            Rev. 0 | Page 216 of 226


Data Sheet                                                                                                                   ADAU1788
Bits      Bit Name                            Settings         Description                                             Reset   Access
                                                    100100     ADC Channel 0.
                                                    100101     ADC Channel 1.
                                                    101000     Digital Microphone Channel 0.
                                                    101001     Digital Microphone Channel 1.
                                                    101010     Digital Microphone Channel 2.
                                                    101011     Digital Microphone Channel 3.
                                                    110000     Fast to Slow Decimator Channel 0.
                                                    110001     Fast to Slow Decimator Channel 1.
                                                    110010     Fast to Slow Decimator Channel 2.
                                                    110011     Fast to Slow Decimator Channel 3.
                                                    110100     Fast to Slow Decimator Channel 4.
                                                    110101     Fast to Slow Decimator Channel 5.
                                                    110110     Fast to Slow Decimator Channel 6.
                                                     110111    Fast to Slow Decimator Channel 7.
                                                      111111   No output. Slot not used.
SERIAL PORT 0 OUTPUT ROUTING SLOT 15 REGISTER
Address: 0xC0C6, Reset: 0x3F, Name: SPT0_ROUTE15
                                                  7 6   5 4  3 2   1   0
                                                  0 0 1 1 1 1 1 1
                                  [7:6] RESERVED                          [5:0] SPT0_OUT_ROUTE15 (R/W)
                                                                          Serial Port Output Route Slot 15
                                                                            000000: FastDSP Channel 0.
                                                                            000001: FastDSP Channel 1.
                                                                            000010: FastDSP Channel 2.
                                                                                      ...
                                                                            110110: Fast to Slow Decim ator Channel 6.
                                                                            110111: Fast to Slow Decim ator Channel 7.
                                                                             111111: No output. Slot not used.
Table 222. Bit Descriptions for SPT0_ROUTE15
Bits      Bit Name                            Settings         Description                                             Reset   Access
[7:6]     RESERVED                                             Reserved.                                               0x0     R
[5:0]     SPT0_OUT_ROUTE15                                     Serial Port Output Route Slot 15.                       0x3F    R/W
                                                    000000     FastDSP Channel 0.
                                                    000001     FastDSP Channel 1.
                                                    000010     FastDSP Channel 2.
                                                    000011     FastDSP Channel 3.
                                                    000100     FastDSP Channel 4.
                                                    000101     FastDSP Channel 5.
                                                    000110     FastDSP Channel 6.
                                                    000111     FastDSP Channel 7.
                                                    001000     FastDSP Channel 8.
                                                    001001     FastDSP Channel 9.
                                                    001010     FastDSP Channel 10.
                                                    001011     FastDSP Channel 11.
                                                    001100     FastDSP Channel 12.
                                                    001101     FastDSP Channel 13.
                                                    001110     FastDSP Channel 14.
                                                     001111    FastDSP Channel 15.
                                                             Rev. 0 | Page 217 of 226


ADAU1788                                                              Data Sheet
Bits Bit Name Settings        Description                       Reset    Access
                    010000    SigmaDSP Channel 0.
                    010001    SigmaDSP Channel 1.
                    010010    SigmaDSP Channel 2.
                    010011    SigmaDSP Channel 3.
                    010100    SigmaDSP Channel 4.
                    010101    SigmaDSP Channel 5.
                    010110    SigmaDSP Channel 6.
                    010111    SigmaDSP Channel 7.
                    011000    SigmaDSP Channel 8.
                    011001    SigmaDSP Channel 9.
                    011010    SigmaDSP Channel 10.
                    011011    SigmaDSP Channel 11.
                    011100    SigmaDSP Channel 12.
                    011101    SigmaDSP Channel 13.
                    011110    SigmaDSP Channel 14.
                     011111   SigmaDSP Channel 15.
                    100000    Output ASRC Channel 0.
                    100001    Output ASRC Channel 1.
                    100010    Output ASRC Channel 2.
                    100011    Output ASRC Channel 3.
                    100100    ADC Channel 0.
                    100101    ADC Channel 1.
                    101000    Digital Microphone Channel 0.
                    101001    Digital Microphone Channel 1.
                    101010    Digital Microphone Channel 2.
                    101011    Digital Microphone Channel 3.
                    110000    Fast to Slow Decimator Channel 0.
                    110001    Fast to Slow Decimator Channel 1.
                    110010    Fast to Slow Decimator Channel 2.
                    110011    Fast to Slow Decimator Channel 3.
                    110100    Fast to Slow Decimator Channel 4.
                    110101    Fast to Slow Decimator Channel 5.
                    110110    Fast to Slow Decimator Channel 6.
                    110111    Fast to Slow Decimator Channel 7.
                     111111   No output. Slot not used.
                            Rev. 0 | Page 218 of 226


Data Sheet                                                                                                                                ADAU1788
PDM SAMPLE RATE AND FILTERING CONTROL REGISTER
Address: 0xC0DC, Reset: 0x02, Name: PDM_CTRL1
                                                               7   6 5  4  3    2 1  0
                                                               0 0 0 0 0 0 1 0
                          [7] PDM_MORE_FILT (R/W)                                        [2:0] PDM_FS (R/W)
                          PDM Output Additional Interpolation                            PDM Output Path Sam ple Rate Selection
                          Filtering Selection                                              000: 12 kHz sam ple rate.
                            0: Less interpolation filtering: lower                         001: 24 kHz sam ple rate.
                                delay.                                                     010: 48 kHz sam ple rate.
                            1: More interpolation filtering: higher                        011: 96 kHz sam ple rate.
                                delay.                                                     100: 192 kHz sam ple rate.
                                                                                           101: 384 kHz sam ple rate.
                          [6:5] RESERVED                                                   110: 768 kHz sam ple rate.
                          [4] PDM_RATE (R/W)                                             [3] PDM_FCOMP (R/W)
                          PDM Output Rate                                                PDM Output Frequency Response
                            0: 6.144 MHz PDM output rate.                                Com pensation
                            1: 3.072 MHz PDM output rate.                                  0: High frequency response is not com pensated
                                                                                               (lower delay).
                                                                                           1: High frequency response is com pensated
                                                                                               for sam ples rates of 192 kHz or lower
                                                                                               when PDM_MORE_FILT = 1 (higher
                                                                                               delay).
Table 223. Bit Descriptions for PDM_CTRL1
Bits   Bit Name           Settings          Description                                                                                   Reset Access
7      PDM_MORE_FILT                        PDM Output Additional Interpolation Filtering Selection.                                      0x0   R/W
                                     0      Less interpolation filtering: lower delay.
                                     1      More interpolation filtering: higher delay.
[6:5]  RESERVED                             Reserved.                                                                                     0x0   R
4      PDM_RATE                             PDM Output Rate.                                                                              0x0   R/W
                                     0      6.144 MHz PDM output rate.
                                     1      3.072 MHz PDM output rate.
3      PDM_FCOMP                            PDM Output Frequency Response Compensation.                                                   0x0   R/W
                                     0      High frequency response is not compensated (lower delay).
                                     1      High frequency response is compensated for samples rates of 192 kHz or lower
                                            when PDM_MORE_FILT = 1 (higher delay).
[2:0]  PDM_FS                               PDM Output Path Sample Rate Selection.                                                        0x2   R/W
                                  000       12 kHz sample rate.
                                  001       24 kHz sample rate.
                                  010       48 kHz sample rate.
                                   011      96 kHz sample rate.
                                  100       192 kHz sample rate.
                                  101       384 kHz sample rate.
                                   110      768 kHz sample rate.
                                                                       Rev. 0 | Page 219 of 226


ADAU1788                                                                                                                                Data Sheet
PDM MUTING, HIGH-PASS, AND VOLUME OPTIONS REGISTER
Address: 0xC0DD, Reset: 0xC4, Name: PDM_CTRL2
                                                                7   6  5  4    3 2  1  0
                                                                1 1 0 0 0 1 0 0
                              [7] PDM1_MUTE (R/W)                                          [0] PDM_VOL_LINK (R/W)
                              PDM Output Channel 1 Mute Control                            PDM Output Volum e Link
                                0: PDM output unm uted.                                      0: Each ADC channel uses its respective
                                1: PDM output m uted.                                           volum e value.
                                                                                             1: All ADC channels use Channel 0
                              [6] PDM0_MUTE (R/W)                                               volum e value.
                              PDM Output Channel 0 Mute Control
                                0: PDM output unm uted.                                    [1] PDM_HARD_VOL (R/W)
                                1: PDM output m uted.                                      PDM Output Hard Volum e
                                                                                             0: Soft volum e ram ping.
                              [5] PDM1_HPF_EN (R/W)                                          1: Hard/im m ediate volum e change.
                              PDM Output Channel 1 Enable High-Pass
                              Filter                                                       [2] PDM_VOL_ZC (R/W)
                                0: PDM output high-pass filter off.                        PDM Output Volum e Zero Cross Control
                                1: PDM output high-pass filter on.                           0: Volum e change occurs at any tim e.
                                                                                             1: Volum e change only occurs at zero
                              [4] PDM0_HPF_EN (R/W)                                             crossing.
                              PDM Output 0 Enable High-Pass
                              Filter                                                       [3] RESERVED
                                0: PDM output high-pass filter off.
                                1: PDM output high-pass filter on.
Table 224. Bit Descriptions for PDM_CTRL2
Bits    Bit Name                    Settings          Description                                                                    Reset   Access
7       PDM1_MUTE                                     PDM Output Channel 1 Mute Control.                                             0x1     R/W
                                                 0    PDM output unmuted.
                                                 1    PDM output muted.
6       PDM0_MUTE                                     PDM Output Channel 0 Mute Control.                                             0x1     R/W
                                                 0    PDM output unmuted.
                                                 1    PDM output muted.
5       PDM1_HPF_EN                                   PDM Output Channel 1 Enable High-Pass Filter.                                  0x0     R/W
                                                 0    PDM output high-pass filter off.
                                                 1    PDM output high-pass filter on.
4       PDM0_HPF_EN                                   PDM Output 0 Enable High-Pass Filter.                                          0x0     R/W
                                                 0    PDM output high-pass filter off.
                                                 1    PDM output high-pass filter on.
3       RESERVED                                      Reserved.                                                                      0x0     R
2       PDM_VOL_ZC                                    PDM Output Volume Zero Cross Control.                                          0x1     R/W
                                                 0    Volume change occurs at any time.
                                                 1    Volume change only occurs at zero crossing.
1       PDM_HARD_VOL                                  PDM Output Hard Volume.                                                        0x0     R/W
                                                 0    Soft volume ramping.
                                                 1    Hard/immediate volume change.
0       PDM_VOL_LINK                                  PDM Output Volume Link.                                                        0x0     R/W
                                                 0    Each ADC channel uses its respective volume value.
                                                 1    All ADC channels use Channel 0 volume value.
                                                                      Rev. 0 | Page 220 of 226


Data Sheet                                                                                        ADAU1788
PDM OUTPUT CHANNEL 0 VOLUME REGISTER
Address: 0xC0DE, Reset: 0x40, Name: PDM_VOL0
                                                                       7  6  5   4  3 2 1 0
                                                                       0 1 0 0 0 0 0 0
                                               [7:0] PDM0_VOL (R/W)
                                               PDM Output Channel 0 Volum e Control
                                                 00000000: +24 dB.
                                                 00000001: +23.625 dB.
                                                 00000010: +23.35 dB.
                                                            ...
                                                  11111101: −70.875 dB.
                                                  11111110: −71.25 dB.
                                                  11111111: Mute.
Table 225. Bit Descriptions for PDM_VOL0
Bits      Bit Name             Settings          Description                                Reset   Access
[7:0]     PDM0_VOL                               PDM Output Channel 0 Volume Control.       0x40    R/W
                                     00000000    +24 dB.
                                     00000001    +23.625 dB.
                                     00000010    +23.35 dB.
                                     00000011    +22.875 dB.
                                     00000100    +22.5 dB.
                                            …    …
                                      00111111   +0.375 dB.
                                     01000000    0 dB.
                                     01000001    −0.375 dB.
                                            …    …
                                      11111101   −70.875 dB.
                                      11111110   −71.25 dB.
                                      11111111   Mute.
                                                           Rev. 0 | Page 221 of 226


ADAU1788                                                                                                                     Data Sheet
PDM OUTPUT CHANNEL 1 VOLUME REGISTER
Address: 0xC0DF, Reset: 0x40, Name: PDM_VOL1
                                                                            7  6   5  4  3    2 1   0
                                                                            0 1 0 0 0 0 0 0
                                                  [7:0] PDM1_VOL (R/W)
                                                  PDM Output Channel 1 Volum e Control
                                                    00000000: +24 dB.
                                                    00000001: +23.625 dB.
                                                    00000010: +23.35 dB.
                                                                ...
                                                     11111101: −70.875 dB.
                                                     11111110: −71.25 dB.
                                                     11111111: Mute.
Table 226. Bit Descriptions for PDM_VOL1
Bits      Bit Name             Settings             Description                                                        Reset    Access
[7:0]     PDM1_VOL                                  PDM Output Channel 1 Volume Control.                               0x40     R/W
                                      00000000      +24 dB.
                                      00000001      +23.625 dB.
                                      00000010      +23.35 dB.
                                      00000011      +22.875 dB.
                                      00000100      +22.5 dB.
                                              …     …
                                       00111111     +0.375 dB.
                                      01000000      0 dB.
                                      01000001      −0.375 dB.
                                              …     …
                                       11111101     −70.875 dB.
                                        11111110    −71.25 dB.
                                        11111111    Mute.
PDM OUTPUT CHANNEL 0 ROUTING REGISTER
Address: 0xC0E0, Reset: 0x00, Name: PDM_ROUTE0
                                                 7   6   5  4  3    2 1   0
                                                 0 0 0 0 0 0 0 0
                                    [7] RESERVED                              [6:0] PDM0_ROUTE (R/W)
                                                                              PDM Output Channel 0 Input Routing
                                                                                0000000: Serial Port 0 Channel 0.
                                                                                0000001: Serial Port 0 Channel 1.
                                                                                0000010: Serial Port 0 Channel 2.
                                                                                          ...
                                                                                1001001: Digital Microphone Channel 1.
                                                                                1001010: Digital Microphone Channel 2.
                                                                                1001011: Digital Microphone Channel 3.
Table 227. Bit Descriptions for PDM_ROUTE0
Bits      Bit Name                 Settings             Description                                                    Reset    Access
7         RESERVED                                      Reserved.                                                      0x0      R
[6:0]     PDM0_ROUTE                                    PDM Output Channel 0 Input Routing.                            0x0      R/W
                                           0000000      Serial Port 0 Channel 0.
                                           0000001      Serial Port 0 Channel 1.
                                           0000010      Serial Port 0 Channel 2.
                                           0000011      Serial Port 0 Channel 3.
                                           0000100      Serial Port 0 Channel 4.
                                           0000101      Serial Port 0 Channel 5.
                                           0000110      Serial Port 0 Channel 6.
                                           0000111      Serial Port 0 Channel 7.
                                           0001000      Serial Port 0 Channel 8.
                                                               Rev. 0 | Page 222 of 226


Data Sheet                                                          ADAU1788
Bits  Bit Name Settings       Description                     Reset   Access
                     0001001  Serial Port 0 Channel 9.
                     0001010  Serial Port 0 Channel 10.
                     0001011  Serial Port 0 Channel 11.
                     0001100  Serial Port 0 Channel 12.
                     0001101  Serial Port 0 Channel 13.
                     0001110  Serial Port 0 Channel 14.
                     0001111  Serial Port 0 Channel 15.
                     0100000  FastDSP Channel 0.
                     0100001  FastDSP Channel 1.
                     0100010  FastDSP Channel 2.
                     0100011  FastDSP Channel 3.
                     0100100  FastDSP Channel 4.
                     0100101  FastDSP Channel 5.
                     0100110  FastDSP Channel 6.
                     0100111  FastDSP Channel 7.
                     0101000  FastDSP Channel 8.
                     0101001  FastDSP Channel 9.
                     0101010  FastDSP Channel 10.
                     0101011  FastDSP Channel 11.
                     0101100  FastDSP Channel 12.
                     0101101  FastDSP Channel 13.
                     0101110  FastDSP Channel 14.
                     0101111  FastDSP Channel 15.
                     0110000  SigmaDSP Channel 0.
                     0110001  SigmaDSP Channel 1.
                     0110010  SigmaDSP Channel 2.
                     0110011  SigmaDSP Channel 3.
                     0110100  SigmaDSP Channel 4.
                     0110101  SigmaDSP Channel 5.
                     0110110  SigmaDSP Channel 6.
                     0110111  SigmaDSP Channel 7.
                     0111000  SigmaDSP Channel 8.
                     0111001  SigmaDSP Channel 9.
                     0111010  SigmaDSP Channel 10.
                     0111011  SigmaDSP Channel 11.
                     0111100  SigmaDSP Channel 12.
                     0111101  SigmaDSP Channel 13.
                      0111110 SigmaDSP Channel 14.
                      0111111 SigmaDSP Channel 15.
                     1000000  Input ASRC Channel 0.
                     1000001  Input ASRC Channel 1.
                     1000010  Input ASRC Channel 2.
                     1000011  Input ASRC Channel 3.
                     1000100  ADC Channel 0.
                     1000101  ADC Channel 1.
                     1001000  Digital Microphone Channel 0.
                     1001001  Digital Microphone Channel 1.
                     1001010  Digital Microphone Channel 2.
                     1001011  Digital Microphone Channel 3.
                                     Rev. 0 | Page 223 of 226


ADAU1788                                                                                                                Data Sheet
PDM OUTPUT CHANNEL 1 ROUTING REGISTER
Address: 0xC0E1, Reset: 0x01, Name: PDM_ROUTE1
                                                7 6  5  4  3  2   1   0
                                                0 0 0 0 0 0 0 1
                                   [7] RESERVED                          [6:0] PDM1_ROUTE (R/W)
                                                                         PDM Output Channel 1 Input Routing
                                                                           0000000: Serial Port 0 Channel 0.
                                                                           0000001: Serial Port 0 Channel 1.
                                                                           0000010: Serial Port 0 Channel 2.
                                                                                    ...
                                                                           1001001: Digital Microphone Channel 1.
                                                                           1001010: Digital Microphone Channel 2.
                                                                           1001011: Digital Microphone Channel 3.
Table 228. Bit Descriptions for PDM_ROUTE1
Bits      Bit Name                Settings          Description                                                   Reset    Access
7         RESERVED                                  Reserved.                                                     0x0      R
[6:0]     PDM1_ROUTE                                PDM Output Channel 1 Input Routing.                           0x1      R/W
                                          0000000   Serial Port 0 Channel 0.
                                          0000001   Serial Port 0 Channel 1.
                                          0000010   Serial Port 0 Channel 2.
                                          0000011   Serial Port 0 Channel 3.
                                          0000100   Serial Port 0 Channel 4.
                                          0000101   Serial Port 0 Channel 5.
                                          0000110   Serial Port 0 Channel 6.
                                          0000111   Serial Port 0 Channel 7.
                                          0001000   Serial Port 0 Channel 8.
                                          0001001   Serial Port 0 Channel 9.
                                          0001010   Serial Port 0 Channel 10.
                                          0001011   Serial Port 0 Channel 11.
                                          0001100   Serial Port 0 Channel 12.
                                          0001101   Serial Port 0 Channel 13.
                                          0001110   Serial Port 0 Channel 14.
                                          0001111   Serial Port 0 Channel 15.
                                          0100000   FastDSP Channel 0.
                                          0100001   FastDSP Channel 1.
                                          0100010   FastDSP Channel 2.
                                          0100011   FastDSP Channel 3.
                                          0100100   FastDSP Channel 4.
                                          0100101   FastDSP Channel 5.
                                          0100110   FastDSP Channel 6.
                                          0100111   FastDSP Channel 7.
                                          0101000   FastDSP Channel 8.
                                          0101001   FastDSP Channel 9.
                                          0101010   FastDSP Channel 10.
                                          0101011   FastDSP Channel 11.
                                          0101100   FastDSP Channel 12.
                                          0101101   FastDSP Channel 13.
                                          0101110   FastDSP Channel 14.
                                          0101111   FastDSP Channel 15.
                                          0110000   SigmaDSP Channel 0.
                                          0110001   SigmaDSP Channel 1.
                                          0110010   SigmaDSP Channel 2.
                                          0110011   SigmaDSP Channel 3.
                                          0110100   SigmaDSP Channel 4.
                                                           Rev. 0 | Page 224 of 226


Data Sheet                                                         ADAU1788
Bits  Bit Name Settings       Description                    Reset   Access
                     0110101  SigmaDSP Channel 5.
                     0110110  SigmaDSP Channel 6.
                     0110111  SigmaDSP Channel 7.
                     0111000  SigmaDSP Channel 8.
                     0111001  SigmaDSP Channel 9.
                     0111010  SigmaDSP Channel 10.
                     0111011  SigmaDSP Channel 11.
                     0111100  SigmaDSP Channel 12.
                     0111101  SigmaDSP Channel 13.
                      0111110 SigmaDSP Channel 14.
                      0111111 SigmaDSP Channel 15.
                     1000000  Input ASRC Channel 0.
                     1000001  Input ASRC Channel 1.
                     1000010  Input ASRC Channel 2.
                     1000011  Input ASRC Channel 3.
                     1000100  ADC Channel 0.
                     1000101  ADC Channel 1.
                     1001000  Digital Microphone Channel 0.
                     1001001  Digital Microphone Channel 1.
                     1001010  Digital Microphone Channel 2.
                     1001011  Digital Microphone Channel 3.
                                    Rev. 0 | Page 225 of 226


ADAU1788                                                                                                                                                                 Data Sheet
OUTLINE DIMENSIONS
                                                          2.735
                                                          2.695
                                                          2.655
                                                                                                          0.285     7   6     5   4    3      2   1
                                                                                                                                                      A
                                          BALL A1                                                                                                     B
                                        IDENTIFIER                                 2.360
                                                                                   2.320                 1.75 REF                                     C
                                                                                   2.280                                                              D
                                                                                                                                                      E
                                                                                                                                                      F
                                                                                                          0.35
                                                        TOP VIEW                                   BALL PITCH               BOTTOM VIEW
                                                      (BALL SIDE DOWN)                                                       (BALL SIDE UP)
                                                                                                                        0.2975
                                                                                    0.320
                                                                                                                            2.10 REF
                                          0.530                                     0.290
                                          0.470         SIDE VIEW                   0.260
                                          0.410                                             COPLANARITY
                                                                                            0.05
                                       SEATING                     0.280                   0.210
                                        PLANE                      0.240
                                                                                                                                                          04-05-2019-A
                                                                                           0.180
                          PKG-005423
                                                                   0.200                   0.150
                                                        Figure 70. 42-Ball Wafer Level Chip Scale Package [WLCSP]
                                                                                 (CB-42-2)
                                                                     Dimensions shown in millimeters
ORDERING GUIDE
Model1, 2                               Temperature Range                Package Description                                                                         Package Option
ADAU1788BCBZRL                          −40°C to +85°C                   42-Ball Wafer Level Chip Scale Package [WLCSP]                                              CB-42-2
1
    Z = RoHS Compliant Part.
2
    ADAU1788 uses the EVAL-ADAU1787Z evaluation board.
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
©2019 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
                                                  D20534-0-8/19(0)
                                                                              Rev. 0 | Page 226 of 226


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 ADAU1788BCBZRL
