Classic Timing Analyzer report for IT
Wed Dec 09 10:33:05 2015
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                   ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.283 ns                         ; Input[2]                                                                                               ; DP:dp1|nBitsRegister:Areg|Q[2] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.986 ns                         ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Output[7]                      ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.717 ns                        ; Input[3]                                                                                               ; DP:dp1|nBitsRegister:Areg|Q[3] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 137.97 MHz ( period = 7.248 ns ) ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[6] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                        ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 137.97 MHz ( period = 7.248 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 137.97 MHz ( period = 7.248 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 137.97 MHz ( period = 7.248 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 137.97 MHz ( period = 7.248 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 137.97 MHz ( period = 7.248 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.697 ns                ;
; N/A                                     ; 144.53 MHz ( period = 6.919 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 144.53 MHz ( period = 6.919 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 144.53 MHz ( period = 6.919 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 144.53 MHz ( period = 6.919 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 144.53 MHz ( period = 6.919 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; 210.17 MHz ( period = 4.758 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 210.17 MHz ( period = 4.758 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 210.17 MHz ( period = 4.758 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 210.17 MHz ( period = 4.758 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 210.17 MHz ( period = 4.758 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 216.45 MHz ( period = 4.620 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.671 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 261.51 MHz ( period = 3.824 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 261.71 MHz ( period = 3.821 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 267.45 MHz ( period = 3.739 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; LAB2_CU:cu1|state.START                                                                                ; Clock      ; Clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 273.15 MHz ( period = 3.661 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 274.88 MHz ( period = 3.638 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 276.55 MHz ( period = 3.616 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 281.21 MHz ( period = 3.556 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.317 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.303 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.303 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 288.52 MHz ( period = 3.466 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.618 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.604 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.618 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.604 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.170 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.170 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.029 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.029 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg       ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.472 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.472 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 1.420 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.165 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 1.154 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 1.140 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 1.154 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 1.149 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------+
; tsu                                                                                      ;
+-------+--------------+------------+----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                             ; To Clock ;
+-------+--------------+------------+----------+--------------------------------+----------+
; N/A   ; None         ; 4.283 ns   ; Input[2] ; DP:dp1|nBitsRegister:Areg|Q[2] ; Clock    ;
; N/A   ; None         ; 4.276 ns   ; Enter    ; LAB2_CU:cu1|state.START        ; Clock    ;
; N/A   ; None         ; 4.243 ns   ; Enter    ; LAB2_CU:cu1|state.INPUT        ; Clock    ;
; N/A   ; None         ; 4.158 ns   ; Input[0] ; DP:dp1|nBitsRegister:Areg|Q[0] ; Clock    ;
; N/A   ; None         ; 4.080 ns   ; Input[4] ; DP:dp1|nBitsRegister:Areg|Q[4] ; Clock    ;
; N/A   ; None         ; 4.048 ns   ; Input[5] ; DP:dp1|nBitsRegister:Areg|Q[5] ; Clock    ;
; N/A   ; None         ; 4.006 ns   ; Input[6] ; DP:dp1|nBitsRegister:Areg|Q[6] ; Clock    ;
; N/A   ; None         ; 4.004 ns   ; Input[7] ; DP:dp1|nBitsRegister:Areg|Q[7] ; Clock    ;
; N/A   ; None         ; 4.003 ns   ; Input[1] ; DP:dp1|nBitsRegister:Areg|Q[1] ; Clock    ;
; N/A   ; None         ; 3.965 ns   ; Input[3] ; DP:dp1|nBitsRegister:Areg|Q[3] ; Clock    ;
+-------+--------------+------------+----------+--------------------------------+----------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+--------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------+-----------+------------+
; N/A   ; None         ; 7.986 ns   ; DP:dp1|nBitsRegister:Areg|Q[7] ; Output[7] ; Clock      ;
; N/A   ; None         ; 7.654 ns   ; DP:dp1|nBitsRegister:Areg|Q[4] ; Output[4] ; Clock      ;
; N/A   ; None         ; 7.647 ns   ; DP:dp1|nBitsRegister:Areg|Q[1] ; Output[1] ; Clock      ;
; N/A   ; None         ; 7.639 ns   ; DP:dp1|nBitsRegister:Areg|Q[6] ; Output[6] ; Clock      ;
; N/A   ; None         ; 7.616 ns   ; DP:dp1|nBitsRegister:Areg|Q[5] ; Output[5] ; Clock      ;
; N/A   ; None         ; 7.546 ns   ; DP:dp1|nBitsRegister:Areg|Q[3] ; Output[3] ; Clock      ;
; N/A   ; None         ; 7.289 ns   ; DP:dp1|nBitsRegister:Areg|Q[0] ; Output[0] ; Clock      ;
; N/A   ; None         ; 7.286 ns   ; DP:dp1|nBitsRegister:Areg|Q[2] ; Output[2] ; Clock      ;
; N/A   ; None         ; 7.250 ns   ; LAB2_CU:cu1|state.HALT         ; Halt      ; Clock      ;
+-------+--------------+------------+--------------------------------+-----------+------------+


+------------------------------------------------------------------------------------------------+
; th                                                                                             ;
+---------------+-------------+-----------+----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                             ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------------+----------+
; N/A           ; None        ; -3.717 ns ; Input[3] ; DP:dp1|nBitsRegister:Areg|Q[3] ; Clock    ;
; N/A           ; None        ; -3.755 ns ; Input[1] ; DP:dp1|nBitsRegister:Areg|Q[1] ; Clock    ;
; N/A           ; None        ; -3.756 ns ; Input[7] ; DP:dp1|nBitsRegister:Areg|Q[7] ; Clock    ;
; N/A           ; None        ; -3.758 ns ; Input[6] ; DP:dp1|nBitsRegister:Areg|Q[6] ; Clock    ;
; N/A           ; None        ; -3.800 ns ; Input[5] ; DP:dp1|nBitsRegister:Areg|Q[5] ; Clock    ;
; N/A           ; None        ; -3.832 ns ; Input[4] ; DP:dp1|nBitsRegister:Areg|Q[4] ; Clock    ;
; N/A           ; None        ; -3.910 ns ; Input[0] ; DP:dp1|nBitsRegister:Areg|Q[0] ; Clock    ;
; N/A           ; None        ; -3.995 ns ; Enter    ; LAB2_CU:cu1|state.INPUT        ; Clock    ;
; N/A           ; None        ; -4.028 ns ; Enter    ; LAB2_CU:cu1|state.START        ; Clock    ;
; N/A           ; None        ; -4.035 ns ; Input[2] ; DP:dp1|nBitsRegister:Areg|Q[2] ; Clock    ;
+---------------+-------------+-----------+----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Dec 09 10:33:04 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 137.97 MHz between source memory "DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "DP:dp1|nBitsRegister:Areg|Q[6]" (period= 7.248 ns)
    Info: + Longest memory to register delay is 6.930 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y21; Fanout = 3; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0]'
        Info: 3: + IC(0.816 ns) + CELL(0.178 ns) = 4.368 ns; Loc. = LCCOMB_X15_Y21_N2; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~327'
        Info: 4: + IC(0.298 ns) + CELL(0.495 ns) = 5.161 ns; Loc. = LCCOMB_X15_Y21_N8; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~331'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.241 ns; Loc. = LCCOMB_X15_Y21_N10; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~334'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.321 ns; Loc. = LCCOMB_X15_Y21_N12; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~337'
        Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 5.495 ns; Loc. = LCCOMB_X15_Y21_N14; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~340'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.575 ns; Loc. = LCCOMB_X15_Y21_N16; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~343'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.655 ns; Loc. = LCCOMB_X15_Y21_N18; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~346'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 6.113 ns; Loc. = LCCOMB_X15_Y21_N20; Fanout = 1; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~348'
        Info: 11: + IC(0.543 ns) + CELL(0.178 ns) = 6.834 ns; Loc. = LCCOMB_X15_Y21_N4; Fanout = 1; COMB Node = 'DP:dp1|nBitsRegister:Areg|Q[6]~78'
        Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 6.930 ns; Loc. = LCFF_X15_Y21_N5; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[6]'
        Info: Total cell delay = 5.273 ns ( 76.09 % )
        Info: Total interconnect delay = 1.657 ns ( 23.91 % )
    Info: - Smallest clock skew is -0.122 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.836 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X15_Y21_N5; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[6]'
            Info: Total cell delay = 1.628 ns ( 57.40 % )
            Info: Total interconnect delay = 1.208 ns ( 42.60 % )
        Info: - Longest clock path from clock "Clock" to source memory is 2.958 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.911 ns) + CELL(0.783 ns) = 2.958 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 61.16 % )
            Info: Total interconnect delay = 1.149 ns ( 38.84 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "DP:dp1|nBitsRegister:Areg|Q[2]" (data pin = "Input[2]", clock pin = "Clock") is 4.283 ns
    Info: + Longest pin to register delay is 7.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_E2; Fanout = 1; PIN Node = 'Input[2]'
        Info: 2: + IC(5.888 ns) + CELL(0.413 ns) = 7.175 ns; Loc. = LCFF_X14_Y21_N29; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[2]'
        Info: Total cell delay = 1.287 ns ( 17.94 % )
        Info: Total interconnect delay = 5.888 ns ( 82.06 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X14_Y21_N29; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[2]'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
Info: tco from clock "Clock" to destination pin "Output[7]" through register "DP:dp1|nBitsRegister:Areg|Q[7]" is 7.986 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X15_Y21_N25; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[7]'
        Info: Total cell delay = 1.628 ns ( 57.40 % )
        Info: Total interconnect delay = 1.208 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.873 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y21_N25; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[7]'
        Info: 2: + IC(2.053 ns) + CELL(2.820 ns) = 4.873 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'Output[7]'
        Info: Total cell delay = 2.820 ns ( 57.87 % )
        Info: Total interconnect delay = 2.053 ns ( 42.13 % )
Info: th for register "DP:dp1|nBitsRegister:Areg|Q[3]" (data pin = "Input[3]", clock pin = "Clock") is -3.717 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[3]'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_E9; Fanout = 1; PIN Node = 'Input[3]'
        Info: 2: + IC(5.601 ns) + CELL(0.413 ns) = 6.857 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[3]'
        Info: Total cell delay = 1.256 ns ( 18.32 % )
        Info: Total interconnect delay = 5.601 ns ( 81.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Wed Dec 09 10:33:05 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


