<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="one_fifo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="okWireOR.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="okWireOR.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="one_fifo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="one_fifo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="one_fifo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="one_fifo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="one_fifo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="one_fifo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="one_fifo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="one_fifo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="one_fifo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="one_fifo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="one_fifo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="one_fifo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="one_fifo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_fifo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="one_fifo.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="one_fifo.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="one_fifo.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="one_fifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="one_fifo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="one_fifo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="one_fifo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="one_fifo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="one_fifo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="one_fifo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="one_fifo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_fifo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="one_fifo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="one_fifo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="one_fifo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="one_fifo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="one_fifo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_fifo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_fifo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="one_fifo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="one_fifo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_fifo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_fifo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="one_fifo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="one_fifo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_fifo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525682844" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525682844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525682844" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4752154867362299142" xil_pn:start_ts="1525682844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525682844" xil_pn:in_ck="-2674307062043968239" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8872952935920084972" xil_pn:start_ts="1525682844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/myfifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/myfifo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525682844" xil_pn:in_ck="3981587321096812960" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525682844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525682844" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7675996979995949704" xil_pn:start_ts="1525682844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525682844" xil_pn:in_ck="3981587321096812960" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1525682844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525682844" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-376319650403418466" xil_pn:start_ts="1525682844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525698888" xil_pn:in_ck="8875578967854604317" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2659862233776390573" xil_pn:start_ts="1525698872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="one_fifo.lso"/>
      <outfile xil_pn:name="one_fifo.ngc"/>
      <outfile xil_pn:name="one_fifo.ngr"/>
      <outfile xil_pn:name="one_fifo.prj"/>
      <outfile xil_pn:name="one_fifo.stx"/>
      <outfile xil_pn:name="one_fifo.syr"/>
      <outfile xil_pn:name="one_fifo.xst"/>
      <outfile xil_pn:name="one_fifo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525686639" xil_pn:in_ck="188632702058445021" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1764121002323336771" xil_pn:start_ts="1525686638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525698902" xil_pn:in_ck="-1530842457715849009" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4365051760058860127" xil_pn:start_ts="1525698893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="one_fifo.bld"/>
      <outfile xil_pn:name="one_fifo.ngd"/>
      <outfile xil_pn:name="one_fifo_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525698931" xil_pn:in_ck="2911757174190909865" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-7060404927121445762" xil_pn:start_ts="1525698902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="one_fifo.pcf"/>
      <outfile xil_pn:name="one_fifo_map.map"/>
      <outfile xil_pn:name="one_fifo_map.mrp"/>
      <outfile xil_pn:name="one_fifo_map.ncd"/>
      <outfile xil_pn:name="one_fifo_map.ngm"/>
      <outfile xil_pn:name="one_fifo_map.xrpt"/>
      <outfile xil_pn:name="one_fifo_summary.xml"/>
      <outfile xil_pn:name="one_fifo_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525698952" xil_pn:in_ck="-8091819957218362078" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1525698931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="one_fifo.ncd"/>
      <outfile xil_pn:name="one_fifo.pad"/>
      <outfile xil_pn:name="one_fifo.par"/>
      <outfile xil_pn:name="one_fifo.ptwx"/>
      <outfile xil_pn:name="one_fifo.unroutes"/>
      <outfile xil_pn:name="one_fifo.xpi"/>
      <outfile xil_pn:name="one_fifo_pad.csv"/>
      <outfile xil_pn:name="one_fifo_pad.txt"/>
      <outfile xil_pn:name="one_fifo_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525698306" xil_pn:in_ck="5783473166956640200" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1525698290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="one_fifo.bgn"/>
      <outfile xil_pn:name="one_fifo.bit"/>
      <outfile xil_pn:name="one_fifo.drc"/>
      <outfile xil_pn:name="one_fifo.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525698952" xil_pn:in_ck="-3759800885621029979" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1525698946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="one_fifo.twr"/>
      <outfile xil_pn:name="one_fifo.twx"/>
    </transform>
  </transforms>

</generated_project>
