// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mcalcAA_23 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_nt,
        num_ntA,
        num_ntB,
        numb,
        Lam_buf4_address0,
        Lam_buf4_ce0,
        Lam_buf4_q0,
        Lam_buf4_address1,
        Lam_buf4_ce1,
        Lam_buf4_q1,
        Lam_buf6_address0,
        Lam_buf6_ce0,
        Lam_buf6_q0,
        Lam_buf6_address1,
        Lam_buf6_ce1,
        Lam_buf6_q1,
        Lam_buf6a_address0,
        Lam_buf6a_ce0,
        Lam_buf6a_q0,
        Lam_buf6a_address1,
        Lam_buf6a_ce1,
        Lam_buf6a_q1,
        SpEtaPrev_address0,
        SpEtaPrev_ce0,
        SpEtaPrev_q0,
        SpEtaPrevC_address0,
        SpEtaPrevC_ce0,
        SpEtaPrevC_q0,
        Lam_bufAa_address0,
        Lam_bufAa_ce0,
        Lam_bufAa_q0,
        Lam_bufAa_address1,
        Lam_bufAa_ce1,
        Lam_bufAa_q1,
        Lam_bufAb_address0,
        Lam_bufAb_ce0,
        Lam_bufAb_q0,
        Lam_bufAb_address1,
        Lam_bufAb_ce1,
        Lam_bufAb_q1,
        Lam_bufAc_address0,
        Lam_bufAc_ce0,
        Lam_bufAc_q0,
        Lam_bufAc_address1,
        Lam_bufAc_ce1,
        Lam_bufAc_q1,
        Lam_bufA1_address0,
        Lam_bufA1_ce0,
        Lam_bufA1_q0,
        Lam_bufA1_address1,
        Lam_bufA1_ce1,
        Lam_bufA1_q1,
        Lam_bufA2a_address0,
        Lam_bufA2a_ce0,
        Lam_bufA2a_q0,
        Lam_bufA2a_address1,
        Lam_bufA2a_ce1,
        Lam_bufA2a_q1,
        Lam_bufA3_address0,
        Lam_bufA3_ce0,
        Lam_bufA3_q0,
        Lam_bufA3_address1,
        Lam_bufA3_ce1,
        Lam_bufA3_q1,
        Lam_bufA5_address0,
        Lam_bufA5_ce0,
        Lam_bufA5_q0,
        Lam_bufA5_address1,
        Lam_bufA5_ce1,
        Lam_bufA5_q1,
        Lam_bufA6b_address0,
        Lam_bufA6b_ce0,
        Lam_bufA6b_q0,
        Lam_bufA6b_address1,
        Lam_bufA6b_ce1,
        Lam_bufA6b_q1,
        Lam_bufA6c_address0,
        Lam_bufA6c_ce0,
        Lam_bufA6c_q0,
        Lam_bufA6c_address1,
        Lam_bufA6c_ce1,
        Lam_bufA6c_q1,
        Lam_bufA6_address0,
        Lam_bufA6_ce0,
        Lam_bufA6_q0,
        SpEtaPrevA_address0,
        SpEtaPrevA_ce0,
        SpEtaPrevA_q0,
        SpEtaPrevAa_address0,
        SpEtaPrevAa_ce0,
        SpEtaPrevAa_q0,
        SpEtaPrevAb_address0,
        SpEtaPrevAb_ce0,
        SpEtaPrevAb_q0,
        SpEtaPrevD_address0,
        SpEtaPrevD_ce0,
        SpEtaPrevD_q0,
        SpEtaPrevDa_address0,
        SpEtaPrevDa_ce0,
        SpEtaPrevDa_q0,
        SpEtaPrevDb_address0,
        SpEtaPrevDb_ce0,
        SpEtaPrevDb_q0,
        Lam_bufB_address0,
        Lam_bufB_ce0,
        Lam_bufB_q0,
        Lam_bufB_address1,
        Lam_bufB_ce1,
        Lam_bufB_q1,
        Lam_bufB1a_address0,
        Lam_bufB1a_ce0,
        Lam_bufB1a_q0,
        Lam_bufB1a_address1,
        Lam_bufB1a_ce1,
        Lam_bufB1a_q1,
        Lam_bufB1b_address0,
        Lam_bufB1b_ce0,
        Lam_bufB1b_q0,
        Lam_bufB1b_address1,
        Lam_bufB1b_ce1,
        Lam_bufB1b_q1,
        Lam_bufB1c_address0,
        Lam_bufB1c_ce0,
        Lam_bufB1c_q0,
        Lam_bufB1c_address1,
        Lam_bufB1c_ce1,
        Lam_bufB1c_q1,
        Lam_bufB2_address0,
        Lam_bufB2_ce0,
        Lam_bufB2_q0,
        Lam_bufB2_address1,
        Lam_bufB2_ce1,
        Lam_bufB2_q1,
        Lam_bufB3a_address0,
        Lam_bufB3a_ce0,
        Lam_bufB3a_q0,
        Lam_bufB3a_address1,
        Lam_bufB3a_ce1,
        Lam_bufB3a_q1,
        Lam_bufB3b_address0,
        Lam_bufB3b_ce0,
        Lam_bufB3b_q0,
        Lam_bufB3b_address1,
        Lam_bufB3b_ce1,
        Lam_bufB3b_q1,
        Lam_bufB5a_address0,
        Lam_bufB5a_ce0,
        Lam_bufB5a_q0,
        Lam_bufB5a_address1,
        Lam_bufB5a_ce1,
        Lam_bufB5a_q1,
        Lam_bufB5b_address0,
        Lam_bufB5b_ce0,
        Lam_bufB5b_q0,
        Lam_bufB5b_address1,
        Lam_bufB5b_ce1,
        Lam_bufB5b_q1,
        Lam_bufB6_address0,
        Lam_bufB6_ce0,
        Lam_bufB6_q0,
        Lam_bufB6_address1,
        Lam_bufB6_ce1,
        Lam_bufB6_q1,
        SpEtaPrevB_address0,
        SpEtaPrevB_ce0,
        SpEtaPrevB_q0,
        SpEtaPrevBa_address0,
        SpEtaPrevBa_ce0,
        SpEtaPrevBa_q0,
        SpEtaPrevBb_address0,
        SpEtaPrevBb_ce0,
        SpEtaPrevBb_q0,
        SpEtaPrevE_address0,
        SpEtaPrevE_ce0,
        SpEtaPrevE_q0,
        SpEtaPrevEa_address0,
        SpEtaPrevEa_ce0,
        SpEtaPrevEa_q0,
        SpEtaPrevEb_address0,
        SpEtaPrevEb_ce0,
        SpEtaPrevEb_q0,
        nIterationCounter,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_return_64,
        ap_return_65,
        ap_return_66,
        ap_return_67,
        ap_return_68,
        ap_return_69,
        ap_return_70,
        ap_return_71,
        ap_return_72,
        ap_return_73,
        ap_return_74,
        ap_return_75,
        ap_return_76,
        ap_return_77,
        ap_return_78,
        ap_return_79,
        ap_return_80,
        ap_return_81,
        ap_return_82,
        ap_return_83,
        ap_return_84,
        ap_return_85,
        ap_return_86,
        ap_return_87,
        ap_return_88,
        ap_return_89,
        ap_return_90,
        ap_return_91,
        ap_return_92,
        ap_return_93,
        ap_return_94,
        ap_return_95,
        ap_return_96,
        ap_return_97,
        ap_return_98,
        ap_return_99,
        ap_return_100,
        ap_return_101,
        ap_return_102,
        ap_return_103,
        ap_return_104,
        ap_return_105,
        ap_return_106,
        ap_return_107,
        ap_return_108,
        ap_return_109,
        ap_return_110,
        ap_return_111,
        ap_return_112,
        ap_return_113,
        ap_return_114,
        ap_return_115,
        ap_return_116,
        ap_return_117,
        ap_return_118,
        ap_return_119,
        ap_return_120,
        ap_return_121,
        ap_return_122,
        ap_return_123,
        ap_return_124,
        ap_return_125,
        ap_return_126,
        ap_return_127,
        ap_return_128,
        ap_return_129,
        ap_return_130,
        ap_return_131,
        ap_return_132,
        ap_return_133,
        ap_return_134,
        ap_return_135,
        ap_return_136,
        ap_return_137
);

parameter    ap_ST_fsm_pp0_stage0 = 2'b1;
parameter    ap_ST_fsm_pp0_stage1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_600 = 16'b11000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] num_nt;
input  [15:0] num_ntA;
input  [15:0] num_ntB;
input  [15:0] numb;
output  [9:0] Lam_buf4_address0;
output   Lam_buf4_ce0;
input  [15:0] Lam_buf4_q0;
output  [9:0] Lam_buf4_address1;
output   Lam_buf4_ce1;
input  [15:0] Lam_buf4_q1;
output  [9:0] Lam_buf6_address0;
output   Lam_buf6_ce0;
input  [15:0] Lam_buf6_q0;
output  [9:0] Lam_buf6_address1;
output   Lam_buf6_ce1;
input  [15:0] Lam_buf6_q1;
output  [9:0] Lam_buf6a_address0;
output   Lam_buf6a_ce0;
input  [15:0] Lam_buf6a_q0;
output  [9:0] Lam_buf6a_address1;
output   Lam_buf6a_ce1;
input  [15:0] Lam_buf6a_q1;
output  [10:0] SpEtaPrev_address0;
output   SpEtaPrev_ce0;
input  [31:0] SpEtaPrev_q0;
output  [10:0] SpEtaPrevC_address0;
output   SpEtaPrevC_ce0;
input  [31:0] SpEtaPrevC_q0;
output  [9:0] Lam_bufAa_address0;
output   Lam_bufAa_ce0;
input  [15:0] Lam_bufAa_q0;
output  [9:0] Lam_bufAa_address1;
output   Lam_bufAa_ce1;
input  [15:0] Lam_bufAa_q1;
output  [9:0] Lam_bufAb_address0;
output   Lam_bufAb_ce0;
input  [15:0] Lam_bufAb_q0;
output  [9:0] Lam_bufAb_address1;
output   Lam_bufAb_ce1;
input  [15:0] Lam_bufAb_q1;
output  [9:0] Lam_bufAc_address0;
output   Lam_bufAc_ce0;
input  [15:0] Lam_bufAc_q0;
output  [9:0] Lam_bufAc_address1;
output   Lam_bufAc_ce1;
input  [15:0] Lam_bufAc_q1;
output  [9:0] Lam_bufA1_address0;
output   Lam_bufA1_ce0;
input  [15:0] Lam_bufA1_q0;
output  [9:0] Lam_bufA1_address1;
output   Lam_bufA1_ce1;
input  [15:0] Lam_bufA1_q1;
output  [9:0] Lam_bufA2a_address0;
output   Lam_bufA2a_ce0;
input  [15:0] Lam_bufA2a_q0;
output  [9:0] Lam_bufA2a_address1;
output   Lam_bufA2a_ce1;
input  [15:0] Lam_bufA2a_q1;
output  [9:0] Lam_bufA3_address0;
output   Lam_bufA3_ce0;
input  [15:0] Lam_bufA3_q0;
output  [9:0] Lam_bufA3_address1;
output   Lam_bufA3_ce1;
input  [15:0] Lam_bufA3_q1;
output  [9:0] Lam_bufA5_address0;
output   Lam_bufA5_ce0;
input  [15:0] Lam_bufA5_q0;
output  [9:0] Lam_bufA5_address1;
output   Lam_bufA5_ce1;
input  [15:0] Lam_bufA5_q1;
output  [9:0] Lam_bufA6b_address0;
output   Lam_bufA6b_ce0;
input  [15:0] Lam_bufA6b_q0;
output  [9:0] Lam_bufA6b_address1;
output   Lam_bufA6b_ce1;
input  [15:0] Lam_bufA6b_q1;
output  [9:0] Lam_bufA6c_address0;
output   Lam_bufA6c_ce0;
input  [15:0] Lam_bufA6c_q0;
output  [9:0] Lam_bufA6c_address1;
output   Lam_bufA6c_ce1;
input  [15:0] Lam_bufA6c_q1;
output  [9:0] Lam_bufA6_address0;
output   Lam_bufA6_ce0;
input  [15:0] Lam_bufA6_q0;
output  [10:0] SpEtaPrevA_address0;
output   SpEtaPrevA_ce0;
input  [15:0] SpEtaPrevA_q0;
output  [10:0] SpEtaPrevAa_address0;
output   SpEtaPrevAa_ce0;
input  [31:0] SpEtaPrevAa_q0;
output  [9:0] SpEtaPrevAb_address0;
output   SpEtaPrevAb_ce0;
input  [31:0] SpEtaPrevAb_q0;
output  [10:0] SpEtaPrevD_address0;
output   SpEtaPrevD_ce0;
input  [15:0] SpEtaPrevD_q0;
output  [10:0] SpEtaPrevDa_address0;
output   SpEtaPrevDa_ce0;
input  [31:0] SpEtaPrevDa_q0;
output  [9:0] SpEtaPrevDb_address0;
output   SpEtaPrevDb_ce0;
input  [31:0] SpEtaPrevDb_q0;
output  [9:0] Lam_bufB_address0;
output   Lam_bufB_ce0;
input  [15:0] Lam_bufB_q0;
output  [9:0] Lam_bufB_address1;
output   Lam_bufB_ce1;
input  [15:0] Lam_bufB_q1;
output  [9:0] Lam_bufB1a_address0;
output   Lam_bufB1a_ce0;
input  [15:0] Lam_bufB1a_q0;
output  [9:0] Lam_bufB1a_address1;
output   Lam_bufB1a_ce1;
input  [15:0] Lam_bufB1a_q1;
output  [9:0] Lam_bufB1b_address0;
output   Lam_bufB1b_ce0;
input  [15:0] Lam_bufB1b_q0;
output  [9:0] Lam_bufB1b_address1;
output   Lam_bufB1b_ce1;
input  [15:0] Lam_bufB1b_q1;
output  [9:0] Lam_bufB1c_address0;
output   Lam_bufB1c_ce0;
input  [15:0] Lam_bufB1c_q0;
output  [9:0] Lam_bufB1c_address1;
output   Lam_bufB1c_ce1;
input  [15:0] Lam_bufB1c_q1;
output  [9:0] Lam_bufB2_address0;
output   Lam_bufB2_ce0;
input  [15:0] Lam_bufB2_q0;
output  [9:0] Lam_bufB2_address1;
output   Lam_bufB2_ce1;
input  [15:0] Lam_bufB2_q1;
output  [9:0] Lam_bufB3a_address0;
output   Lam_bufB3a_ce0;
input  [15:0] Lam_bufB3a_q0;
output  [9:0] Lam_bufB3a_address1;
output   Lam_bufB3a_ce1;
input  [15:0] Lam_bufB3a_q1;
output  [9:0] Lam_bufB3b_address0;
output   Lam_bufB3b_ce0;
input  [15:0] Lam_bufB3b_q0;
output  [9:0] Lam_bufB3b_address1;
output   Lam_bufB3b_ce1;
input  [15:0] Lam_bufB3b_q1;
output  [9:0] Lam_bufB5a_address0;
output   Lam_bufB5a_ce0;
input  [15:0] Lam_bufB5a_q0;
output  [9:0] Lam_bufB5a_address1;
output   Lam_bufB5a_ce1;
input  [15:0] Lam_bufB5a_q1;
output  [9:0] Lam_bufB5b_address0;
output   Lam_bufB5b_ce0;
input  [15:0] Lam_bufB5b_q0;
output  [9:0] Lam_bufB5b_address1;
output   Lam_bufB5b_ce1;
input  [15:0] Lam_bufB5b_q1;
output  [9:0] Lam_bufB6_address0;
output   Lam_bufB6_ce0;
input  [15:0] Lam_bufB6_q0;
output  [9:0] Lam_bufB6_address1;
output   Lam_bufB6_ce1;
input  [15:0] Lam_bufB6_q1;
output  [10:0] SpEtaPrevB_address0;
output   SpEtaPrevB_ce0;
input  [15:0] SpEtaPrevB_q0;
output  [10:0] SpEtaPrevBa_address0;
output   SpEtaPrevBa_ce0;
input  [31:0] SpEtaPrevBa_q0;
output  [9:0] SpEtaPrevBb_address0;
output   SpEtaPrevBb_ce0;
input  [31:0] SpEtaPrevBb_q0;
output  [10:0] SpEtaPrevE_address0;
output   SpEtaPrevE_ce0;
input  [15:0] SpEtaPrevE_q0;
output  [10:0] SpEtaPrevEa_address0;
output   SpEtaPrevEa_ce0;
input  [31:0] SpEtaPrevEa_q0;
output  [9:0] SpEtaPrevEb_address0;
output   SpEtaPrevEb_ce0;
input  [31:0] SpEtaPrevEb_q0;
input  [15:0] nIterationCounter;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;
output  [15:0] ap_return_51;
output  [15:0] ap_return_52;
output  [15:0] ap_return_53;
output  [15:0] ap_return_54;
output  [15:0] ap_return_55;
output  [15:0] ap_return_56;
output  [15:0] ap_return_57;
output  [15:0] ap_return_58;
output  [15:0] ap_return_59;
output  [15:0] ap_return_60;
output  [15:0] ap_return_61;
output  [15:0] ap_return_62;
output  [15:0] ap_return_63;
output  [15:0] ap_return_64;
output  [15:0] ap_return_65;
output  [15:0] ap_return_66;
output  [15:0] ap_return_67;
output  [15:0] ap_return_68;
output  [15:0] ap_return_69;
output  [15:0] ap_return_70;
output  [15:0] ap_return_71;
output  [15:0] ap_return_72;
output  [15:0] ap_return_73;
output  [15:0] ap_return_74;
output  [15:0] ap_return_75;
output  [15:0] ap_return_76;
output  [15:0] ap_return_77;
output  [15:0] ap_return_78;
output  [15:0] ap_return_79;
output  [15:0] ap_return_80;
output  [15:0] ap_return_81;
output  [15:0] ap_return_82;
output  [15:0] ap_return_83;
output  [15:0] ap_return_84;
output  [15:0] ap_return_85;
output  [15:0] ap_return_86;
output  [15:0] ap_return_87;
output  [15:0] ap_return_88;
output  [15:0] ap_return_89;
output  [15:0] ap_return_90;
output  [15:0] ap_return_91;
output  [15:0] ap_return_92;
output  [15:0] ap_return_93;
output  [15:0] ap_return_94;
output  [15:0] ap_return_95;
output  [15:0] ap_return_96;
output  [15:0] ap_return_97;
output  [15:0] ap_return_98;
output  [15:0] ap_return_99;
output  [15:0] ap_return_100;
output  [15:0] ap_return_101;
output  [15:0] ap_return_102;
output  [15:0] ap_return_103;
output  [15:0] ap_return_104;
output  [15:0] ap_return_105;
output  [15:0] ap_return_106;
output  [15:0] ap_return_107;
output  [15:0] ap_return_108;
output  [15:0] ap_return_109;
output  [15:0] ap_return_110;
output  [15:0] ap_return_111;
output  [15:0] ap_return_112;
output  [15:0] ap_return_113;
output  [15:0] ap_return_114;
output  [15:0] ap_return_115;
output  [15:0] ap_return_116;
output  [15:0] ap_return_117;
output  [15:0] ap_return_118;
output  [15:0] ap_return_119;
output  [15:0] ap_return_120;
output  [15:0] ap_return_121;
output  [15:0] ap_return_122;
output  [15:0] ap_return_123;
output  [15:0] ap_return_124;
output  [15:0] ap_return_125;
output  [15:0] ap_return_126;
output  [15:0] ap_return_127;
output  [15:0] ap_return_128;
output  [15:0] ap_return_129;
output  [15:0] ap_return_130;
output  [15:0] ap_return_131;
output  [15:0] ap_return_132;
output  [15:0] ap_return_133;
output  [15:0] ap_return_134;
output  [15:0] ap_return_135;
output  [15:0] ap_return_136;
output  [15:0] ap_return_137;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Lam_buf4_ce0;
reg Lam_buf4_ce1;
reg[9:0] Lam_buf6_address0;
reg Lam_buf6_ce0;
reg Lam_buf6_ce1;
reg Lam_buf6a_ce0;
reg Lam_buf6a_ce1;
reg SpEtaPrev_ce0;
reg SpEtaPrevC_ce0;
reg Lam_bufAa_ce0;
reg Lam_bufAa_ce1;
reg Lam_bufAb_ce0;
reg Lam_bufAb_ce1;
reg Lam_bufAc_ce0;
reg Lam_bufAc_ce1;
reg Lam_bufA1_ce0;
reg Lam_bufA1_ce1;
reg Lam_bufA2a_ce0;
reg Lam_bufA2a_ce1;
reg Lam_bufA3_ce0;
reg Lam_bufA3_ce1;
reg Lam_bufA5_ce0;
reg Lam_bufA5_ce1;
reg Lam_bufA6b_ce0;
reg Lam_bufA6b_ce1;
reg Lam_bufA6c_ce0;
reg Lam_bufA6c_ce1;
reg Lam_bufA6_ce0;
reg SpEtaPrevA_ce0;
reg SpEtaPrevAa_ce0;
reg SpEtaPrevAb_ce0;
reg SpEtaPrevD_ce0;
reg SpEtaPrevDa_ce0;
reg SpEtaPrevDb_ce0;
reg Lam_bufB_ce0;
reg Lam_bufB_ce1;
reg Lam_bufB1a_ce0;
reg Lam_bufB1a_ce1;
reg Lam_bufB1b_ce0;
reg Lam_bufB1b_ce1;
reg Lam_bufB1c_ce0;
reg Lam_bufB1c_ce1;
reg Lam_bufB2_ce0;
reg Lam_bufB2_ce1;
reg Lam_bufB3a_ce0;
reg Lam_bufB3a_ce1;
reg Lam_bufB3b_ce0;
reg Lam_bufB3b_ce1;
reg Lam_bufB5a_ce0;
reg Lam_bufB5a_ce1;
reg Lam_bufB5b_ce0;
reg Lam_bufB5b_ce1;
reg Lam_bufB6_ce0;
reg Lam_bufB6_ce1;
reg SpEtaPrevB_ce0;
reg SpEtaPrevBa_ce0;
reg SpEtaPrevBb_ce0;
reg SpEtaPrevE_ce0;
reg SpEtaPrevEa_ce0;
reg SpEtaPrevEb_ce0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg   [7:0] varinx3_1024_23_address0;
reg    varinx3_1024_23_ce0;
wire   [29:0] varinx3_1024_23_q0;
reg   [7:0] varinx10A_1024_a_address0;
reg    varinx10A_1024_a_ce0;
wire   [29:0] varinx10A_1024_a_q0;
reg   [7:0] varinx10A_1024_b_address0;
reg    varinx10A_1024_b_ce0;
wire   [29:0] varinx10A_1024_b_q0;
reg   [7:0] varinx10A_1024_c_address0;
reg    varinx10A_1024_c_ce0;
wire   [29:0] varinx10A_1024_c_q0;
reg   [7:0] varinx10A_1024_d_V_address0;
reg    varinx10A_1024_d_V_ce0;
wire   [7:0] varinx10A_1024_d_V_q0;
reg   [7:0] varinx10B_1024_a_address0;
reg    varinx10B_1024_a_ce0;
wire   [29:0] varinx10B_1024_a_q0;
reg   [7:0] varinx10B_1024_b_address0;
reg    varinx10B_1024_b_ce0;
wire   [29:0] varinx10B_1024_b_q0;
reg   [7:0] varinx10B_1024_c_address0;
reg    varinx10B_1024_c_ce0;
wire   [29:0] varinx10B_1024_c_q0;
reg   [7:0] varinx10B_1024_d_V_address0;
reg    varinx10B_1024_d_V_ce0;
wire   [7:0] varinx10B_1024_d_V_q0;
reg   [9:0] varinx3_4096_23_address0;
reg    varinx3_4096_23_ce0;
wire   [31:0] varinx3_4096_23_q0;
reg   [9:0] varinx10A_4096_a_address0;
reg    varinx10A_4096_a_ce0;
wire   [31:0] varinx10A_4096_a_q0;
reg   [9:0] varinx10A_4096_b_address0;
reg    varinx10A_4096_b_ce0;
wire   [31:0] varinx10A_4096_b_q0;
reg   [9:0] varinx10A_4096_c_address0;
reg    varinx10A_4096_c_ce0;
wire   [31:0] varinx10A_4096_c_q0;
reg   [9:0] varinx10A_4096_d_V_address0;
reg    varinx10A_4096_d_V_ce0;
wire   [9:0] varinx10A_4096_d_V_q0;
reg   [9:0] varinx10B_4096_a_address0;
reg    varinx10B_4096_a_ce0;
wire   [31:0] varinx10B_4096_a_q0;
reg   [9:0] varinx10B_4096_b_address0;
reg    varinx10B_4096_b_ce0;
wire   [31:0] varinx10B_4096_b_q0;
reg   [9:0] varinx10B_4096_c_address0;
reg    varinx10B_4096_c_ce0;
wire   [31:0] varinx10B_4096_c_q0;
reg   [9:0] varinx10B_4096_d_V_address0;
reg    varinx10B_4096_d_V_ce0;
wire   [9:0] varinx10B_4096_d_V_q0;
reg   [15:0] num_nt_read_reg_4186;
reg   [15:0] num_ntB_read_reg_4286;
reg   [15:0] num_ntA_read_reg_4291;
wire   [0:0] tmp_fu_1607_p2;
reg   [0:0] tmp_reg_4296;
wire  signed [31:0] tmp_708_fu_1628_p1;
reg  signed [31:0] tmp_708_reg_4323;
wire   [10:0] a_0_in_in_in_fu_1734_p3;
reg   [10:0] a_0_in_in_in_reg_4424;
wire   [9:0] c_0_in_in_in_fu_1742_p3;
reg   [9:0] c_0_in_in_in_reg_4429;
wire   [10:0] a18A_0_in_in_in_fu_1750_p3;
reg   [10:0] a18A_0_in_in_in_reg_4434;
wire   [10:0] grp_fu_1533_p3;
reg   [10:0] b18A_0_in_in_in_reg_4439;
wire   [9:0] c18A_0_in_in_in_fu_1758_p3;
reg   [9:0] c18A_0_in_in_in_reg_4444;
wire   [10:0] d18A_0_in_in_in_fu_1766_p3;
reg   [10:0] d18A_0_in_in_in_reg_4450;
wire   [10:0] grp_fu_1540_p3;
reg   [10:0] e18A_0_in_in_in_reg_4455;
wire   [9:0] f18A_0_in_in_in_fu_1774_p3;
reg   [9:0] f18A_0_in_in_in_reg_4460;
wire   [10:0] g18A_0_in_in_in_fu_1782_p3;
reg   [10:0] g18A_0_in_in_in_reg_4466;
wire   [10:0] grp_fu_1547_p3;
reg   [10:0] h18A_0_in_in_in_reg_4471;
wire   [9:0] i18A_0_in_in_in_fu_1790_p3;
reg   [9:0] i18A_0_in_in_in_reg_4476;
wire   [9:0] j18A_0_in_fu_1798_p3;
reg   [9:0] j18A_0_in_reg_4482;
wire   [10:0] a18B_0_in_in_in_fu_1806_p3;
reg   [10:0] a18B_0_in_in_in_reg_4488;
wire   [10:0] grp_fu_1554_p3;
reg   [10:0] b18B_0_in_in_in_reg_4493;
wire   [9:0] c18B_0_in_in_in_fu_1814_p3;
reg   [9:0] c18B_0_in_in_in_reg_4498;
wire   [10:0] d18B_0_in_in_in_fu_1822_p3;
reg   [10:0] d18B_0_in_in_in_reg_4504;
wire   [10:0] grp_fu_1561_p3;
reg   [10:0] e18B_0_in_in_in_reg_4509;
wire   [9:0] f18B_0_in_in_in_fu_1830_p3;
reg   [9:0] f18B_0_in_in_in_reg_4514;
wire   [10:0] g18B_0_in_in_in_fu_1838_p3;
reg   [10:0] g18B_0_in_in_in_reg_4520;
wire   [10:0] grp_fu_1568_p3;
reg   [10:0] h18B_0_in_in_in_reg_4525;
wire   [9:0] i18B_0_in_in_in_fu_1846_p3;
reg   [9:0] i18B_0_in_in_in_reg_4530;
wire   [9:0] j18B_0_in_fu_1854_p3;
reg   [9:0] j18B_0_in_reg_4536;
wire  signed [15:0] b_fu_1862_p1;
reg  signed [15:0] b_reg_4542;
wire   [7:0] tmp_835_fu_1876_p1;
reg   [7:0] tmp_835_reg_4557;
reg   [7:0] SpEtaPrev_two_V_load_reg_4562;
reg   [7:0] SpEtaPrev_three_V_lo_reg_4567;
wire   [9:0] f_0_in_in_in_fu_1999_p3;
reg   [9:0] f_0_in_in_in_reg_4572;
wire   [9:0] c18A2_0_in_in_in_fu_2013_p3;
reg   [9:0] c18A2_0_in_in_in_reg_4577;
wire   [9:0] f18A2_0_in_in_in_fu_2027_p3;
reg   [9:0] f18A2_0_in_in_in_reg_4582;
wire   [9:0] i18A2_0_in_in_in_fu_2041_p3;
reg   [9:0] i18A2_0_in_in_in_reg_4587;
wire   [9:0] j18A2_0_in_fu_2048_p3;
reg   [9:0] j18A2_0_in_reg_4592;
wire   [9:0] c18B2_0_in_in_in_fu_2062_p3;
reg   [9:0] c18B2_0_in_in_in_reg_4597;
wire   [9:0] f18B2_0_in_in_in_fu_2076_p3;
reg   [9:0] f18B2_0_in_in_in_reg_4602;
wire   [9:0] i18B2_0_in_in_in_fu_2090_p3;
reg   [9:0] i18B2_0_in_in_in_reg_4607;
wire   [9:0] j18B2_0_in_fu_2097_p3;
reg   [9:0] j18B2_0_in_reg_4612;
wire  signed [15:0] h18B2_fu_2104_p1;
reg  signed [15:0] h18B2_reg_4617;
wire  signed [15:0] g18B2_fu_2108_p1;
reg  signed [15:0] g18B2_reg_4622;
wire  signed [15:0] e18B2_fu_2112_p1;
reg  signed [15:0] e18B2_reg_4627;
wire  signed [15:0] d18B2_fu_2116_p1;
reg  signed [15:0] d18B2_reg_4632;
wire  signed [15:0] b18B2_fu_2120_p1;
reg  signed [15:0] b18B2_reg_4637;
wire  signed [15:0] a18B2_fu_2124_p1;
reg  signed [15:0] a18B2_reg_4642;
wire  signed [15:0] h18B_fu_2128_p1;
reg  signed [15:0] h18B_reg_4647;
wire  signed [15:0] g18B_fu_2131_p1;
reg  signed [15:0] g18B_reg_4652;
wire  signed [15:0] e18B_fu_2134_p1;
reg  signed [15:0] e18B_reg_4657;
wire  signed [15:0] d18B_fu_2137_p1;
reg  signed [15:0] d18B_reg_4662;
wire  signed [15:0] b18B_fu_2140_p1;
reg  signed [15:0] b18B_reg_4667;
wire  signed [15:0] a18B_fu_2143_p1;
reg  signed [15:0] a18B_reg_4672;
wire  signed [15:0] h18A2_fu_2146_p1;
reg  signed [15:0] h18A2_reg_4677;
wire  signed [15:0] g18A2_fu_2150_p1;
reg  signed [15:0] g18A2_reg_4682;
wire  signed [15:0] e18A2_fu_2154_p1;
reg  signed [15:0] e18A2_reg_4687;
wire  signed [15:0] d18A2_fu_2158_p1;
reg  signed [15:0] d18A2_reg_4692;
wire  signed [15:0] b18A2_fu_2162_p1;
reg  signed [15:0] b18A2_reg_4697;
wire  signed [15:0] a18A2_fu_2166_p1;
reg  signed [15:0] a18A2_reg_4702;
wire  signed [15:0] h18A_fu_2170_p1;
reg  signed [15:0] h18A_reg_4707;
wire  signed [15:0] g18A_fu_2173_p1;
reg  signed [15:0] g18A_reg_4712;
wire  signed [15:0] e18A_fu_2176_p1;
reg  signed [15:0] e18A_reg_4717;
wire  signed [15:0] d18A_fu_2179_p1;
reg  signed [15:0] d18A_reg_4722;
wire  signed [15:0] b18A_fu_2182_p1;
reg  signed [15:0] b18A_reg_4727;
wire  signed [15:0] a18A_fu_2185_p1;
reg  signed [15:0] a18A_reg_4732;
wire  signed [15:0] e_fu_2188_p1;
reg  signed [15:0] e_reg_4737;
wire  signed [15:0] d_fu_2192_p1;
reg  signed [15:0] d_reg_4742;
wire  signed [15:0] a_fu_2196_p1;
reg  signed [15:0] a_reg_4747;
reg   [15:0] Lam_buf6_load_reg_4757;
reg   [15:0] Lam_buf6_load_1_reg_4762;
reg    ap_enable_reg_pp0_iter0_preg;
reg   [15:0] ap_port_reg_num_ntA;
reg   [15:0] ap_port_reg_num_ntB;
wire  signed [31:0] tmp_s_fu_1575_p1;
wire   [31:0] tmp_710_fu_1866_p1;
wire   [31:0] tmp_711_fu_1871_p1;
wire   [31:0] tmp_709_fu_2199_p1;
wire   [31:0] tmp_712_fu_2204_p1;
wire   [31:0] tmp_713_fu_2209_p1;
wire   [31:0] tmp_714_fu_2214_p1;
wire   [31:0] tmp_715_fu_2219_p1;
wire   [31:0] tmp_716_fu_2224_p1;
wire   [31:0] tmp_717_fu_2229_p1;
wire   [31:0] tmp_718_fu_2233_p1;
wire   [31:0] tmp_719_fu_2238_p1;
wire   [31:0] tmp_720_fu_2243_p1;
wire   [31:0] tmp_721_fu_2247_p1;
wire   [31:0] tmp_722_fu_2252_p1;
wire   [31:0] tmp_723_fu_2257_p1;
wire   [31:0] tmp_724_fu_2261_p1;
wire   [31:0] tmp_725_fu_2265_p1;
wire   [31:0] tmp_726_fu_2270_p1;
wire   [31:0] tmp_727_fu_2275_p1;
wire   [31:0] tmp_728_fu_2280_p1;
wire   [31:0] tmp_729_fu_2285_p1;
wire   [31:0] tmp_730_fu_2290_p1;
wire   [31:0] tmp_731_fu_2295_p1;
wire   [31:0] tmp_732_fu_2300_p1;
wire   [31:0] tmp_733_fu_2305_p1;
wire   [31:0] tmp_734_fu_2310_p1;
wire  signed [31:0] tmp_735_fu_2315_p1;
wire   [31:0] tmp_736_fu_2321_p1;
wire   [31:0] tmp_737_fu_2326_p1;
wire   [31:0] tmp_738_fu_2331_p1;
wire   [31:0] tmp_739_fu_2335_p1;
wire   [31:0] tmp_740_fu_2340_p1;
wire   [31:0] tmp_741_fu_2345_p1;
wire   [31:0] tmp_742_fu_2349_p1;
wire   [31:0] tmp_743_fu_2354_p1;
wire   [31:0] tmp_744_fu_2359_p1;
wire   [31:0] tmp_745_fu_2363_p1;
wire   [31:0] tmp_746_fu_2367_p1;
wire   [31:0] tmp_747_fu_2372_p1;
wire   [31:0] tmp_748_fu_2377_p1;
wire   [31:0] tmp_749_fu_2382_p1;
wire   [31:0] tmp_750_fu_2387_p1;
wire   [31:0] tmp_751_fu_2392_p1;
wire   [31:0] tmp_752_fu_2397_p1;
wire   [31:0] tmp_753_fu_2402_p1;
wire   [31:0] tmp_754_fu_2407_p1;
wire   [31:0] tmp_755_fu_2412_p1;
wire  signed [31:0] tmp_756_fu_2417_p1;
reg   [0:0] grp_fu_1526_p0;
wire   [10:0] grp_fu_1246_p4;
wire   [10:0] grp_fu_1386_p4;
reg   [0:0] grp_fu_1533_p0;
wire   [10:0] grp_fu_1266_p4;
wire   [10:0] grp_fu_1406_p4;
reg   [0:0] grp_fu_1540_p0;
wire   [10:0] grp_fu_1286_p4;
wire   [10:0] grp_fu_1426_p4;
reg   [0:0] grp_fu_1547_p0;
wire   [10:0] grp_fu_1306_p4;
wire   [10:0] grp_fu_1446_p4;
reg   [0:0] grp_fu_1554_p0;
wire   [10:0] grp_fu_1326_p4;
wire   [10:0] grp_fu_1466_p4;
reg   [0:0] grp_fu_1561_p0;
wire   [10:0] grp_fu_1346_p4;
wire   [10:0] grp_fu_1486_p4;
reg   [0:0] grp_fu_1568_p0;
wire   [10:0] grp_fu_1366_p4;
wire   [10:0] grp_fu_1506_p4;
wire   [7:0] grp_fu_1256_p4;
wire   [15:0] inx1_fu_1598_p2;
wire   [7:0] grp_fu_1276_p4;
wire   [7:0] grp_fu_1296_p4;
wire   [7:0] grp_fu_1316_p4;
wire   [7:0] grp_fu_1336_p4;
wire   [7:0] grp_fu_1356_p4;
wire   [7:0] grp_fu_1376_p4;
wire   [10:0] tmp_793_fu_1620_p1;
wire   [10:0] tmp_821_fu_1706_p1;
wire   [9:0] varinx3_1024_23_inx3_fu_1624_p1;
wire   [9:0] grp_fu_1396_p4;
wire   [10:0] tmp_797_fu_1650_p1;
wire   [10:0] tmp_823_fu_1710_p1;
wire   [9:0] varinx10A_1024_a_inx_fu_1654_p1;
wire   [9:0] grp_fu_1416_p4;
wire   [10:0] tmp_799_fu_1658_p1;
wire   [10:0] tmp_824_fu_1714_p1;
wire   [9:0] varinx10A_1024_b_inx_fu_1662_p1;
wire   [9:0] grp_fu_1436_p4;
wire   [10:0] tmp_801_fu_1666_p1;
wire   [10:0] tmp_825_fu_1718_p1;
wire   [9:0] varinx10A_1024_c_inx_fu_1670_p1;
wire   [9:0] grp_fu_1456_p4;
wire   [9:0] varinx10A_1024_d_V_l_1_fu_1674_p1;
wire   [10:0] tmp_809_fu_1678_p1;
wire   [10:0] tmp_829_fu_1722_p1;
wire   [9:0] varinx10B_1024_a_inx_fu_1682_p1;
wire   [9:0] grp_fu_1476_p4;
wire   [10:0] tmp_811_fu_1686_p1;
wire   [10:0] tmp_830_fu_1726_p1;
wire   [9:0] varinx10B_1024_b_inx_fu_1690_p1;
wire   [9:0] grp_fu_1496_p4;
wire   [10:0] tmp_813_fu_1694_p1;
wire   [10:0] tmp_831_fu_1730_p1;
wire   [9:0] varinx10B_1024_c_inx_fu_1698_p1;
wire   [9:0] grp_fu_1516_p4;
wire   [9:0] varinx10B_1024_d_V_l_1_fu_1702_p1;
wire   [10:0] grp_fu_1526_p3;
wire   [10:0] tmp_795_fu_1900_p1;
wire   [10:0] tmp_822_fu_1964_p1;
wire   [9:0] varinx3_1024_23_inx3_1_fu_1904_p1;
wire   [10:0] tmp_803_fu_1908_p1;
wire   [10:0] tmp_826_fu_1968_p1;
wire   [9:0] varinx10A_1024_a_inx_3_fu_1912_p1;
wire   [10:0] tmp_805_fu_1916_p1;
wire   [10:0] tmp_827_fu_1972_p1;
wire   [9:0] varinx10A_1024_b_inx_3_fu_1920_p1;
wire   [10:0] tmp_807_fu_1924_p1;
wire   [10:0] tmp_828_fu_1976_p1;
wire   [9:0] varinx10A_1024_c_inx_3_fu_1928_p1;
wire   [9:0] varinx10A_1024_d_V_l_3_fu_1932_p1;
wire   [10:0] tmp_815_fu_1936_p1;
wire   [10:0] tmp_832_fu_1980_p1;
wire   [9:0] varinx10B_1024_a_inx_3_fu_1940_p1;
wire   [10:0] tmp_817_fu_1944_p1;
wire   [10:0] tmp_833_fu_1984_p1;
wire   [9:0] varinx10B_1024_b_inx_3_fu_1948_p1;
wire   [10:0] tmp_819_fu_1952_p1;
wire   [10:0] tmp_834_fu_1988_p1;
wire   [9:0] varinx10B_1024_c_inx_3_fu_1956_p1;
wire   [9:0] varinx10B_1024_d_V_l_3_fu_1960_p1;
wire   [10:0] g18B2_0_in_in_in_fu_2083_p3;
wire   [10:0] d18B2_0_in_in_in_fu_2069_p3;
wire   [10:0] a18B2_0_in_in_in_fu_2055_p3;
wire   [10:0] g18A2_0_in_in_in_fu_2034_p3;
wire   [10:0] d18A2_0_in_in_in_fu_2020_p3;
wire   [10:0] a18A2_0_in_in_in_fu_2006_p3;
wire   [10:0] d_0_in_in_in_fu_1992_p3;
wire   [0:0] tmp_757_fu_2833_p2;
wire   [7:0] pTab_2_write_assign_fu_2839_p3;
wire   [7:0] pTab_1_write_assign_fu_2850_p3;
wire   [7:0] pTab_0_write_assign_fu_2861_p3;
wire   [7:0] SpEtaPrevAb_ten_V_lo_fu_2573_p4;
wire   [7:0] pTabA_9_write_assig_fu_2872_p3;
wire   [7:0] SpEtaPrevAb_nine_V_l_fu_2563_p4;
wire   [7:0] pTabA_8_write_assig_fu_2884_p3;
wire   [7:0] SpEtaPrevAb_eight_V_s_fu_2553_p4;
wire   [7:0] pTabA_7_write_assig_fu_2896_p3;
wire   [7:0] tmp_839_fu_2549_p1;
wire   [7:0] pTabA_6_write_assig_fu_2908_p3;
wire   [7:0] SpEtaPrevAa_six_V_lo_fu_2539_p4;
wire   [7:0] pTabA_5_write_assig_fu_2920_p3;
wire   [7:0] SpEtaPrevAa_five_V_l_fu_2529_p4;
wire   [7:0] pTabA_4_write_assig_fu_2932_p3;
wire   [7:0] SpEtaPrevAa_four_V_l_fu_2519_p4;
wire   [7:0] pTabA_3_write_assig_fu_2944_p3;
wire   [7:0] tmp_838_fu_2515_p1;
wire   [7:0] pTabA_2_write_assig_fu_2956_p3;
wire   [7:0] SpEtaPrevA_two_V_loa_fu_2505_p4;
wire   [7:0] pTabA_1_write_assig_fu_2968_p3;
wire   [7:0] tmp_837_fu_2501_p1;
wire   [7:0] pTabA_0_write_assig_fu_2980_p3;
wire   [7:0] tmp_843_fu_2665_p1;
wire   [7:0] pTabB_0_write_assig_fu_2992_p3;
wire   [7:0] SpEtaPrevB_two_V_loa_fu_2669_p4;
wire   [7:0] pTabB_1_write_assig_fu_3004_p3;
wire   [7:0] tmp_844_fu_2679_p1;
wire   [7:0] pTabB_2_write_assig_fu_3016_p3;
wire   [7:0] SpEtaPrevBa_four_V_l_fu_2683_p4;
wire   [7:0] pTabB_3_write_assig_fu_3028_p3;
wire   [7:0] SpEtaPrevBa_five_V_l_fu_2693_p4;
wire   [7:0] pTabB_4_write_assig_fu_3040_p3;
wire   [7:0] SpEtaPrevBa_six_V_lo_fu_2703_p4;
wire   [7:0] pTabB_5_write_assig_fu_3052_p3;
wire   [7:0] tmp_845_fu_2713_p1;
wire   [7:0] pTabB_6_write_assig_fu_3064_p3;
wire   [7:0] SpEtaPrevBb_eight_V_s_fu_2717_p4;
wire   [7:0] pTabB_7_write_assig_fu_3076_p3;
wire   [7:0] SpEtaPrevBb_nine_V_l_fu_2727_p4;
wire   [7:0] pTabB_8_write_assig_fu_3088_p3;
wire   [7:0] SpEtaPrevBb_ten_V_lo_fu_2737_p4;
wire   [7:0] pTabB_9_write_assig_fu_3100_p3;
wire   [7:0] SpEtaPrevC_three_V_l_fu_2491_p4;
wire   [7:0] pTabE_2_write_assig_fu_3112_p3;
wire   [7:0] SpEtaPrevC_two_V_loa_fu_2481_p4;
wire   [7:0] pTabE_1_write_assig_fu_3124_p3;
wire   [7:0] tmp_836_fu_2477_p1;
wire   [7:0] pTabE_0_write_assig_fu_3136_p3;
wire   [7:0] SpEtaPrevDb_ten_V_lo_fu_2655_p4;
wire   [7:0] pTabF_9_write_assig_fu_3148_p3;
wire   [7:0] SpEtaPrevDb_nine_V_l_fu_2645_p4;
wire   [7:0] pTabF_8_write_assig_fu_3160_p3;
wire   [7:0] SpEtaPrevDb_eight_V_s_fu_2635_p4;
wire   [7:0] pTabF_7_write_assig_fu_3172_p3;
wire   [7:0] tmp_842_fu_2631_p1;
wire   [7:0] pTabF_6_write_assig_fu_3184_p3;
wire   [7:0] SpEtaPrevDa_six_V_lo_fu_2621_p4;
wire   [7:0] pTabF_5_write_assig_fu_3196_p3;
wire   [7:0] SpEtaPrevDa_five_V_l_fu_2611_p4;
wire   [7:0] pTabF_4_write_assig_fu_3208_p3;
wire   [7:0] SpEtaPrevDa_four_V_l_fu_2601_p4;
wire   [7:0] pTabF_3_write_assig_fu_3220_p3;
wire   [7:0] tmp_841_fu_2597_p1;
wire   [7:0] pTabF_2_write_assig_fu_3232_p3;
wire   [7:0] SpEtaPrevD_two_V_loa_fu_2587_p4;
wire   [7:0] pTabF_1_write_assig_fu_3244_p3;
wire   [7:0] tmp_840_fu_2583_p1;
wire   [7:0] pTabF_0_write_assig_fu_3256_p3;
wire   [7:0] tmp_846_fu_2747_p1;
wire   [7:0] pTabG_0_write_assig_fu_3268_p3;
wire   [7:0] SpEtaPrevE_two_V_loa_fu_2751_p4;
wire   [7:0] pTabG_1_write_assig_fu_3280_p3;
wire   [7:0] tmp_847_fu_2761_p1;
wire   [7:0] pTabG_2_write_assig_fu_3292_p3;
wire   [7:0] SpEtaPrevEa_four_V_l_fu_2765_p4;
wire   [7:0] pTabG_3_write_assig_fu_3304_p3;
wire   [7:0] SpEtaPrevEa_five_V_l_fu_2775_p4;
wire   [7:0] pTabG_4_write_assig_fu_3316_p3;
wire   [7:0] SpEtaPrevEa_six_V_lo_fu_2785_p4;
wire   [7:0] pTabG_5_write_assig_fu_3328_p3;
wire   [7:0] tmp_848_fu_2795_p1;
wire   [7:0] pTabG_6_write_assig_fu_3340_p3;
wire   [7:0] SpEtaPrevEb_eight_V_s_fu_2799_p4;
wire   [7:0] pTabG_7_write_assig_fu_3352_p3;
wire   [7:0] SpEtaPrevEb_nine_V_l_fu_2809_p4;
wire   [7:0] pTabG_8_write_assig_fu_3364_p3;
wire   [7:0] SpEtaPrevEb_ten_V_lo_fu_2819_p4;
wire   [7:0] pTabG_9_write_assig_fu_3376_p3;
wire   [15:0] c_fu_2474_p1;
wire  signed [15:0] pTab_0_write_assign_1_fu_2868_p1;
wire  signed [15:0] pTab_1_write_assign_1_fu_2857_p1;
wire  signed [15:0] pTab_2_write_assign_1_fu_2846_p1;
wire   [15:0] c18A_fu_2468_p1;
wire   [15:0] f18A_fu_2465_p1;
wire   [15:0] i18A_fu_2462_p1;
wire   [15:0] j18A_fu_2459_p1;
wire  signed [15:0] pTabA_0_write_assig_1_fu_2988_p1;
wire  signed [15:0] pTabA_1_write_assig_1_fu_2976_p1;
wire  signed [15:0] pTabA_2_write_assig_1_fu_2964_p1;
wire  signed [15:0] pTabA_3_write_assig_1_fu_2952_p1;
wire  signed [15:0] pTabA_4_write_assig_1_fu_2940_p1;
wire  signed [15:0] pTabA_5_write_assig_1_fu_2928_p1;
wire  signed [15:0] pTabA_6_write_assig_1_fu_2916_p1;
wire  signed [15:0] pTabA_7_write_assig_1_fu_2904_p1;
wire  signed [15:0] pTabA_8_write_assig_1_fu_2892_p1;
wire  signed [15:0] pTabA_9_write_assig_1_fu_2880_p1;
wire   [15:0] c18B_fu_2444_p1;
wire   [15:0] f18B_fu_2441_p1;
wire   [15:0] i18B_fu_2438_p1;
wire   [15:0] j18B_fu_2435_p1;
wire  signed [15:0] pTabB_0_write_assig_1_fu_3000_p1;
wire  signed [15:0] pTabB_1_write_assig_1_fu_3012_p1;
wire  signed [15:0] pTabB_2_write_assig_1_fu_3024_p1;
wire  signed [15:0] pTabB_3_write_assig_1_fu_3036_p1;
wire  signed [15:0] pTabB_4_write_assig_1_fu_3048_p1;
wire  signed [15:0] pTabB_5_write_assig_1_fu_3060_p1;
wire  signed [15:0] pTabB_6_write_assig_1_fu_3072_p1;
wire  signed [15:0] pTabB_7_write_assig_1_fu_3084_p1;
wire  signed [15:0] pTabB_8_write_assig_1_fu_3096_p1;
wire  signed [15:0] pTabB_9_write_assig_1_fu_3108_p1;
wire   [15:0] f_fu_2471_p1;
wire  signed [15:0] pTabE_0_write_assig_1_fu_3144_p1;
wire  signed [15:0] pTabE_1_write_assig_1_fu_3132_p1;
wire  signed [15:0] pTabE_2_write_assig_1_fu_3120_p1;
wire   [15:0] c18A2_fu_2456_p1;
wire   [15:0] f18A2_fu_2453_p1;
wire   [15:0] i18A2_fu_2450_p1;
wire   [15:0] j18A2_fu_2447_p1;
wire  signed [15:0] pTabF_0_write_assig_1_fu_3264_p1;
wire  signed [15:0] pTabF_1_write_assig_1_fu_3252_p1;
wire  signed [15:0] pTabF_2_write_assig_1_fu_3240_p1;
wire  signed [15:0] pTabF_3_write_assig_1_fu_3228_p1;
wire  signed [15:0] pTabF_4_write_assig_1_fu_3216_p1;
wire  signed [15:0] pTabF_5_write_assig_1_fu_3204_p1;
wire  signed [15:0] pTabF_6_write_assig_1_fu_3192_p1;
wire  signed [15:0] pTabF_7_write_assig_1_fu_3180_p1;
wire  signed [15:0] pTabF_8_write_assig_1_fu_3168_p1;
wire  signed [15:0] pTabF_9_write_assig_1_fu_3156_p1;
wire   [15:0] c18B2_fu_2432_p1;
wire   [15:0] f18B2_fu_2429_p1;
wire   [15:0] i18B2_fu_2426_p1;
wire   [15:0] j18B2_fu_2423_p1;
wire  signed [15:0] pTabG_0_write_assig_1_fu_3276_p1;
wire  signed [15:0] pTabG_1_write_assig_1_fu_3288_p1;
wire  signed [15:0] pTabG_2_write_assig_1_fu_3300_p1;
wire  signed [15:0] pTabG_3_write_assig_1_fu_3312_p1;
wire  signed [15:0] pTabG_4_write_assig_1_fu_3324_p1;
wire  signed [15:0] pTabG_5_write_assig_1_fu_3336_p1;
wire  signed [15:0] pTabG_6_write_assig_1_fu_3348_p1;
wire  signed [15:0] pTabG_7_write_assig_1_fu_3360_p1;
wire  signed [15:0] pTabG_8_write_assig_1_fu_3372_p1;
wire  signed [15:0] pTabG_9_write_assig_1_fu_3384_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_pipeline_idle_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'b1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_preg = 1'b0;
end

mcalcAA_23_varinxlbW #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx3_1024_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx3_1024_23_address0),
    .ce0(varinx3_1024_23_ce0),
    .q0(varinx3_1024_23_q0)
);

mcalcAA_23_varinxmb6 #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx10A_1024_a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10A_1024_a_address0),
    .ce0(varinx10A_1024_a_ce0),
    .q0(varinx10A_1024_a_q0)
);

mcalcAA_23_varinxncg #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx10A_1024_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10A_1024_b_address0),
    .ce0(varinx10A_1024_b_ce0),
    .q0(varinx10A_1024_b_q0)
);

mcalcAA_23_varinxocq #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx10A_1024_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10A_1024_c_address0),
    .ce0(varinx10A_1024_c_ce0),
    .q0(varinx10A_1024_c_q0)
);

mcalcAA_23_varinxpcA #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx10A_1024_d_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10A_1024_d_V_address0),
    .ce0(varinx10A_1024_d_V_ce0),
    .q0(varinx10A_1024_d_V_q0)
);

mcalcAA_23_varinxqcK #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx10B_1024_a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10B_1024_a_address0),
    .ce0(varinx10B_1024_a_ce0),
    .q0(varinx10B_1024_a_q0)
);

mcalcAA_23_varinxrcU #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx10B_1024_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10B_1024_b_address0),
    .ce0(varinx10B_1024_b_ce0),
    .q0(varinx10B_1024_b_q0)
);

mcalcAA_23_varinxsc4 #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx10B_1024_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10B_1024_c_address0),
    .ce0(varinx10B_1024_c_ce0),
    .q0(varinx10B_1024_c_q0)
);

mcalcAA_23_varinxtde #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
varinx10B_1024_d_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10B_1024_d_V_address0),
    .ce0(varinx10B_1024_d_V_ce0),
    .q0(varinx10B_1024_d_V_q0)
);

mcalcAA_23_varinxudo #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx3_4096_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx3_4096_23_address0),
    .ce0(varinx3_4096_23_ce0),
    .q0(varinx3_4096_23_q0)
);

mcalcAA_23_varinxvdy #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx10A_4096_a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10A_4096_a_address0),
    .ce0(varinx10A_4096_a_ce0),
    .q0(varinx10A_4096_a_q0)
);

mcalcAA_23_varinxwdI #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx10A_4096_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10A_4096_b_address0),
    .ce0(varinx10A_4096_b_ce0),
    .q0(varinx10A_4096_b_q0)
);

mcalcAA_23_varinxxdS #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx10A_4096_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10A_4096_c_address0),
    .ce0(varinx10A_4096_c_ce0),
    .q0(varinx10A_4096_c_q0)
);

mcalcAA_23_varinxyd2 #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx10A_4096_d_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10A_4096_d_V_address0),
    .ce0(varinx10A_4096_d_V_ce0),
    .q0(varinx10A_4096_d_V_q0)
);

mcalcAA_23_varinxzec #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx10B_4096_a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10B_4096_a_address0),
    .ce0(varinx10B_4096_a_ce0),
    .q0(varinx10B_4096_a_q0)
);

mcalcAA_23_varinxAem #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx10B_4096_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10B_4096_b_address0),
    .ce0(varinx10B_4096_b_ce0),
    .q0(varinx10B_4096_b_q0)
);

mcalcAA_23_varinxBew #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx10B_4096_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10B_4096_c_address0),
    .ce0(varinx10B_4096_c_ce0),
    .q0(varinx10B_4096_c_q0)
);

mcalcAA_23_varinxCeG #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
varinx10B_4096_d_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(varinx10B_4096_d_V_address0),
    .ce0(varinx10B_4096_d_V_ce0),
    .q0(varinx10B_4096_d_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_preg <= 1'b0;
    end else begin
        if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
            ap_enable_reg_pp0_iter0_preg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf6_load_1_reg_4762 <= Lam_buf6_q1;
        Lam_buf6_load_reg_4757 <= Lam_buf6_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        SpEtaPrev_three_V_lo_reg_4567 <= {{SpEtaPrev_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
        SpEtaPrev_two_V_load_reg_4562 <= {{SpEtaPrev_q0[ap_const_lv32_F : ap_const_lv32_8]}};
        a18A_0_in_in_in_reg_4434 <= a18A_0_in_in_in_fu_1750_p3;
        a18B_0_in_in_in_reg_4488 <= a18B_0_in_in_in_fu_1806_p3;
        a_0_in_in_in_reg_4424 <= a_0_in_in_in_fu_1734_p3;
        b_reg_4542 <= b_fu_1862_p1;
        c18A_0_in_in_in_reg_4444 <= c18A_0_in_in_in_fu_1758_p3;
        c18B_0_in_in_in_reg_4498 <= c18B_0_in_in_in_fu_1814_p3;
        c_0_in_in_in_reg_4429 <= c_0_in_in_in_fu_1742_p3;
        d18A_0_in_in_in_reg_4450 <= d18A_0_in_in_in_fu_1766_p3;
        d18B_0_in_in_in_reg_4504 <= d18B_0_in_in_in_fu_1822_p3;
        f18A_0_in_in_in_reg_4460 <= f18A_0_in_in_in_fu_1774_p3;
        f18B_0_in_in_in_reg_4514 <= f18B_0_in_in_in_fu_1830_p3;
        g18A_0_in_in_in_reg_4466 <= g18A_0_in_in_in_fu_1782_p3;
        g18B_0_in_in_in_reg_4520 <= g18B_0_in_in_in_fu_1838_p3;
        i18A_0_in_in_in_reg_4476 <= i18A_0_in_in_in_fu_1790_p3;
        i18B_0_in_in_in_reg_4530 <= i18B_0_in_in_in_fu_1846_p3;
        j18A_0_in_reg_4482 <= j18A_0_in_fu_1798_p3;
        j18B_0_in_reg_4536 <= j18B_0_in_fu_1854_p3;
        num_ntA_read_reg_4291 <= ap_port_reg_num_ntA;
        num_ntB_read_reg_4286 <= ap_port_reg_num_ntB;
        tmp_708_reg_4323 <= tmp_708_fu_1628_p1;
        tmp_835_reg_4557 <= tmp_835_fu_1876_p1;
        tmp_reg_4296 <= tmp_fu_1607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        a18A2_reg_4702 <= a18A2_fu_2166_p1;
        a18A_reg_4732 <= a18A_fu_2185_p1;
        a18B2_reg_4642 <= a18B2_fu_2124_p1;
        a18B_reg_4672 <= a18B_fu_2143_p1;
        a_reg_4747 <= a_fu_2196_p1;
        b18A2_reg_4697 <= b18A2_fu_2162_p1;
        b18A_reg_4727 <= b18A_fu_2182_p1;
        b18B2_reg_4637 <= b18B2_fu_2120_p1;
        b18B_reg_4667 <= b18B_fu_2140_p1;
        c18A2_0_in_in_in_reg_4577 <= c18A2_0_in_in_in_fu_2013_p3;
        c18B2_0_in_in_in_reg_4597 <= c18B2_0_in_in_in_fu_2062_p3;
        d18A2_reg_4692 <= d18A2_fu_2158_p1;
        d18A_reg_4722 <= d18A_fu_2179_p1;
        d18B2_reg_4632 <= d18B2_fu_2116_p1;
        d18B_reg_4662 <= d18B_fu_2137_p1;
        d_reg_4742 <= d_fu_2192_p1;
        e18A2_reg_4687 <= e18A2_fu_2154_p1;
        e18A_reg_4717 <= e18A_fu_2176_p1;
        e18B2_reg_4627 <= e18B2_fu_2112_p1;
        e18B_reg_4657 <= e18B_fu_2134_p1;
        e_reg_4737 <= e_fu_2188_p1;
        f18A2_0_in_in_in_reg_4582 <= f18A2_0_in_in_in_fu_2027_p3;
        f18B2_0_in_in_in_reg_4602 <= f18B2_0_in_in_in_fu_2076_p3;
        f_0_in_in_in_reg_4572 <= f_0_in_in_in_fu_1999_p3;
        g18A2_reg_4682 <= g18A2_fu_2150_p1;
        g18A_reg_4712 <= g18A_fu_2173_p1;
        g18B2_reg_4622 <= g18B2_fu_2108_p1;
        g18B_reg_4652 <= g18B_fu_2131_p1;
        h18A2_reg_4677 <= h18A2_fu_2146_p1;
        h18A_reg_4707 <= h18A_fu_2170_p1;
        h18B2_reg_4617 <= h18B2_fu_2104_p1;
        h18B_reg_4647 <= h18B_fu_2128_p1;
        i18A2_0_in_in_in_reg_4587 <= i18A2_0_in_in_in_fu_2041_p3;
        i18B2_0_in_in_in_reg_4607 <= i18B2_0_in_in_in_fu_2090_p3;
        j18A2_0_in_reg_4592 <= j18A2_0_in_fu_2048_p3;
        j18B2_0_in_reg_4612 <= j18B2_0_in_fu_2097_p3;
        num_nt_read_reg_4186 <= num_nt;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        ap_port_reg_num_ntA <= num_ntA;
        ap_port_reg_num_ntB <= num_ntB;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        b18A_0_in_in_in_reg_4439 <= grp_fu_1533_p3;
        b18B_0_in_in_in_reg_4493 <= grp_fu_1554_p3;
        e18A_0_in_in_in_reg_4455 <= grp_fu_1540_p3;
        e18B_0_in_in_in_reg_4509 <= grp_fu_1561_p3;
        h18A_0_in_in_in_reg_4471 <= grp_fu_1547_p3;
        h18B_0_in_in_in_reg_4525 <= grp_fu_1568_p3;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf4_ce0 = 1'b1;
    end else begin
        Lam_buf4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf4_ce1 = 1'b1;
    end else begin
        Lam_buf4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf6_address0 = tmp_722_fu_2252_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Lam_buf6_address0 = tmp_710_fu_1866_p1;
    end else begin
        Lam_buf6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        Lam_buf6_ce0 = 1'b1;
    end else begin
        Lam_buf6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Lam_buf6_ce1 = 1'b1;
    end else begin
        Lam_buf6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf6a_ce0 = 1'b1;
    end else begin
        Lam_buf6a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_buf6a_ce1 = 1'b1;
    end else begin
        Lam_buf6a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA1_ce0 = 1'b1;
    end else begin
        Lam_bufA1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA1_ce1 = 1'b1;
    end else begin
        Lam_bufA1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA2a_ce0 = 1'b1;
    end else begin
        Lam_bufA2a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA2a_ce1 = 1'b1;
    end else begin
        Lam_bufA2a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA3_ce0 = 1'b1;
    end else begin
        Lam_bufA3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA3_ce1 = 1'b1;
    end else begin
        Lam_bufA3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA5_ce0 = 1'b1;
    end else begin
        Lam_bufA5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA5_ce1 = 1'b1;
    end else begin
        Lam_bufA5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6_ce0 = 1'b1;
    end else begin
        Lam_bufA6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6b_ce0 = 1'b1;
    end else begin
        Lam_bufA6b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6b_ce1 = 1'b1;
    end else begin
        Lam_bufA6b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6c_ce0 = 1'b1;
    end else begin
        Lam_bufA6c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufA6c_ce1 = 1'b1;
    end else begin
        Lam_bufA6c_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAa_ce0 = 1'b1;
    end else begin
        Lam_bufAa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAa_ce1 = 1'b1;
    end else begin
        Lam_bufAa_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAb_ce0 = 1'b1;
    end else begin
        Lam_bufAb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAb_ce1 = 1'b1;
    end else begin
        Lam_bufAb_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAc_ce0 = 1'b1;
    end else begin
        Lam_bufAc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufAc_ce1 = 1'b1;
    end else begin
        Lam_bufAc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1a_ce0 = 1'b1;
    end else begin
        Lam_bufB1a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1a_ce1 = 1'b1;
    end else begin
        Lam_bufB1a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1b_ce0 = 1'b1;
    end else begin
        Lam_bufB1b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1b_ce1 = 1'b1;
    end else begin
        Lam_bufB1b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1c_ce0 = 1'b1;
    end else begin
        Lam_bufB1c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB1c_ce1 = 1'b1;
    end else begin
        Lam_bufB1c_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB2_ce0 = 1'b1;
    end else begin
        Lam_bufB2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB2_ce1 = 1'b1;
    end else begin
        Lam_bufB2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB3a_ce0 = 1'b1;
    end else begin
        Lam_bufB3a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB3a_ce1 = 1'b1;
    end else begin
        Lam_bufB3a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB3b_ce0 = 1'b1;
    end else begin
        Lam_bufB3b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB3b_ce1 = 1'b1;
    end else begin
        Lam_bufB3b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB5a_ce0 = 1'b1;
    end else begin
        Lam_bufB5a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB5a_ce1 = 1'b1;
    end else begin
        Lam_bufB5a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB5b_ce0 = 1'b1;
    end else begin
        Lam_bufB5b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB5b_ce1 = 1'b1;
    end else begin
        Lam_bufB5b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB6_ce0 = 1'b1;
    end else begin
        Lam_bufB6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB6_ce1 = 1'b1;
    end else begin
        Lam_bufB6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB_ce0 = 1'b1;
    end else begin
        Lam_bufB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        Lam_bufB_ce1 = 1'b1;
    end else begin
        Lam_bufB_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevA_ce0 = 1'b1;
    end else begin
        SpEtaPrevA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevAa_ce0 = 1'b1;
    end else begin
        SpEtaPrevAa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevAb_ce0 = 1'b1;
    end else begin
        SpEtaPrevAb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevB_ce0 = 1'b1;
    end else begin
        SpEtaPrevB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevBa_ce0 = 1'b1;
    end else begin
        SpEtaPrevBa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevBb_ce0 = 1'b1;
    end else begin
        SpEtaPrevBb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevC_ce0 = 1'b1;
    end else begin
        SpEtaPrevC_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevD_ce0 = 1'b1;
    end else begin
        SpEtaPrevD_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevDa_ce0 = 1'b1;
    end else begin
        SpEtaPrevDa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevDb_ce0 = 1'b1;
    end else begin
        SpEtaPrevDb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevE_ce0 = 1'b1;
    end else begin
        SpEtaPrevE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevEa_ce0 = 1'b1;
    end else begin
        SpEtaPrevEa_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        SpEtaPrevEb_ce0 = 1'b1;
    end else begin
        SpEtaPrevEb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        SpEtaPrev_ce0 = 1'b1;
    end else begin
        SpEtaPrev_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_enable_reg_pp0_iter0))) begin
        ap_pipeline_idle_pp0 = 1'b1;
    end else begin
        ap_pipeline_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1526_p0 = tmp_reg_4296;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1526_p0 = tmp_fu_1607_p2;
    end else begin
        grp_fu_1526_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1533_p0 = tmp_reg_4296;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1533_p0 = tmp_fu_1607_p2;
    end else begin
        grp_fu_1533_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1540_p0 = tmp_reg_4296;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1540_p0 = tmp_fu_1607_p2;
    end else begin
        grp_fu_1540_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1547_p0 = tmp_reg_4296;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1547_p0 = tmp_fu_1607_p2;
    end else begin
        grp_fu_1547_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1554_p0 = tmp_reg_4296;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1554_p0 = tmp_fu_1607_p2;
    end else begin
        grp_fu_1554_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1561_p0 = tmp_reg_4296;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1561_p0 = tmp_fu_1607_p2;
    end else begin
        grp_fu_1561_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1568_p0 = tmp_reg_4296;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1568_p0 = tmp_fu_1607_p2;
    end else begin
        grp_fu_1568_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10A_1024_a_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10A_1024_a_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10A_1024_a_address0 = 'bx;
        end
    end else begin
        varinx10A_1024_a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10A_1024_a_ce0 = 1'b1;
    end else begin
        varinx10A_1024_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10A_1024_b_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10A_1024_b_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10A_1024_b_address0 = 'bx;
        end
    end else begin
        varinx10A_1024_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10A_1024_b_ce0 = 1'b1;
    end else begin
        varinx10A_1024_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10A_1024_c_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10A_1024_c_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10A_1024_c_address0 = 'bx;
        end
    end else begin
        varinx10A_1024_c_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10A_1024_c_ce0 = 1'b1;
    end else begin
        varinx10A_1024_c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10A_1024_d_V_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10A_1024_d_V_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10A_1024_d_V_address0 = 'bx;
        end
    end else begin
        varinx10A_1024_d_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10A_1024_d_V_ce0 = 1'b1;
    end else begin
        varinx10A_1024_d_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10A_4096_a_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10A_4096_a_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10A_4096_a_address0 = 'bx;
        end
    end else begin
        varinx10A_4096_a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10A_4096_a_ce0 = 1'b1;
    end else begin
        varinx10A_4096_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10A_4096_b_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10A_4096_b_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10A_4096_b_address0 = 'bx;
        end
    end else begin
        varinx10A_4096_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10A_4096_b_ce0 = 1'b1;
    end else begin
        varinx10A_4096_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10A_4096_c_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10A_4096_c_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10A_4096_c_address0 = 'bx;
        end
    end else begin
        varinx10A_4096_c_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10A_4096_c_ce0 = 1'b1;
    end else begin
        varinx10A_4096_c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10A_4096_d_V_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10A_4096_d_V_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10A_4096_d_V_address0 = 'bx;
        end
    end else begin
        varinx10A_4096_d_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10A_4096_d_V_ce0 = 1'b1;
    end else begin
        varinx10A_4096_d_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10B_1024_a_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10B_1024_a_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10B_1024_a_address0 = 'bx;
        end
    end else begin
        varinx10B_1024_a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10B_1024_a_ce0 = 1'b1;
    end else begin
        varinx10B_1024_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10B_1024_b_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10B_1024_b_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10B_1024_b_address0 = 'bx;
        end
    end else begin
        varinx10B_1024_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10B_1024_b_ce0 = 1'b1;
    end else begin
        varinx10B_1024_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10B_1024_c_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10B_1024_c_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10B_1024_c_address0 = 'bx;
        end
    end else begin
        varinx10B_1024_c_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10B_1024_c_ce0 = 1'b1;
    end else begin
        varinx10B_1024_c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10B_1024_d_V_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10B_1024_d_V_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10B_1024_d_V_address0 = 'bx;
        end
    end else begin
        varinx10B_1024_d_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10B_1024_d_V_ce0 = 1'b1;
    end else begin
        varinx10B_1024_d_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10B_4096_a_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10B_4096_a_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10B_4096_a_address0 = 'bx;
        end
    end else begin
        varinx10B_4096_a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10B_4096_a_ce0 = 1'b1;
    end else begin
        varinx10B_4096_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10B_4096_b_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10B_4096_b_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10B_4096_b_address0 = 'bx;
        end
    end else begin
        varinx10B_4096_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10B_4096_b_ce0 = 1'b1;
    end else begin
        varinx10B_4096_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10B_4096_c_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10B_4096_c_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10B_4096_c_address0 = 'bx;
        end
    end else begin
        varinx10B_4096_c_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10B_4096_c_ce0 = 1'b1;
    end else begin
        varinx10B_4096_c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx10B_4096_d_V_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx10B_4096_d_V_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx10B_4096_d_V_address0 = 'bx;
        end
    end else begin
        varinx10B_4096_d_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx10B_4096_d_V_ce0 = 1'b1;
    end else begin
        varinx10B_4096_d_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx3_1024_23_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx3_1024_23_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx3_1024_23_address0 = 'bx;
        end
    end else begin
        varinx3_1024_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx3_1024_23_ce0 = 1'b1;
    end else begin
        varinx3_1024_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            varinx3_4096_23_address0 = tmp_708_fu_1628_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            varinx3_4096_23_address0 = tmp_s_fu_1575_p1;
        end else begin
            varinx3_4096_23_address0 = 'bx;
        end
    end else begin
        varinx3_4096_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))))) begin
        varinx3_4096_23_ce0 = 1'b1;
    end else begin
        varinx3_4096_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & ~((1'b0 == ap_start) & (1'b0 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lam_buf4_address0 = tmp_709_fu_2199_p1;

assign Lam_buf4_address1 = tmp_712_fu_2204_p1;

assign Lam_buf6_address1 = tmp_711_fu_1871_p1;

assign Lam_buf6a_address0 = tmp_713_fu_2209_p1;

assign Lam_buf6a_address1 = tmp_714_fu_2214_p1;

assign Lam_bufA1_address0 = tmp_718_fu_2233_p1;

assign Lam_bufA1_address1 = tmp_728_fu_2280_p1;

assign Lam_bufA2a_address0 = tmp_719_fu_2238_p1;

assign Lam_bufA2a_address1 = tmp_729_fu_2285_p1;

assign Lam_bufA3_address0 = tmp_720_fu_2243_p1;

assign Lam_bufA3_address1 = tmp_730_fu_2290_p1;

assign Lam_bufA5_address0 = tmp_721_fu_2247_p1;

assign Lam_bufA5_address1 = tmp_731_fu_2295_p1;

assign Lam_bufA6_address0 = tmp_732_fu_2300_p1;

assign Lam_bufA6b_address0 = tmp_723_fu_2257_p1;

assign Lam_bufA6b_address1 = tmp_733_fu_2305_p1;

assign Lam_bufA6c_address0 = tmp_724_fu_2261_p1;

assign Lam_bufA6c_address1 = tmp_734_fu_2310_p1;

assign Lam_bufAa_address0 = tmp_715_fu_2219_p1;

assign Lam_bufAa_address1 = tmp_725_fu_2265_p1;

assign Lam_bufAb_address0 = tmp_716_fu_2224_p1;

assign Lam_bufAb_address1 = tmp_726_fu_2270_p1;

assign Lam_bufAc_address0 = tmp_717_fu_2229_p1;

assign Lam_bufAc_address1 = tmp_727_fu_2275_p1;

assign Lam_bufB1a_address0 = tmp_737_fu_2326_p1;

assign Lam_bufB1a_address1 = tmp_747_fu_2372_p1;

assign Lam_bufB1b_address0 = tmp_738_fu_2331_p1;

assign Lam_bufB1b_address1 = tmp_748_fu_2377_p1;

assign Lam_bufB1c_address0 = tmp_739_fu_2335_p1;

assign Lam_bufB1c_address1 = tmp_749_fu_2382_p1;

assign Lam_bufB2_address0 = tmp_740_fu_2340_p1;

assign Lam_bufB2_address1 = tmp_750_fu_2387_p1;

assign Lam_bufB3a_address0 = tmp_741_fu_2345_p1;

assign Lam_bufB3a_address1 = tmp_751_fu_2392_p1;

assign Lam_bufB3b_address0 = tmp_742_fu_2349_p1;

assign Lam_bufB3b_address1 = tmp_752_fu_2397_p1;

assign Lam_bufB5a_address0 = tmp_743_fu_2354_p1;

assign Lam_bufB5a_address1 = tmp_753_fu_2402_p1;

assign Lam_bufB5b_address0 = tmp_744_fu_2359_p1;

assign Lam_bufB5b_address1 = tmp_754_fu_2407_p1;

assign Lam_bufB6_address0 = tmp_745_fu_2363_p1;

assign Lam_bufB6_address1 = tmp_755_fu_2412_p1;

assign Lam_bufB_address0 = tmp_736_fu_2321_p1;

assign Lam_bufB_address1 = tmp_746_fu_2367_p1;

assign SpEtaPrevA_address0 = tmp_735_fu_2315_p1;

assign SpEtaPrevA_two_V_loa_fu_2505_p4 = {{SpEtaPrevA_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevAa_address0 = tmp_735_fu_2315_p1;

assign SpEtaPrevAa_five_V_l_fu_2529_p4 = {{SpEtaPrevAa_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevAa_four_V_l_fu_2519_p4 = {{SpEtaPrevAa_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevAa_six_V_lo_fu_2539_p4 = {{SpEtaPrevAa_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevAb_address0 = tmp_735_fu_2315_p1;

assign SpEtaPrevAb_eight_V_s_fu_2553_p4 = {{SpEtaPrevAb_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevAb_nine_V_l_fu_2563_p4 = {{SpEtaPrevAb_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevAb_ten_V_lo_fu_2573_p4 = {{SpEtaPrevAb_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevB_address0 = tmp_756_fu_2417_p1;

assign SpEtaPrevB_two_V_loa_fu_2669_p4 = {{SpEtaPrevB_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevBa_address0 = tmp_756_fu_2417_p1;

assign SpEtaPrevBa_five_V_l_fu_2693_p4 = {{SpEtaPrevBa_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevBa_four_V_l_fu_2683_p4 = {{SpEtaPrevBa_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevBa_six_V_lo_fu_2703_p4 = {{SpEtaPrevBa_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevBb_address0 = tmp_756_fu_2417_p1;

assign SpEtaPrevBb_eight_V_s_fu_2717_p4 = {{SpEtaPrevBb_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevBb_nine_V_l_fu_2727_p4 = {{SpEtaPrevBb_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevBb_ten_V_lo_fu_2737_p4 = {{SpEtaPrevBb_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevC_address0 = tmp_708_reg_4323;

assign SpEtaPrevC_three_V_l_fu_2491_p4 = {{SpEtaPrevC_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevC_two_V_loa_fu_2481_p4 = {{SpEtaPrevC_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevD_address0 = tmp_708_reg_4323;

assign SpEtaPrevD_two_V_loa_fu_2587_p4 = {{SpEtaPrevD_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevDa_address0 = tmp_708_reg_4323;

assign SpEtaPrevDa_five_V_l_fu_2611_p4 = {{SpEtaPrevDa_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevDa_four_V_l_fu_2601_p4 = {{SpEtaPrevDa_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevDa_six_V_lo_fu_2621_p4 = {{SpEtaPrevDa_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevDb_address0 = tmp_708_reg_4323;

assign SpEtaPrevDb_eight_V_s_fu_2635_p4 = {{SpEtaPrevDb_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevDb_nine_V_l_fu_2645_p4 = {{SpEtaPrevDb_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevDb_ten_V_lo_fu_2655_p4 = {{SpEtaPrevDb_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevE_address0 = tmp_708_reg_4323;

assign SpEtaPrevE_two_V_loa_fu_2751_p4 = {{SpEtaPrevE_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevEa_address0 = tmp_708_reg_4323;

assign SpEtaPrevEa_five_V_l_fu_2775_p4 = {{SpEtaPrevEa_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevEa_four_V_l_fu_2765_p4 = {{SpEtaPrevEa_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevEa_six_V_lo_fu_2785_p4 = {{SpEtaPrevEa_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrevEb_address0 = tmp_708_reg_4323;

assign SpEtaPrevEb_eight_V_s_fu_2799_p4 = {{SpEtaPrevEb_q0[ap_const_lv32_F : ap_const_lv32_8]}};

assign SpEtaPrevEb_nine_V_l_fu_2809_p4 = {{SpEtaPrevEb_q0[ap_const_lv32_17 : ap_const_lv32_10]}};

assign SpEtaPrevEb_ten_V_lo_fu_2819_p4 = {{SpEtaPrevEb_q0[ap_const_lv32_1F : ap_const_lv32_18]}};

assign SpEtaPrev_address0 = tmp_s_fu_1575_p1;

assign a18A2_0_in_in_in_fu_2006_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? tmp_803_fu_1908_p1 : tmp_826_fu_1968_p1);

assign a18A2_fu_2166_p1 = $signed(a18A2_0_in_in_in_fu_2006_p3);

assign a18A_0_in_in_in_fu_1750_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? tmp_797_fu_1650_p1 : tmp_823_fu_1710_p1);

assign a18A_fu_2185_p1 = $signed(a18A_0_in_in_in_reg_4434);

assign a18B2_0_in_in_in_fu_2055_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? tmp_815_fu_1936_p1 : tmp_832_fu_1980_p1);

assign a18B2_fu_2124_p1 = $signed(a18B2_0_in_in_in_fu_2055_p3);

assign a18B_0_in_in_in_fu_1806_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? tmp_809_fu_1678_p1 : tmp_829_fu_1722_p1);

assign a18B_fu_2143_p1 = $signed(a18B_0_in_in_in_reg_4488);

assign a_0_in_in_in_fu_1734_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? tmp_793_fu_1620_p1 : tmp_821_fu_1706_p1);

assign a_fu_2196_p1 = $signed(a_0_in_in_in_reg_4424);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_1];

assign ap_return_0 = a_reg_4747;

assign ap_return_1 = b_reg_4542;

assign ap_return_10 = b18A_reg_4727;

assign ap_return_100 = pTabF_2_write_assig_1_fu_3240_p1;

assign ap_return_101 = pTabF_3_write_assig_1_fu_3228_p1;

assign ap_return_102 = pTabF_4_write_assig_1_fu_3216_p1;

assign ap_return_103 = pTabF_5_write_assig_1_fu_3204_p1;

assign ap_return_104 = pTabF_6_write_assig_1_fu_3192_p1;

assign ap_return_105 = pTabF_7_write_assig_1_fu_3180_p1;

assign ap_return_106 = pTabF_8_write_assig_1_fu_3168_p1;

assign ap_return_107 = pTabF_9_write_assig_1_fu_3156_p1;

assign ap_return_108 = a18B2_reg_4642;

assign ap_return_109 = b18B2_reg_4637;

assign ap_return_11 = c18A_fu_2468_p1;

assign ap_return_110 = c18B2_fu_2432_p1;

assign ap_return_111 = d18B2_reg_4632;

assign ap_return_112 = e18B2_reg_4627;

assign ap_return_113 = f18B2_fu_2429_p1;

assign ap_return_114 = g18B2_reg_4622;

assign ap_return_115 = h18B2_reg_4617;

assign ap_return_116 = i18B2_fu_2426_p1;

assign ap_return_117 = j18B2_fu_2423_p1;

assign ap_return_118 = Lam_bufB_q1;

assign ap_return_119 = Lam_bufB1a_q1;

assign ap_return_12 = d18A_reg_4722;

assign ap_return_120 = Lam_bufB1b_q1;

assign ap_return_121 = Lam_bufB1c_q1;

assign ap_return_122 = Lam_bufB2_q1;

assign ap_return_123 = Lam_bufB3a_q1;

assign ap_return_124 = Lam_bufB3b_q1;

assign ap_return_125 = Lam_bufB5a_q1;

assign ap_return_126 = Lam_bufB5b_q1;

assign ap_return_127 = Lam_bufB6_q1;

assign ap_return_128 = pTabG_0_write_assig_1_fu_3276_p1;

assign ap_return_129 = pTabG_1_write_assig_1_fu_3288_p1;

assign ap_return_13 = e18A_reg_4717;

assign ap_return_130 = pTabG_2_write_assig_1_fu_3300_p1;

assign ap_return_131 = pTabG_3_write_assig_1_fu_3312_p1;

assign ap_return_132 = pTabG_4_write_assig_1_fu_3324_p1;

assign ap_return_133 = pTabG_5_write_assig_1_fu_3336_p1;

assign ap_return_134 = pTabG_6_write_assig_1_fu_3348_p1;

assign ap_return_135 = pTabG_7_write_assig_1_fu_3360_p1;

assign ap_return_136 = pTabG_8_write_assig_1_fu_3372_p1;

assign ap_return_137 = pTabG_9_write_assig_1_fu_3384_p1;

assign ap_return_14 = f18A_fu_2465_p1;

assign ap_return_15 = g18A_reg_4712;

assign ap_return_16 = h18A_reg_4707;

assign ap_return_17 = i18A_fu_2462_p1;

assign ap_return_18 = j18A_fu_2459_p1;

assign ap_return_19 = Lam_bufAa_q0;

assign ap_return_2 = c_fu_2474_p1;

assign ap_return_20 = Lam_bufAb_q0;

assign ap_return_21 = Lam_bufAc_q0;

assign ap_return_22 = Lam_bufA1_q0;

assign ap_return_23 = Lam_bufA2a_q0;

assign ap_return_24 = Lam_bufA3_q0;

assign ap_return_25 = Lam_bufA5_q0;

assign ap_return_26 = Lam_buf6_q0;

assign ap_return_27 = Lam_bufA6b_q0;

assign ap_return_28 = Lam_bufA6c_q0;

assign ap_return_29 = pTabA_0_write_assig_1_fu_2988_p1;

assign ap_return_3 = Lam_buf4_q0;

assign ap_return_30 = pTabA_1_write_assig_1_fu_2976_p1;

assign ap_return_31 = pTabA_2_write_assig_1_fu_2964_p1;

assign ap_return_32 = pTabA_3_write_assig_1_fu_2952_p1;

assign ap_return_33 = pTabA_4_write_assig_1_fu_2940_p1;

assign ap_return_34 = pTabA_5_write_assig_1_fu_2928_p1;

assign ap_return_35 = pTabA_6_write_assig_1_fu_2916_p1;

assign ap_return_36 = pTabA_7_write_assig_1_fu_2904_p1;

assign ap_return_37 = pTabA_8_write_assig_1_fu_2892_p1;

assign ap_return_38 = pTabA_9_write_assig_1_fu_2880_p1;

assign ap_return_39 = a18B_reg_4672;

assign ap_return_4 = Lam_buf6_load_reg_4757;

assign ap_return_40 = b18B_reg_4667;

assign ap_return_41 = c18B_fu_2444_p1;

assign ap_return_42 = d18B_reg_4662;

assign ap_return_43 = e18B_reg_4657;

assign ap_return_44 = f18B_fu_2441_p1;

assign ap_return_45 = g18B_reg_4652;

assign ap_return_46 = h18B_reg_4647;

assign ap_return_47 = i18B_fu_2438_p1;

assign ap_return_48 = j18B_fu_2435_p1;

assign ap_return_49 = Lam_bufB_q0;

assign ap_return_5 = Lam_buf6_load_1_reg_4762;

assign ap_return_50 = Lam_bufB1a_q0;

assign ap_return_51 = Lam_bufB1b_q0;

assign ap_return_52 = Lam_bufB1c_q0;

assign ap_return_53 = Lam_bufB2_q0;

assign ap_return_54 = Lam_bufB3a_q0;

assign ap_return_55 = Lam_bufB3b_q0;

assign ap_return_56 = Lam_bufB5a_q0;

assign ap_return_57 = Lam_bufB5b_q0;

assign ap_return_58 = Lam_bufB6_q0;

assign ap_return_59 = pTabB_0_write_assig_1_fu_3000_p1;

assign ap_return_6 = pTab_0_write_assign_1_fu_2868_p1;

assign ap_return_60 = pTabB_1_write_assig_1_fu_3012_p1;

assign ap_return_61 = pTabB_2_write_assig_1_fu_3024_p1;

assign ap_return_62 = pTabB_3_write_assig_1_fu_3036_p1;

assign ap_return_63 = pTabB_4_write_assig_1_fu_3048_p1;

assign ap_return_64 = pTabB_5_write_assig_1_fu_3060_p1;

assign ap_return_65 = pTabB_6_write_assig_1_fu_3072_p1;

assign ap_return_66 = pTabB_7_write_assig_1_fu_3084_p1;

assign ap_return_67 = pTabB_8_write_assig_1_fu_3096_p1;

assign ap_return_68 = pTabB_9_write_assig_1_fu_3108_p1;

assign ap_return_69 = d_reg_4742;

assign ap_return_7 = pTab_1_write_assign_1_fu_2857_p1;

assign ap_return_70 = e_reg_4737;

assign ap_return_71 = f_fu_2471_p1;

assign ap_return_72 = Lam_buf4_q1;

assign ap_return_73 = Lam_buf6a_q0;

assign ap_return_74 = Lam_buf6a_q1;

assign ap_return_75 = pTabE_0_write_assig_1_fu_3144_p1;

assign ap_return_76 = pTabE_1_write_assig_1_fu_3132_p1;

assign ap_return_77 = pTabE_2_write_assig_1_fu_3120_p1;

assign ap_return_78 = a18A2_reg_4702;

assign ap_return_79 = b18A2_reg_4697;

assign ap_return_8 = pTab_2_write_assign_1_fu_2846_p1;

assign ap_return_80 = c18A2_fu_2456_p1;

assign ap_return_81 = d18A2_reg_4692;

assign ap_return_82 = e18A2_reg_4687;

assign ap_return_83 = f18A2_fu_2453_p1;

assign ap_return_84 = g18A2_reg_4682;

assign ap_return_85 = h18A2_reg_4677;

assign ap_return_86 = i18A2_fu_2450_p1;

assign ap_return_87 = j18A2_fu_2447_p1;

assign ap_return_88 = Lam_bufAa_q1;

assign ap_return_89 = Lam_bufAb_q1;

assign ap_return_9 = a18A_reg_4732;

assign ap_return_90 = Lam_bufAc_q1;

assign ap_return_91 = Lam_bufA1_q1;

assign ap_return_92 = Lam_bufA2a_q1;

assign ap_return_93 = Lam_bufA3_q1;

assign ap_return_94 = Lam_bufA5_q1;

assign ap_return_95 = Lam_bufA6_q0;

assign ap_return_96 = Lam_bufA6b_q1;

assign ap_return_97 = Lam_bufA6c_q1;

assign ap_return_98 = pTabF_0_write_assig_1_fu_3264_p1;

assign ap_return_99 = pTabF_1_write_assig_1_fu_3252_p1;

assign b18A2_fu_2162_p1 = $signed(grp_fu_1533_p3);

assign b18A_fu_2182_p1 = $signed(b18A_0_in_in_in_reg_4439);

assign b18B2_fu_2120_p1 = $signed(grp_fu_1554_p3);

assign b18B_fu_2140_p1 = $signed(b18B_0_in_in_in_reg_4493);

assign b_fu_1862_p1 = $signed(grp_fu_1526_p3);

assign c18A2_0_in_in_in_fu_2013_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx10A_1024_a_inx_3_fu_1912_p1 : grp_fu_1416_p4);

assign c18A2_fu_2456_p1 = c18A2_0_in_in_in_reg_4577;

assign c18A_0_in_in_in_fu_1758_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx10A_1024_a_inx_fu_1654_p1 : grp_fu_1416_p4);

assign c18A_fu_2468_p1 = c18A_0_in_in_in_reg_4444;

assign c18B2_0_in_in_in_fu_2062_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx10B_1024_a_inx_3_fu_1940_p1 : grp_fu_1476_p4);

assign c18B2_fu_2432_p1 = c18B2_0_in_in_in_reg_4597;

assign c18B_0_in_in_in_fu_1814_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx10B_1024_a_inx_fu_1682_p1 : grp_fu_1476_p4);

assign c18B_fu_2444_p1 = c18B_0_in_in_in_reg_4498;

assign c_0_in_in_in_fu_1742_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx3_1024_23_inx3_fu_1624_p1 : grp_fu_1396_p4);

assign c_fu_2474_p1 = c_0_in_in_in_reg_4429;

assign d18A2_0_in_in_in_fu_2020_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? tmp_805_fu_1916_p1 : tmp_827_fu_1972_p1);

assign d18A2_fu_2158_p1 = $signed(d18A2_0_in_in_in_fu_2020_p3);

assign d18A_0_in_in_in_fu_1766_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? tmp_799_fu_1658_p1 : tmp_824_fu_1714_p1);

assign d18A_fu_2179_p1 = $signed(d18A_0_in_in_in_reg_4450);

assign d18B2_0_in_in_in_fu_2069_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? tmp_817_fu_1944_p1 : tmp_833_fu_1984_p1);

assign d18B2_fu_2116_p1 = $signed(d18B2_0_in_in_in_fu_2069_p3);

assign d18B_0_in_in_in_fu_1822_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? tmp_811_fu_1686_p1 : tmp_830_fu_1726_p1);

assign d18B_fu_2137_p1 = $signed(d18B_0_in_in_in_reg_4504);

assign d_0_in_in_in_fu_1992_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? tmp_795_fu_1900_p1 : tmp_822_fu_1964_p1);

assign d_fu_2192_p1 = $signed(d_0_in_in_in_fu_1992_p3);

assign e18A2_fu_2154_p1 = $signed(grp_fu_1540_p3);

assign e18A_fu_2176_p1 = $signed(e18A_0_in_in_in_reg_4455);

assign e18B2_fu_2112_p1 = $signed(grp_fu_1561_p3);

assign e18B_fu_2134_p1 = $signed(e18B_0_in_in_in_reg_4509);

assign e_fu_2188_p1 = $signed(grp_fu_1526_p3);

assign f18A2_0_in_in_in_fu_2027_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx10A_1024_b_inx_3_fu_1920_p1 : grp_fu_1436_p4);

assign f18A2_fu_2453_p1 = f18A2_0_in_in_in_reg_4582;

assign f18A_0_in_in_in_fu_1774_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx10A_1024_b_inx_fu_1662_p1 : grp_fu_1436_p4);

assign f18A_fu_2465_p1 = f18A_0_in_in_in_reg_4460;

assign f18B2_0_in_in_in_fu_2076_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx10B_1024_b_inx_3_fu_1948_p1 : grp_fu_1496_p4);

assign f18B2_fu_2429_p1 = f18B2_0_in_in_in_reg_4602;

assign f18B_0_in_in_in_fu_1830_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx10B_1024_b_inx_fu_1690_p1 : grp_fu_1496_p4);

assign f18B_fu_2441_p1 = f18B_0_in_in_in_reg_4514;

assign f_0_in_in_in_fu_1999_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx3_1024_23_inx3_1_fu_1904_p1 : grp_fu_1396_p4);

assign f_fu_2471_p1 = f_0_in_in_in_reg_4572;

assign g18A2_0_in_in_in_fu_2034_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? tmp_807_fu_1924_p1 : tmp_828_fu_1976_p1);

assign g18A2_fu_2150_p1 = $signed(g18A2_0_in_in_in_fu_2034_p3);

assign g18A_0_in_in_in_fu_1782_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? tmp_801_fu_1666_p1 : tmp_825_fu_1718_p1);

assign g18A_fu_2173_p1 = $signed(g18A_0_in_in_in_reg_4466);

assign g18B2_0_in_in_in_fu_2083_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? tmp_819_fu_1952_p1 : tmp_834_fu_1988_p1);

assign g18B2_fu_2108_p1 = $signed(g18B2_0_in_in_in_fu_2083_p3);

assign g18B_0_in_in_in_fu_1838_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? tmp_813_fu_1694_p1 : tmp_831_fu_1730_p1);

assign g18B_fu_2131_p1 = $signed(g18B_0_in_in_in_reg_4520);

assign grp_fu_1246_p4 = {{varinx3_1024_23_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1256_p4 = {{varinx3_1024_23_q0[ap_const_lv32_1D : ap_const_lv32_16]}};

assign grp_fu_1266_p4 = {{varinx10A_1024_a_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1276_p4 = {{varinx10A_1024_a_q0[ap_const_lv32_1D : ap_const_lv32_16]}};

assign grp_fu_1286_p4 = {{varinx10A_1024_b_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1296_p4 = {{varinx10A_1024_b_q0[ap_const_lv32_1D : ap_const_lv32_16]}};

assign grp_fu_1306_p4 = {{varinx10A_1024_c_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1316_p4 = {{varinx10A_1024_c_q0[ap_const_lv32_1D : ap_const_lv32_16]}};

assign grp_fu_1326_p4 = {{varinx10B_1024_a_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1336_p4 = {{varinx10B_1024_a_q0[ap_const_lv32_1D : ap_const_lv32_16]}};

assign grp_fu_1346_p4 = {{varinx10B_1024_b_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1356_p4 = {{varinx10B_1024_b_q0[ap_const_lv32_1D : ap_const_lv32_16]}};

assign grp_fu_1366_p4 = {{varinx10B_1024_c_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1376_p4 = {{varinx10B_1024_c_q0[ap_const_lv32_1D : ap_const_lv32_16]}};

assign grp_fu_1386_p4 = {{varinx3_4096_23_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1396_p4 = {{varinx3_4096_23_q0[ap_const_lv32_1F : ap_const_lv32_16]}};

assign grp_fu_1406_p4 = {{varinx10A_4096_a_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1416_p4 = {{varinx10A_4096_a_q0[ap_const_lv32_1F : ap_const_lv32_16]}};

assign grp_fu_1426_p4 = {{varinx10A_4096_b_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1436_p4 = {{varinx10A_4096_b_q0[ap_const_lv32_1F : ap_const_lv32_16]}};

assign grp_fu_1446_p4 = {{varinx10A_4096_c_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1456_p4 = {{varinx10A_4096_c_q0[ap_const_lv32_1F : ap_const_lv32_16]}};

assign grp_fu_1466_p4 = {{varinx10B_4096_a_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1476_p4 = {{varinx10B_4096_a_q0[ap_const_lv32_1F : ap_const_lv32_16]}};

assign grp_fu_1486_p4 = {{varinx10B_4096_b_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1496_p4 = {{varinx10B_4096_b_q0[ap_const_lv32_1F : ap_const_lv32_16]}};

assign grp_fu_1506_p4 = {{varinx10B_4096_c_q0[ap_const_lv32_15 : ap_const_lv32_B]}};

assign grp_fu_1516_p4 = {{varinx10B_4096_c_q0[ap_const_lv32_1F : ap_const_lv32_16]}};

assign grp_fu_1526_p3 = ((grp_fu_1526_p0[0:0] === 1'b1) ? grp_fu_1246_p4 : grp_fu_1386_p4);

assign grp_fu_1533_p3 = ((grp_fu_1533_p0[0:0] === 1'b1) ? grp_fu_1266_p4 : grp_fu_1406_p4);

assign grp_fu_1540_p3 = ((grp_fu_1540_p0[0:0] === 1'b1) ? grp_fu_1286_p4 : grp_fu_1426_p4);

assign grp_fu_1547_p3 = ((grp_fu_1547_p0[0:0] === 1'b1) ? grp_fu_1306_p4 : grp_fu_1446_p4);

assign grp_fu_1554_p3 = ((grp_fu_1554_p0[0:0] === 1'b1) ? grp_fu_1326_p4 : grp_fu_1466_p4);

assign grp_fu_1561_p3 = ((grp_fu_1561_p0[0:0] === 1'b1) ? grp_fu_1346_p4 : grp_fu_1486_p4);

assign grp_fu_1568_p3 = ((grp_fu_1568_p0[0:0] === 1'b1) ? grp_fu_1366_p4 : grp_fu_1506_p4);

assign h18A2_fu_2146_p1 = $signed(grp_fu_1547_p3);

assign h18A_fu_2170_p1 = $signed(h18A_0_in_in_in_reg_4471);

assign h18B2_fu_2104_p1 = $signed(grp_fu_1568_p3);

assign h18B_fu_2128_p1 = $signed(h18B_0_in_in_in_reg_4525);

assign i18A2_0_in_in_in_fu_2041_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx10A_1024_c_inx_3_fu_1928_p1 : grp_fu_1456_p4);

assign i18A2_fu_2450_p1 = i18A2_0_in_in_in_reg_4587;

assign i18A_0_in_in_in_fu_1790_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx10A_1024_c_inx_fu_1670_p1 : grp_fu_1456_p4);

assign i18A_fu_2462_p1 = i18A_0_in_in_in_reg_4476;

assign i18B2_0_in_in_in_fu_2090_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx10B_1024_c_inx_3_fu_1956_p1 : grp_fu_1516_p4);

assign i18B2_fu_2426_p1 = i18B2_0_in_in_in_reg_4607;

assign i18B_0_in_in_in_fu_1846_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx10B_1024_c_inx_fu_1698_p1 : grp_fu_1516_p4);

assign i18B_fu_2438_p1 = i18B_0_in_in_in_reg_4530;

assign inx1_fu_1598_p2 = (ap_const_lv16_1 + num_nt_read_reg_4186);

assign j18A2_0_in_fu_2048_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx10A_1024_d_V_l_3_fu_1932_p1 : varinx10A_4096_d_V_q0);

assign j18A2_fu_2447_p1 = j18A2_0_in_reg_4592;

assign j18A_0_in_fu_1798_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx10A_1024_d_V_l_1_fu_1674_p1 : varinx10A_4096_d_V_q0);

assign j18A_fu_2459_p1 = j18A_0_in_reg_4482;

assign j18B2_0_in_fu_2097_p3 = ((tmp_reg_4296[0:0] === 1'b1) ? varinx10B_1024_d_V_l_3_fu_1960_p1 : varinx10B_4096_d_V_q0);

assign j18B2_fu_2423_p1 = j18B2_0_in_reg_4612;

assign j18B_0_in_fu_1854_p3 = ((tmp_fu_1607_p2[0:0] === 1'b1) ? varinx10B_1024_d_V_l_1_fu_1702_p1 : varinx10B_4096_d_V_q0);

assign j18B_fu_2435_p1 = j18B_0_in_reg_4536;

assign pTabA_0_write_assig_1_fu_2988_p1 = $signed(pTabA_0_write_assig_fu_2980_p3);

assign pTabA_0_write_assig_fu_2980_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_837_fu_2501_p1);

assign pTabA_1_write_assig_1_fu_2976_p1 = $signed(pTabA_1_write_assig_fu_2968_p3);

assign pTabA_1_write_assig_fu_2968_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevA_two_V_loa_fu_2505_p4);

assign pTabA_2_write_assig_1_fu_2964_p1 = $signed(pTabA_2_write_assig_fu_2956_p3);

assign pTabA_2_write_assig_fu_2956_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_838_fu_2515_p1);

assign pTabA_3_write_assig_1_fu_2952_p1 = $signed(pTabA_3_write_assig_fu_2944_p3);

assign pTabA_3_write_assig_fu_2944_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAa_four_V_l_fu_2519_p4);

assign pTabA_4_write_assig_1_fu_2940_p1 = $signed(pTabA_4_write_assig_fu_2932_p3);

assign pTabA_4_write_assig_fu_2932_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAa_five_V_l_fu_2529_p4);

assign pTabA_5_write_assig_1_fu_2928_p1 = $signed(pTabA_5_write_assig_fu_2920_p3);

assign pTabA_5_write_assig_fu_2920_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAa_six_V_lo_fu_2539_p4);

assign pTabA_6_write_assig_1_fu_2916_p1 = $signed(pTabA_6_write_assig_fu_2908_p3);

assign pTabA_6_write_assig_fu_2908_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_839_fu_2549_p1);

assign pTabA_7_write_assig_1_fu_2904_p1 = $signed(pTabA_7_write_assig_fu_2896_p3);

assign pTabA_7_write_assig_fu_2896_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAb_eight_V_s_fu_2553_p4);

assign pTabA_8_write_assig_1_fu_2892_p1 = $signed(pTabA_8_write_assig_fu_2884_p3);

assign pTabA_8_write_assig_fu_2884_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAb_nine_V_l_fu_2563_p4);

assign pTabA_9_write_assig_1_fu_2880_p1 = $signed(pTabA_9_write_assig_fu_2872_p3);

assign pTabA_9_write_assig_fu_2872_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevAb_ten_V_lo_fu_2573_p4);

assign pTabB_0_write_assig_1_fu_3000_p1 = $signed(pTabB_0_write_assig_fu_2992_p3);

assign pTabB_0_write_assig_fu_2992_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_843_fu_2665_p1);

assign pTabB_1_write_assig_1_fu_3012_p1 = $signed(pTabB_1_write_assig_fu_3004_p3);

assign pTabB_1_write_assig_fu_3004_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevB_two_V_loa_fu_2669_p4);

assign pTabB_2_write_assig_1_fu_3024_p1 = $signed(pTabB_2_write_assig_fu_3016_p3);

assign pTabB_2_write_assig_fu_3016_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_844_fu_2679_p1);

assign pTabB_3_write_assig_1_fu_3036_p1 = $signed(pTabB_3_write_assig_fu_3028_p3);

assign pTabB_3_write_assig_fu_3028_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBa_four_V_l_fu_2683_p4);

assign pTabB_4_write_assig_1_fu_3048_p1 = $signed(pTabB_4_write_assig_fu_3040_p3);

assign pTabB_4_write_assig_fu_3040_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBa_five_V_l_fu_2693_p4);

assign pTabB_5_write_assig_1_fu_3060_p1 = $signed(pTabB_5_write_assig_fu_3052_p3);

assign pTabB_5_write_assig_fu_3052_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBa_six_V_lo_fu_2703_p4);

assign pTabB_6_write_assig_1_fu_3072_p1 = $signed(pTabB_6_write_assig_fu_3064_p3);

assign pTabB_6_write_assig_fu_3064_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_845_fu_2713_p1);

assign pTabB_7_write_assig_1_fu_3084_p1 = $signed(pTabB_7_write_assig_fu_3076_p3);

assign pTabB_7_write_assig_fu_3076_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBb_eight_V_s_fu_2717_p4);

assign pTabB_8_write_assig_1_fu_3096_p1 = $signed(pTabB_8_write_assig_fu_3088_p3);

assign pTabB_8_write_assig_fu_3088_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBb_nine_V_l_fu_2727_p4);

assign pTabB_9_write_assig_1_fu_3108_p1 = $signed(pTabB_9_write_assig_fu_3100_p3);

assign pTabB_9_write_assig_fu_3100_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevBb_ten_V_lo_fu_2737_p4);

assign pTabE_0_write_assig_1_fu_3144_p1 = $signed(pTabE_0_write_assig_fu_3136_p3);

assign pTabE_0_write_assig_fu_3136_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_836_fu_2477_p1);

assign pTabE_1_write_assig_1_fu_3132_p1 = $signed(pTabE_1_write_assig_fu_3124_p3);

assign pTabE_1_write_assig_fu_3124_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevC_two_V_loa_fu_2481_p4);

assign pTabE_2_write_assig_1_fu_3120_p1 = $signed(pTabE_2_write_assig_fu_3112_p3);

assign pTabE_2_write_assig_fu_3112_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevC_three_V_l_fu_2491_p4);

assign pTabF_0_write_assig_1_fu_3264_p1 = $signed(pTabF_0_write_assig_fu_3256_p3);

assign pTabF_0_write_assig_fu_3256_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_840_fu_2583_p1);

assign pTabF_1_write_assig_1_fu_3252_p1 = $signed(pTabF_1_write_assig_fu_3244_p3);

assign pTabF_1_write_assig_fu_3244_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevD_two_V_loa_fu_2587_p4);

assign pTabF_2_write_assig_1_fu_3240_p1 = $signed(pTabF_2_write_assig_fu_3232_p3);

assign pTabF_2_write_assig_fu_3232_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_841_fu_2597_p1);

assign pTabF_3_write_assig_1_fu_3228_p1 = $signed(pTabF_3_write_assig_fu_3220_p3);

assign pTabF_3_write_assig_fu_3220_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDa_four_V_l_fu_2601_p4);

assign pTabF_4_write_assig_1_fu_3216_p1 = $signed(pTabF_4_write_assig_fu_3208_p3);

assign pTabF_4_write_assig_fu_3208_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDa_five_V_l_fu_2611_p4);

assign pTabF_5_write_assig_1_fu_3204_p1 = $signed(pTabF_5_write_assig_fu_3196_p3);

assign pTabF_5_write_assig_fu_3196_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDa_six_V_lo_fu_2621_p4);

assign pTabF_6_write_assig_1_fu_3192_p1 = $signed(pTabF_6_write_assig_fu_3184_p3);

assign pTabF_6_write_assig_fu_3184_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_842_fu_2631_p1);

assign pTabF_7_write_assig_1_fu_3180_p1 = $signed(pTabF_7_write_assig_fu_3172_p3);

assign pTabF_7_write_assig_fu_3172_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDb_eight_V_s_fu_2635_p4);

assign pTabF_8_write_assig_1_fu_3168_p1 = $signed(pTabF_8_write_assig_fu_3160_p3);

assign pTabF_8_write_assig_fu_3160_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDb_nine_V_l_fu_2645_p4);

assign pTabF_9_write_assig_1_fu_3156_p1 = $signed(pTabF_9_write_assig_fu_3148_p3);

assign pTabF_9_write_assig_fu_3148_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevDb_ten_V_lo_fu_2655_p4);

assign pTabG_0_write_assig_1_fu_3276_p1 = $signed(pTabG_0_write_assig_fu_3268_p3);

assign pTabG_0_write_assig_fu_3268_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_846_fu_2747_p1);

assign pTabG_1_write_assig_1_fu_3288_p1 = $signed(pTabG_1_write_assig_fu_3280_p3);

assign pTabG_1_write_assig_fu_3280_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevE_two_V_loa_fu_2751_p4);

assign pTabG_2_write_assig_1_fu_3300_p1 = $signed(pTabG_2_write_assig_fu_3292_p3);

assign pTabG_2_write_assig_fu_3292_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_847_fu_2761_p1);

assign pTabG_3_write_assig_1_fu_3312_p1 = $signed(pTabG_3_write_assig_fu_3304_p3);

assign pTabG_3_write_assig_fu_3304_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEa_four_V_l_fu_2765_p4);

assign pTabG_4_write_assig_1_fu_3324_p1 = $signed(pTabG_4_write_assig_fu_3316_p3);

assign pTabG_4_write_assig_fu_3316_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEa_five_V_l_fu_2775_p4);

assign pTabG_5_write_assig_1_fu_3336_p1 = $signed(pTabG_5_write_assig_fu_3328_p3);

assign pTabG_5_write_assig_fu_3328_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEa_six_V_lo_fu_2785_p4);

assign pTabG_6_write_assig_1_fu_3348_p1 = $signed(pTabG_6_write_assig_fu_3340_p3);

assign pTabG_6_write_assig_fu_3340_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_848_fu_2795_p1);

assign pTabG_7_write_assig_1_fu_3360_p1 = $signed(pTabG_7_write_assig_fu_3352_p3);

assign pTabG_7_write_assig_fu_3352_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEb_eight_V_s_fu_2799_p4);

assign pTabG_8_write_assig_1_fu_3372_p1 = $signed(pTabG_8_write_assig_fu_3364_p3);

assign pTabG_8_write_assig_fu_3364_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEb_nine_V_l_fu_2809_p4);

assign pTabG_9_write_assig_1_fu_3384_p1 = $signed(pTabG_9_write_assig_fu_3376_p3);

assign pTabG_9_write_assig_fu_3376_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrevEb_ten_V_lo_fu_2819_p4);

assign pTab_0_write_assign_1_fu_2868_p1 = $signed(pTab_0_write_assign_fu_2861_p3);

assign pTab_0_write_assign_fu_2861_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : tmp_835_reg_4557);

assign pTab_1_write_assign_1_fu_2857_p1 = $signed(pTab_1_write_assign_fu_2850_p3);

assign pTab_1_write_assign_fu_2850_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrev_two_V_load_reg_4562);

assign pTab_2_write_assign_1_fu_2846_p1 = $signed(pTab_2_write_assign_fu_2839_p3);

assign pTab_2_write_assign_fu_2839_p3 = ((tmp_757_fu_2833_p2[0:0] === 1'b1) ? ap_const_lv8_0 : SpEtaPrev_three_V_lo_reg_4567);

assign tmp_708_fu_1628_p1 = $signed(inx1_fu_1598_p2);

assign tmp_709_fu_2199_p1 = $unsigned(a_fu_2196_p1);

assign tmp_710_fu_1866_p1 = $unsigned(b_fu_1862_p1);

assign tmp_711_fu_1871_p1 = c_0_in_in_in_fu_1742_p3;

assign tmp_712_fu_2204_p1 = $unsigned(d_fu_2192_p1);

assign tmp_713_fu_2209_p1 = $unsigned(e_fu_2188_p1);

assign tmp_714_fu_2214_p1 = f_0_in_in_in_fu_1999_p3;

assign tmp_715_fu_2219_p1 = $unsigned(a18A_fu_2185_p1);

assign tmp_716_fu_2224_p1 = $unsigned(b18A_fu_2182_p1);

assign tmp_717_fu_2229_p1 = c18A_0_in_in_in_reg_4444;

assign tmp_718_fu_2233_p1 = $unsigned(d18A_fu_2179_p1);

assign tmp_719_fu_2238_p1 = $unsigned(e18A_fu_2176_p1);

assign tmp_720_fu_2243_p1 = f18A_0_in_in_in_reg_4460;

assign tmp_721_fu_2247_p1 = $unsigned(g18A_fu_2173_p1);

assign tmp_722_fu_2252_p1 = $unsigned(h18A_fu_2170_p1);

assign tmp_723_fu_2257_p1 = i18A_0_in_in_in_reg_4476;

assign tmp_724_fu_2261_p1 = j18A_0_in_reg_4482;

assign tmp_725_fu_2265_p1 = $unsigned(a18A2_fu_2166_p1);

assign tmp_726_fu_2270_p1 = $unsigned(b18A2_fu_2162_p1);

assign tmp_727_fu_2275_p1 = c18A2_0_in_in_in_fu_2013_p3;

assign tmp_728_fu_2280_p1 = $unsigned(d18A2_fu_2158_p1);

assign tmp_729_fu_2285_p1 = $unsigned(e18A2_fu_2154_p1);

assign tmp_730_fu_2290_p1 = f18A2_0_in_in_in_fu_2027_p3;

assign tmp_731_fu_2295_p1 = $unsigned(g18A2_fu_2150_p1);

assign tmp_732_fu_2300_p1 = $unsigned(h18A2_fu_2146_p1);

assign tmp_733_fu_2305_p1 = i18A2_0_in_in_in_fu_2041_p3;

assign tmp_734_fu_2310_p1 = j18A2_0_in_fu_2048_p3;

assign tmp_735_fu_2315_p1 = $signed(num_ntA_read_reg_4291);

assign tmp_736_fu_2321_p1 = $unsigned(a18B_fu_2143_p1);

assign tmp_737_fu_2326_p1 = $unsigned(b18B_fu_2140_p1);

assign tmp_738_fu_2331_p1 = c18B_0_in_in_in_reg_4498;

assign tmp_739_fu_2335_p1 = $unsigned(d18B_fu_2137_p1);

assign tmp_740_fu_2340_p1 = $unsigned(e18B_fu_2134_p1);

assign tmp_741_fu_2345_p1 = f18B_0_in_in_in_reg_4514;

assign tmp_742_fu_2349_p1 = $unsigned(g18B_fu_2131_p1);

assign tmp_743_fu_2354_p1 = $unsigned(h18B_fu_2128_p1);

assign tmp_744_fu_2359_p1 = i18B_0_in_in_in_reg_4530;

assign tmp_745_fu_2363_p1 = j18B_0_in_reg_4536;

assign tmp_746_fu_2367_p1 = $unsigned(a18B2_fu_2124_p1);

assign tmp_747_fu_2372_p1 = $unsigned(b18B2_fu_2120_p1);

assign tmp_748_fu_2377_p1 = c18B2_0_in_in_in_fu_2062_p3;

assign tmp_749_fu_2382_p1 = $unsigned(d18B2_fu_2116_p1);

assign tmp_750_fu_2387_p1 = $unsigned(e18B2_fu_2112_p1);

assign tmp_751_fu_2392_p1 = f18B2_0_in_in_in_fu_2076_p3;

assign tmp_752_fu_2397_p1 = $unsigned(g18B2_fu_2108_p1);

assign tmp_753_fu_2402_p1 = $unsigned(h18B2_fu_2104_p1);

assign tmp_754_fu_2407_p1 = i18B2_0_in_in_in_fu_2090_p3;

assign tmp_755_fu_2412_p1 = j18B2_0_in_fu_2097_p3;

assign tmp_756_fu_2417_p1 = $signed(num_ntB_read_reg_4286);

assign tmp_757_fu_2833_p2 = ((nIterationCounter == ap_const_lv16_0) ? 1'b1 : 1'b0);

assign tmp_793_fu_1620_p1 = varinx3_1024_23_q0[10:0];

assign tmp_795_fu_1900_p1 = varinx3_1024_23_q0[10:0];

assign tmp_797_fu_1650_p1 = varinx10A_1024_a_q0[10:0];

assign tmp_799_fu_1658_p1 = varinx10A_1024_b_q0[10:0];

assign tmp_801_fu_1666_p1 = varinx10A_1024_c_q0[10:0];

assign tmp_803_fu_1908_p1 = varinx10A_1024_a_q0[10:0];

assign tmp_805_fu_1916_p1 = varinx10A_1024_b_q0[10:0];

assign tmp_807_fu_1924_p1 = varinx10A_1024_c_q0[10:0];

assign tmp_809_fu_1678_p1 = varinx10B_1024_a_q0[10:0];

assign tmp_811_fu_1686_p1 = varinx10B_1024_b_q0[10:0];

assign tmp_813_fu_1694_p1 = varinx10B_1024_c_q0[10:0];

assign tmp_815_fu_1936_p1 = varinx10B_1024_a_q0[10:0];

assign tmp_817_fu_1944_p1 = varinx10B_1024_b_q0[10:0];

assign tmp_819_fu_1952_p1 = varinx10B_1024_c_q0[10:0];

assign tmp_821_fu_1706_p1 = varinx3_4096_23_q0[10:0];

assign tmp_822_fu_1964_p1 = varinx3_4096_23_q0[10:0];

assign tmp_823_fu_1710_p1 = varinx10A_4096_a_q0[10:0];

assign tmp_824_fu_1714_p1 = varinx10A_4096_b_q0[10:0];

assign tmp_825_fu_1718_p1 = varinx10A_4096_c_q0[10:0];

assign tmp_826_fu_1968_p1 = varinx10A_4096_a_q0[10:0];

assign tmp_827_fu_1972_p1 = varinx10A_4096_b_q0[10:0];

assign tmp_828_fu_1976_p1 = varinx10A_4096_c_q0[10:0];

assign tmp_829_fu_1722_p1 = varinx10B_4096_a_q0[10:0];

assign tmp_830_fu_1726_p1 = varinx10B_4096_b_q0[10:0];

assign tmp_831_fu_1730_p1 = varinx10B_4096_c_q0[10:0];

assign tmp_832_fu_1980_p1 = varinx10B_4096_a_q0[10:0];

assign tmp_833_fu_1984_p1 = varinx10B_4096_b_q0[10:0];

assign tmp_834_fu_1988_p1 = varinx10B_4096_c_q0[10:0];

assign tmp_835_fu_1876_p1 = SpEtaPrev_q0[7:0];

assign tmp_836_fu_2477_p1 = SpEtaPrevC_q0[7:0];

assign tmp_837_fu_2501_p1 = SpEtaPrevA_q0[7:0];

assign tmp_838_fu_2515_p1 = SpEtaPrevAa_q0[7:0];

assign tmp_839_fu_2549_p1 = SpEtaPrevAb_q0[7:0];

assign tmp_840_fu_2583_p1 = SpEtaPrevD_q0[7:0];

assign tmp_841_fu_2597_p1 = SpEtaPrevDa_q0[7:0];

assign tmp_842_fu_2631_p1 = SpEtaPrevDb_q0[7:0];

assign tmp_843_fu_2665_p1 = SpEtaPrevB_q0[7:0];

assign tmp_844_fu_2679_p1 = SpEtaPrevBa_q0[7:0];

assign tmp_845_fu_2713_p1 = SpEtaPrevBb_q0[7:0];

assign tmp_846_fu_2747_p1 = SpEtaPrevE_q0[7:0];

assign tmp_847_fu_2761_p1 = SpEtaPrevEa_q0[7:0];

assign tmp_848_fu_2795_p1 = SpEtaPrevEb_q0[7:0];

assign tmp_fu_1607_p2 = ((numb == ap_const_lv16_600) ? 1'b1 : 1'b0);

assign tmp_s_fu_1575_p1 = $signed(num_nt);

assign varinx10A_1024_a_inx_3_fu_1912_p1 = grp_fu_1276_p4;

assign varinx10A_1024_a_inx_fu_1654_p1 = grp_fu_1276_p4;

assign varinx10A_1024_b_inx_3_fu_1920_p1 = grp_fu_1296_p4;

assign varinx10A_1024_b_inx_fu_1662_p1 = grp_fu_1296_p4;

assign varinx10A_1024_c_inx_3_fu_1928_p1 = grp_fu_1316_p4;

assign varinx10A_1024_c_inx_fu_1670_p1 = grp_fu_1316_p4;

assign varinx10A_1024_d_V_l_1_fu_1674_p1 = varinx10A_1024_d_V_q0;

assign varinx10A_1024_d_V_l_3_fu_1932_p1 = varinx10A_1024_d_V_q0;

assign varinx10B_1024_a_inx_3_fu_1940_p1 = grp_fu_1336_p4;

assign varinx10B_1024_a_inx_fu_1682_p1 = grp_fu_1336_p4;

assign varinx10B_1024_b_inx_3_fu_1948_p1 = grp_fu_1356_p4;

assign varinx10B_1024_b_inx_fu_1690_p1 = grp_fu_1356_p4;

assign varinx10B_1024_c_inx_3_fu_1956_p1 = grp_fu_1376_p4;

assign varinx10B_1024_c_inx_fu_1698_p1 = grp_fu_1376_p4;

assign varinx10B_1024_d_V_l_1_fu_1702_p1 = varinx10B_1024_d_V_q0;

assign varinx10B_1024_d_V_l_3_fu_1960_p1 = varinx10B_1024_d_V_q0;

assign varinx3_1024_23_inx3_1_fu_1904_p1 = grp_fu_1256_p4;

assign varinx3_1024_23_inx3_fu_1624_p1 = grp_fu_1256_p4;

endmodule //mcalcAA_23
