

================================================================
== Vivado HLS Report for 'edit_len_field'
================================================================
* Date:           Wed Oct 14 13:19:44 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        macHeaderAdd_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.265|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      95|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     210|
|Register         |        -|      -|     393|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     393|     305|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_521                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_620                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op14_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op33_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op39_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op41_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1       |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |dataOut_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |dataOut_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_6_i_fu_170_p2                  |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1_pp0_stage0_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_219_p3                    |  select  |      0|  0|  16|           1|           4|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  95|          44|          29|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm              |  15|          3|    2|          6|
    |ap_NS_iter2_fsm              |  15|          3|    2|          6|
    |ap_done                      |   9|          2|    1|          2|
    |dataFifo_V_blk_n             |   9|          2|    1|          2|
    |dataLenFifo_V_V_blk_n        |   9|          2|    1|          2|
    |dataOut_TDATA_blk_n          |   9|          2|    1|          2|
    |dataOut_V_data_V_1_data_in   |  21|          4|   64|        256|
    |dataOut_V_data_V_1_data_out  |   9|          2|   64|        128|
    |dataOut_V_data_V_1_state     |  15|          3|    2|          6|
    |dataOut_V_keep_V_1_data_out  |   9|          2|    8|         16|
    |dataOut_V_keep_V_1_state     |  15|          3|    2|          6|
    |dataOut_V_last_V_1_data_in   |  21|          4|    1|          4|
    |dataOut_V_last_V_1_data_out  |   9|          2|    1|          2|
    |dataOut_V_last_V_1_state     |  15|          3|    2|          6|
    |dataOut_V_user_V_1_state     |  15|          3|    2|          6|
    |pkt_state                    |  15|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 210|         43|  156|        456|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                       |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                       |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                       |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |dataLen_V_1                           |  16|   0|   16|          0|
    |dataOut_V_data_V_1_payload_A          |  64|   0|   64|          0|
    |dataOut_V_data_V_1_payload_B          |  64|   0|   64|          0|
    |dataOut_V_data_V_1_sel_rd             |   1|   0|    1|          0|
    |dataOut_V_data_V_1_sel_wr             |   1|   0|    1|          0|
    |dataOut_V_data_V_1_state              |   2|   0|    2|          0|
    |dataOut_V_keep_V_1_payload_A          |   8|   0|    8|          0|
    |dataOut_V_keep_V_1_payload_B          |   8|   0|    8|          0|
    |dataOut_V_keep_V_1_sel_rd             |   1|   0|    1|          0|
    |dataOut_V_keep_V_1_sel_wr             |   1|   0|    1|          0|
    |dataOut_V_keep_V_1_state              |   2|   0|    2|          0|
    |dataOut_V_last_V_1_payload_A          |   1|   0|    1|          0|
    |dataOut_V_last_V_1_payload_B          |   1|   0|    1|          0|
    |dataOut_V_last_V_1_sel_rd             |   1|   0|    1|          0|
    |dataOut_V_last_V_1_sel_wr             |   1|   0|    1|          0|
    |dataOut_V_last_V_1_state              |   2|   0|    2|          0|
    |dataOut_V_user_V_1_sel_rd             |   1|   0|    1|          0|
    |dataOut_V_user_V_1_state              |   2|   0|    2|          0|
    |p_Result_6_i_reg_277                  |  16|   0|   16|          0|
    |pkt_state                             |   2|   0|    2|          0|
    |pkt_state_load_reg_235                |   2|   0|    2|          0|
    |pkt_state_load_reg_235_pp0_iter1_reg  |   2|   0|    2|          0|
    |reg_143                               |   8|   0|    8|          0|
    |sendWord_data_V_1_reg_243             |  64|   0|   64|          0|
    |sendWord_data_V_reg_290               |  64|   0|   64|          0|
    |sendWord_last_V_1_reg_257             |   1|   0|    1|          0|
    |sendWord_last_V_2_reg_248             |   1|   0|    1|          0|
    |sendWord_last_V_reg_295               |   1|   0|    1|          0|
    |tmp_1_reg_253                         |   1|   0|    1|          0|
    |tmp_1_reg_253_pp0_iter1_reg           |   1|   0|    1|          0|
    |tmp_2_reg_239                         |   1|   0|    1|          0|
    |tmp_2_reg_239_pp0_iter1_reg           |   1|   0|    1|          0|
    |tmp_3_reg_286                         |   1|   0|    1|          0|
    |tmp_3_reg_286_pp0_iter1_reg           |   1|   0|    1|          0|
    |tmp_6_i_reg_267                       |   1|   0|    1|          0|
    |tmp_6_reg_262                         |  32|   0|   32|          0|
    |tmp_7_reg_272                         |   8|   0|    8|          0|
    |tmp_reg_282                           |   1|   0|    1|          0|
    |tmp_reg_282_pp0_iter1_reg             |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 393|   0|  393|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  edit_len_field  | return value |
|dataFifo_V_dout          |  in |  185|   ap_fifo  |    dataFifo_V    |    pointer   |
|dataFifo_V_empty_n       |  in |    1|   ap_fifo  |    dataFifo_V    |    pointer   |
|dataFifo_V_read          | out |    1|   ap_fifo  |    dataFifo_V    |    pointer   |
|dataLenFifo_V_V_dout     |  in |   16|   ap_fifo  |  dataLenFifo_V_V |    pointer   |
|dataLenFifo_V_V_empty_n  |  in |    1|   ap_fifo  |  dataLenFifo_V_V |    pointer   |
|dataLenFifo_V_V_read     | out |    1|   ap_fifo  |  dataLenFifo_V_V |    pointer   |
|dataOut_TREADY           |  in |    1|    axis    | dataOut_V_user_V |    pointer   |
|dataOut_TVALID           | out |    1|    axis    | dataOut_V_user_V |    pointer   |
|dataOut_TUSER            | out |  112|    axis    | dataOut_V_user_V |    pointer   |
|dataOut_TDATA            | out |   64|    axis    | dataOut_V_data_V |    pointer   |
|dataOut_TKEEP            | out |    8|    axis    | dataOut_V_keep_V |    pointer   |
|dataOut_TLAST            | out |    1|    axis    | dataOut_V_last_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

