// Seed: 916825566
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11,
    input wor id_12,
    input supply1 id_13
    , id_39,
    input tri0 id_14,
    input wor id_15,
    output tri0 id_16,
    output uwire id_17,
    output wire id_18,
    input tri id_19,
    output tri id_20,
    output wand id_21,
    input wire id_22,
    input tri1 id_23,
    output tri0 id_24,
    input wire id_25,
    input tri id_26,
    input tri0 id_27,
    output tri id_28,
    output uwire id_29,
    input tri1 id_30,
    input supply1 id_31,
    output tri0 id_32,
    output wor id_33,
    output wire id_34,
    output wand id_35,
    input tri0 id_36,
    output wor id_37
);
  assign id_21 = id_4;
  assign id_18 = 1'b0;
  always @(id_22) begin : LABEL_0
    cover (1'b0 == id_31 + id_5);
    $unsigned(45);
    ;
  end
endmodule
module module_1 (
    output supply0 id_0,
    inout tri0 id_1
);
  wire id_3;
  wire id_4;
  ;
  assign id_1 = id_3;
  logic [-1 : 1] id_5 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  wire id_6;
  wire id_7;
  ;
endmodule
