INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/AdderModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/CalculatorMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CalculatorMain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DisplayCreator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayCreator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DisplayMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitSplitter
INFO: [VRFC 10-311] analyzing module DisplayMain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DividerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DividerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/FullAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-311] analyzing module FullAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sim_1/new/BigCalcSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BigCalcSim
