{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486325942723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486325942725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 20:19:02 2017 " "Processing started: Sun Feb  5 20:19:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486325942725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486325942725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tty_subsystem_test -c tty_subsystem_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off tty_subsystem_test -c tty_subsystem_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486325942726 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486325943022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_n-rtl " "Found design unit 1: divide_by_n-rtl" {  } { { "../../divide_by_n/divide_by_n.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943592 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_n " "Found entity 1: divide_by_n" {  } { { "../../divide_by_n/divide_by_n.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_3_bit-rtl " "Found design unit 1: counter_3_bit-rtl" {  } { { "../../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943593 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_3_bit " "Found entity 1: counter_3_bit" {  } { { "../../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_to_6-rtl " "Found design unit 1: decoder_3_to_6-rtl" {  } { { "../../state_generator/decoder_3_to_6.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943595 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_to_6 " "Found entity 1: decoder_3_to_6" {  } { { "../../state_generator/decoder_3_to_6.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4_bit-rtl " "Found design unit 1: counter_4_bit-rtl" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943597 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4_bit " "Found entity 1: counter_4_bit" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/shift_register/shift_register_8_ps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/shift_register/shift_register_8_ps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_8_ps-rtl " "Found design unit 1: shift_register_8_ps-rtl" {  } { { "../../shift_register/shift_register_8_ps.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/shift_register/shift_register_8_ps.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943598 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8_ps " "Found entity 1: shift_register_8_ps" {  } { { "../../shift_register/shift_register_8_ps.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/shift_register/shift_register_8_ps.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/shift_register_sp/shift_register_8_sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/shift_register_sp/shift_register_8_sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_8_sp-rtl " "Found design unit 1: shift_register_8_sp-rtl" {  } { { "../../shift_register_sp/shift_register_8_sp.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/shift_register_sp/shift_register_8_sp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943600 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8_sp " "Found entity 1: shift_register_8_sp" {  } { { "../../shift_register_sp/shift_register_8_sp.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/shift_register_sp/shift_register_8_sp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943601 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 22 11 " "Found 22 design units, including 11 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_4_gate-rtl " "Found design unit 8: NOR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_3_gate-rtl " "Found design unit 9: OR_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_gate-rtl " "Found design unit 10: OR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR_gate-rtl " "Found design unit 11: XOR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOR_4_gate " "Found entity 8: NOR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_3_gate " "Found entity 9: OR_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_gate " "Found entity 10: OR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""} { "Info" "ISGN_ENTITY_NAME" "11 XOR_gate " "Found entity 11: XOR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_input_state_gen-rtl " "Found design unit 1: tty_input_state_gen-rtl" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943606 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_input_state_gen " "Found entity 1: tty_input_state_gen" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/tty/tty_output_state_gen/tty_output_state_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/tty/tty_output_state_gen/tty_output_state_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_output_state_gen-rtl " "Found design unit 1: tty_output_state_gen-rtl" {  } { { "../tty_output_state_gen/tty_output_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_output_state_gen/tty_output_state_gen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943607 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_output_state_gen " "Found entity 1: tty_output_state_gen" {  } { { "../tty_output_state_gen/tty_output_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_output_state_gen/tty_output_state_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_subsystem-rtl " "Found design unit 1: tty_subsystem-rtl" {  } { { "../tty_subsystem/tty_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943609 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_subsystem " "Found entity 1: tty_subsystem" {  } { { "../tty_subsystem/tty_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test_logic/tty_subsystem_test_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_subsystem_test_logic-rtl " "Found design unit 1: tty_subsystem_test_logic-rtl" {  } { { "../tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943610 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_subsystem_test_logic " "Found entity 1: tty_subsystem_test_logic" {  } { { "../tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tty_subsystem_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tty_subsystem_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_subsystem_test-rtl " "Found design unit 1: tty_subsystem_test-rtl" {  } { { "tty_subsystem_test.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test/tty_subsystem_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943612 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_subsystem_test " "Found entity 1: tty_subsystem_test" {  } { { "tty_subsystem_test.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test/tty_subsystem_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486325943612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486325943612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tty_subsystem_test " "Elaborating entity \"tty_subsystem_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486325943698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tty_subsystem tty_subsystem:tty_subsystem_0 " "Elaborating entity \"tty_subsystem\" for hierarchy \"tty_subsystem:tty_subsystem_0\"" {  } { { "tty_subsystem_test.vhd" "tty_subsystem_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test/tty_subsystem_test.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943706 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tti_ser_data_overflow tty_subsystem.vhd(77) " "Verilog HDL or VHDL warning at tty_subsystem.vhd(77): object \"tti_ser_data_overflow\" assigned a value but never read" {  } { { "../tty_subsystem/tty_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325943709 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_8_sp tty_subsystem:tty_subsystem_0\|shift_register_8_sp:tti_register " "Elaborating entity \"shift_register_8_sp\" for hierarchy \"tty_subsystem:tty_subsystem_0\|shift_register_8_sp:tti_register\"" {  } { { "../tty_subsystem/tty_subsystem.vhd" "tti_register" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff tty_subsystem:tty_subsystem_0\|shift_register_8_sp:tti_register\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"tty_subsystem:tty_subsystem_0\|shift_register_8_sp:tti_register\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../../shift_register_sp/shift_register_8_sp.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/shift_register_sp/shift_register_8_sp.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate tty_subsystem:tty_subsystem_0\|shift_register_8_sp:tti_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"tty_subsystem:tty_subsystem_0\|shift_register_8_sp:tti_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate tty_subsystem:tty_subsystem_0\|shift_register_8_sp:tti_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"tty_subsystem:tty_subsystem_0\|shift_register_8_sp:tti_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_n tty_subsystem:tty_subsystem_0\|divide_by_n:input_clock_divider " "Elaborating entity \"divide_by_n\" for hierarchy \"tty_subsystem:tty_subsystem_0\|divide_by_n:input_clock_divider\"" {  } { { "../tty_subsystem/tty_subsystem.vhd" "input_clock_divider" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tty_input_state_gen tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen " "Elaborating entity \"tty_input_state_gen\" for hierarchy \"tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\"" {  } { { "../tty_subsystem/tty_subsystem.vhd" "tti_state_gen" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ms_jk_ff_1_not_q tty_input_state_gen.vhd(92) " "Verilog HDL or VHDL warning at tty_input_state_gen.vhd(92): object \"ms_jk_ff_1_not_q\" assigned a value but never read" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325943819 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0|tty_input_state_gen:tti_state_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|NOT_gate:not_0 " "Elaborating entity \"NOT_gate\" for hierarchy \"tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|NOT_gate:not_0\"" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "not_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|AND_3_gate:and_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|AND_3_gate:and_0\"" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|AND_gate:and_1 " "Elaborating entity \"AND_gate\" for hierarchy \"tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|AND_gate:and_1\"" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "and_1" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|OR_gate:or_0 " "Elaborating entity \"OR_gate\" for hierarchy \"tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|OR_gate:or_0\"" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_bit tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|counter_4_bit:tty_input_counter " "Elaborating entity \"counter_4_bit\" for hierarchy \"tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|counter_4_bit:tty_input_counter\"" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "tty_input_counter" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_4_bit.vhd(43) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(43): object \"not_q\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325943847 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0|tty_input_state_gen:tti_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_0 counter_4_bit.vhd(47) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(47): object \"not_ff_output_0\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325943847 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0|tty_input_state_gen:tti_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_1 counter_4_bit.vhd(48) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(48): object \"not_ff_output_1\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325943847 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0|tty_input_state_gen:tti_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_2 counter_4_bit.vhd(49) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(49): object \"not_ff_output_2\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325943847 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0|tty_input_state_gen:tti_state_gen|counter_4_bit:tty_output_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_4_gate tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|NOR_4_gate:nor_0 " "Elaborating entity \"NOR_4_gate\" for hierarchy \"tty_subsystem:tty_subsystem_0\|tty_input_state_gen:tti_state_gen\|NOR_4_gate:nor_0\"" {  } { { "../tty_input_state_gen/tty_input_state_gen.vhd" "nor_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_8_ps tty_subsystem:tty_subsystem_0\|shift_register_8_ps:tto_register " "Elaborating entity \"shift_register_8_ps\" for hierarchy \"tty_subsystem:tty_subsystem_0\|shift_register_8_ps:tto_register\"" {  } { { "../tty_subsystem/tty_subsystem.vhd" "tto_register" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325943913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_outputs shift_register_8_ps.vhd(38) " "Verilog HDL or VHDL warning at shift_register_8_ps.vhd(38): object \"not_ff_outputs\" assigned a value but never read" {  } { { "../../shift_register/shift_register_8_ps.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/shift_register/shift_register_8_ps.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325943915 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0|shift_register_8_ps:tto_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tty_output_state_gen tty_subsystem:tty_subsystem_0\|tty_output_state_gen:tto_state_gen " "Elaborating entity \"tty_output_state_gen\" for hierarchy \"tty_subsystem:tty_subsystem_0\|tty_output_state_gen:tto_state_gen\"" {  } { { "../tty_subsystem/tty_subsystem.vhd" "tto_state_gen" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem/tty_subsystem.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325944028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_2_output tty_output_state_gen.vhd(76) " "Verilog HDL or VHDL warning at tty_output_state_gen.vhd(76): object \"not_2_output\" assigned a value but never read" {  } { { "../tty_output_state_gen/tty_output_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_output_state_gen/tty_output_state_gen.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325944029 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0|tty_output_state_gen:tto_state_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ms_jk_ff_2_not_q tty_output_state_gen.vhd(106) " "Verilog HDL or VHDL warning at tty_output_state_gen.vhd(106): object \"ms_jk_ff_2_not_q\" assigned a value but never read" {  } { { "../tty_output_state_gen/tty_output_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_output_state_gen/tty_output_state_gen.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325944029 "|tty_subsystem_test|tty_subsystem:tty_subsystem_0|tty_output_state_gen:tto_state_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tty_subsystem_test_logic tty_subsystem_test_logic:test_logic " "Elaborating entity \"tty_subsystem_test_logic\" for hierarchy \"tty_subsystem_test_logic:test_logic\"" {  } { { "tty_subsystem_test.vhd" "test_logic" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test/tty_subsystem_test.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325944144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3_bit tty_subsystem_test_logic:test_logic\|counter_3_bit:counter_0 " "Elaborating entity \"counter_3_bit\" for hierarchy \"tty_subsystem_test_logic:test_logic\|counter_3_bit:counter_0\"" {  } { { "../tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" "counter_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325944157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_3_bit.vhd(36) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(36): object \"not_q\" assigned a value but never read" {  } { { "../../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325944158 "|tty_subsystem_test_logic|counter_3_bit:counter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_0 counter_3_bit.vhd(40) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(40): object \"not_ff_output_0\" assigned a value but never read" {  } { { "../../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325944158 "|tty_subsystem_test_logic|counter_3_bit:counter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_1 counter_3_bit.vhd(41) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(41): object \"not_ff_output_1\" assigned a value but never read" {  } { { "../../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486325944158 "|tty_subsystem_test_logic|counter_3_bit:counter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_to_6 tty_subsystem_test_logic:test_logic\|decoder_3_to_6:decoder_0 " "Elaborating entity \"decoder_3_to_6\" for hierarchy \"tty_subsystem_test_logic:test_logic\|decoder_3_to_6:decoder_0\"" {  } { { "../tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" "decoder_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test_logic/tty_subsystem_test_logic.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486325944194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1486325945035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1486325945406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486325945406 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "tty_subsystem_test.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_subsystem_test/tty_subsystem_test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486325945494 "|tty_subsystem_test|RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1486325945494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1486325945494 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1486325945494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1486325945494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1486325945494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486325945512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 20:19:05 2017 " "Processing ended: Sun Feb  5 20:19:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486325945512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486325945512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486325945512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486325945512 ""}
