# SVDB: Port Table (ports)
# SVDB: Layout Primary ioring3
OUT2 26 OUT2 1118010 75465 mltrm
ENABLE 13 ENABLE 768065 75110 mltrm
inl_core 39 inl_core 1564440 302565 m2trm
GNDD 1 GNDD 417835 75140 mltrm
OUTHV 40 OUTHV 1289940 901060 mltrm
clk_core 15 clk_core 859320 301010 m2trm
VDDHV 41 VDDHV 838970 900890 mltrm
GNDOHV 2 GNDOHV 346080 900555 mltrm
GNDHV 3 GNDHV 1522735 900640 mltrm
CLK 16 CLK 837685 75160 mltrm
PSUB 4 PSUB 697760 74995 mltrm
GNDOR 5 GNDOR 487860 75550 mltrm
reset_core 18 reset_core 929330 301020 m2trm
VDDOR 6 VDDOR 557930 75310 mltrm
RESET 19 RESET 907890 75270 mltrm
VDDD 7 VDDD 628035 75210 mltrm
out0_core 21 out0_core 948220 301030 m2trm
VDDA 8 VDDA 1467840 75255 mltrm
GNDA 9 GNDA 1327995 75250 mltrm
OUT0 22 OUT0 977955 75355 mltrm
VDDORA 10 VDDORA 1397740 75445 mltrm
out1_core 23 out1_core 1018150 301025 m2trm
OUTL 37 OUTL 1607970 75180 mltrm
GNDORA 11 GNDORA 1257955 75365 mltrm
OUT1 24 OUT1 1047895 74790 mltrm
enable_core 12 enable_core 789325 301010 m2trm
INL 38 INL 1537900 75285 mltrm
out2_core 25 out2_core 1088220 301025 m2trm
