ModuleName ClockDivTen
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 51
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 256 ,X2: 328 ,Y2: 256
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1136 ,Y1: 256 ,X2: 1168 ,Y2: 256
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 936 ,Y1: 256 ,X2: 968 ,Y2: 256
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 720 ,Y1: 256 ,X2: 768 ,Y2: 256
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 496 ,Y1: 256 ,X2: 552 ,Y2: 256
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 312 ,X2: 328 ,Y2: 312
Edge X1: 328 ,Y1: 272 ,X2: 328 ,Y2: 312
Edge X1: 328 ,Y1: 312 ,X2: 552 ,Y2: 312
Edge X1: 552 ,Y1: 272 ,X2: 552 ,Y2: 312
Edge X1: 552 ,Y1: 312 ,X2: 768 ,Y2: 312
Edge X1: 768 ,Y1: 312 ,X2: 968 ,Y2: 312
Edge X1: 768 ,Y1: 272 ,X2: 768 ,Y2: 312
Edge X1: 968 ,Y1: 272 ,X2: 968 ,Y2: 312
End
Branches
End
End
Ports
Port Left: 240 Top: 256 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 256 Top: 312 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1168 Top: 256 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 352 Top: 248
Name: s0
LibraryName: (NoLibraryName)
IpName: Clock_Divisior
SymbolParameters
End
Symbol Left: 576 Top: 248
Name: s1
LibraryName: (NoLibraryName)
IpName: Clock_Divisior
SymbolParameters
End
Symbol Left: 792 Top: 248
Name: s2
LibraryName: (NoLibraryName)
IpName: Clock_Divisior
SymbolParameters
End
Symbol Left: 992 Top: 248
Name: s3
LibraryName: (NoLibraryName)
IpName: Clock_Divisior
SymbolParameters
End
End
Texts
End
Links
End
