# Pattern-checking-FSM
Code for FSM for which patterns (with overlapping) can be edited and set, implemented using Basys 3 FPGA (Diligent Systems)
and coded using Vivado, in Verilog.
