Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: system_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system_top"
Output Format                      : NGC
Target Device                      : xc7z010-3-clg400

---- Source Options
Top Module Name                    : system_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl" "../../vhd/coregen"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/zybo_simple/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/packageVGA.vhd" into library work
Parsing package <packageVGA>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/VGA_generator.vhd" into library work
Parsing entity <VGA_generator>.
Parsing architecture <Behavioral> of entity <vga_generator>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/multiplexer_RGB.vhd" into library work
Parsing entity <multiplexer_RGB>.
Parsing architecture <Behavioral> of entity <multiplexer_rgb>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/coregen/mem_lum_opt.vhd" into library work
Parsing entity <mem_lum_opt>.
Parsing architecture <mem_lum_opt_a> of entity <mem_lum_opt>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/clk_pll.vhd" into library work
Parsing entity <clk_pll>.
Parsing architecture <xilinx> of entity <clk_pll>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/camera_capture.vhd" into library work
Parsing entity <Camera_Capture>.
Parsing architecture <Behavioral> of entity <camera_capture>.
Parsing VHDL file "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" into library work
Parsing entity <system_top>.
Parsing architecture <STRUCTURE> of entity <system_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_top> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:92 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 257: not_we_3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 281: nblev_sig should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 284: nblev_sig should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 287: nblev_sig should be on the sensitivity list of the process

Elaborating entity <system> (architecture <>) from library <work>.

Elaborating entity <clk_pll> (architecture <xilinx>) from library <work>.

Elaborating entity <VGA_generator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Camera_Capture> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem_lum_opt> (architecture <mem_lum_opt_a>) from library <work>.

Elaborating entity <multiplexer_RGB> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" Line 161: <main_trans_ond_opt> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_top>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <system_i>.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 431: Output port <coord_x> of the instance <capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 431: Output port <coord_y> of the instance <capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 514: Output port <nbLevels_triosy_lz> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 514: Output port <Src_triosy_lz> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 514: Output port <Dst_triosy_lz> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 514: Output port <Vga_triosy_lz> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 514: Output port <Src_rsc_singleport_re> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 514: Output port <Dst_rsc_singleport_re> of the instance <trans_ond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/system_top.vhd" line 514: Output port <Vga_rsc_singleport_re> of the instance <trans_ond> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <etat_q>.
    Found 8-bit register for signal <CAMERA_DATA_q>.
    Found 1-bit register for signal <CAMERA_HS_q>.
    Found 1-bit register for signal <CAMERA_VS_q>.
    Found finite state machine <FSM_0> for signal <etat_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CAMERA_PCLK (rising_edge)                      |
    | Reset              | rst_VGA (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitingforframe                                |
    | Power Up State     | waitingforframe                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <nbLev_sig[2]_GND_8_o_add_1_OUT> created at line 281.
    Found 8-bit adder for signal <_n0123> created at line 323.
    Found 8-bit adder for signal <GND_8_o_GND_8_o_add_9_OUT> created at line 323.
WARNING:Xst:737 - Found 1-bit latch for signal <nbLev_sig<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nbLev_sig<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nbLev_sig<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pushed>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <system_top> synthesized.

Synthesizing Unit <clk_pll>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/clk_pll.vhd".
    Summary:
	no macro.
Unit <clk_pll> synthesized.

Synthesizing Unit <VGA_generator>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/VGA_generator.vhd".
    Found 32-bit register for signal <Hcnt>.
    Found 32-bit register for signal <Vcnt>.
    Found 1-bit register for signal <Hsync>.
    Found 1-bit register for signal <Vsync>.
    Found 10-bit register for signal <coord_x>.
    Found 9-bit register for signal <coord_y>.
    Found 17-bit register for signal <addr>.
    Found 1-bit register for signal <activeArea>.
    Found 1-bit register for signal <reset>.
    Found 32-bit adder for signal <Hcnt[31]_GND_46_o_add_1_OUT> created at line 68.
    Found 32-bit adder for signal <Vcnt[31]_GND_46_o_add_3_OUT> created at line 72.
    Found 17-bit adder for signal <GND_46_o_PWR_12_o_add_8_OUT> created at line 41.
    Found 32-bit subtractor for signal <Hcnt[31]_GND_46_o_sub_19_OUT<31:0>> created at line 92.
    Found 32-bit subtractor for signal <Vcnt[31]_GND_46_o_sub_23_OUT<31:0>> created at line 103.
    Found 9x8-bit multiplier for signal <n0081> created at line 41.
    Found 32-bit comparator lessequal for signal <n0016> created at line 90
    Found 32-bit comparator lessequal for signal <n0018> created at line 90
    Found 32-bit comparator lessequal for signal <n0023> created at line 101
    Found 32-bit comparator lessequal for signal <n0025> created at line 101
    Found 32-bit comparator lessequal for signal <n0030> created at line 113
    Found 32-bit comparator greater for signal <n0032> created at line 113
    Found 32-bit comparator lessequal for signal <n0035> created at line 123
    Found 32-bit comparator greater for signal <n0037> created at line 123
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred 104 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA_generator> synthesized.

Synthesizing Unit <Camera_Capture>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/camera_capture.vhd".
    Found 32-bit register for signal <Hcnt_q>.
    Found 32-bit register for signal <Vcnt_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <etat_q>.
    Found finite state machine <FSM_1> for signal <etat_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | pclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | attenteframe                                   |
    | Power Up State     | attenteframe                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <addr> created at line 41.
    Found 32-bit adder for signal <Hcnt_q[31]_GND_48_o_add_12_OUT> created at line 134.
    Found 32-bit adder for signal <Vcnt_q[31]_GND_48_o_add_15_OUT> created at line 142.
    Found 9x8-bit multiplier for signal <n0078> created at line 41.
    Found 32-bit comparator greater for signal <GND_48_o_Hcnt_q[31]_LessThan_12_o> created at line 133
    Found 32-bit comparator greater for signal <GND_48_o_Vcnt_q[31]_LessThan_15_o> created at line 140
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Camera_Capture> synthesized.

Synthesizing Unit <multiplexer_RGB>.
    Related source file is "/tp/xph3sle/xph3sle512/ProjetSLE/zybo_cam/vhd/multiplexer_RGB.vhd".
WARNING:Xst:647 - Input <coord_x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coord_y<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coord_y<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <green_q>.
    Found 5-bit register for signal <blue_q>.
    Found 1-bit register for signal <hs_q>.
    Found 1-bit register for signal <vs_q>.
    Found 16-bit register for signal <data_q>.
    Found 5-bit register for signal <red_q>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <multiplexer_RGB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 11
 17-bit adder                                          : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 8-bit adder                                           : 2
# Registers                                            : 21
 1-bit register                                        : 8
 10-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 32-bit register                                       : 4
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 10
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 5
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <system.ngc>.
Reading core <system_processing_system7_0_wrapper.ngc>.
Reading core <../../vhd/coregen/mem_lum_opt.ngc>.
Launcher: Main_Trans_Ond_Opt.ngo is up to date
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system> for timing and area information for instance <system_i>.
Loading core <mem_lum_opt> for timing and area information for instance <ram1>.
Loading core <mem_lum_opt> for timing and area information for instance <ram2>.
Loading core <mem_lum_opt> for timing and area information for instance <ram3>.
Loading core <Main_Trans_Ond_Opt> for timing and area information for instance <trans_ond>.
WARNING:Xst:2677 - Node <coord_x_0> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <coord_y_0> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <coord_y_7> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <coord_y_8> of sequential type is unconnected in block <vga>.

Synthesizing (advanced) Unit <Camera_Capture>.
The following registers are absorbed into counter <Vcnt_q>: 1 register on signal <Vcnt_q>.
	Multiplier <Mmult_n0078> in block <Camera_Capture> and adder/subtractor <Madd_addr> in block <Camera_Capture> are combined into a MAC<Maddsub_n0078>.
Unit <Camera_Capture> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_generator>.
The following registers are absorbed into counter <Hcnt>: 1 register on signal <Hcnt>.
The following registers are absorbed into counter <Vcnt>: 1 register on signal <Vcnt>.
	Multiplier <Mmult_n0081> in block <VGA_generator> and adder/subtractor <Madd_GND_46_o_PWR_12_o_add_8_OUT> in block <VGA_generator> are combined into a MAC<Maddsub_n0081>.
	The following registers are also absorbed by the MAC: <addr> in block <VGA_generator>.
Unit <VGA_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 2
 9x8-to-17-bit MAC                                     : 2
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 8-bit adder                                           : 2
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 107
 Flip-Flops                                            : 107
# Comparators                                          : 10
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 5
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <etat_q[1:2]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 waitingforframe | 00
 readingframe    | 01
 treating        | 10
 synchronizing   | 11
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <capture/FSM_1> on signal <etat_q[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 attenteframe | 000
 newframe     | 001
 gethighfirst | 010
 getlowwrite  | 011
 gethigh      | 100
--------------------------
INFO:Xst:2261 - The FF/Latch <coord_x_1> in Unit <VGA_generator> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n00811_16> 
INFO:Xst:2261 - The FF/Latch <coord_x_2> in Unit <VGA_generator> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n00811_15> 
INFO:Xst:2261 - The FF/Latch <coord_x_3> in Unit <VGA_generator> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n00811_14> 
INFO:Xst:2261 - The FF/Latch <coord_x_4> in Unit <VGA_generator> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n00811_13> 
INFO:Xst:2261 - The FF/Latch <coord_x_5> in Unit <VGA_generator> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n00811_12> 
INFO:Xst:2261 - The FF/Latch <coord_x_6> in Unit <VGA_generator> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n00811_11> 

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <system_i/processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <system_i/processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <system_i/processing_system7_0/processing_system7_0/PS7_i>
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Zynq asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    nbLev_sig_0 in unit <system_top>
    pushed in unit <system_top>


Optimizing unit <system_top> ...

Optimizing unit <Camera_Capture> ...

Optimizing unit <multiplexer_RGB> ...

Optimizing unit <VGA_generator> ...
WARNING:Xst:2677 - Node <vga/coord_y_8> of sequential type is unconnected in block <system_top>.
WARNING:Xst:2677 - Node <vga/coord_y_7> of sequential type is unconnected in block <system_top>.
WARNING:Xst:2677 - Node <vga/coord_y_0> of sequential type is unconnected in block <system_top>.
WARNING:Xst:2677 - Node <vga/coord_x_0> of sequential type is unconnected in block <system_top>.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_10> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_11> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_12> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_13> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_14> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_15> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_16> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_17> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_18> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_19> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_20> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_21> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_22> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_23> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_24> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_25> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_26> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_27> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_28> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_29> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_30> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Vcnt_31> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_10> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_11> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_12> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_13> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_14> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_15> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_16> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_17> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_18> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_19> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_20> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_21> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_22> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_23> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_24> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_25> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_26> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_27> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_28> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_29> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_30> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/Hcnt_31> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_10> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_11> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_12> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_13> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_14> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_15> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_16> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_17> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_18> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_19> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_20> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_21> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_22> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_23> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_24> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_25> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_26> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_27> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_28> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_29> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_30> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_31> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_10> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_11> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_12> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_13> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_14> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_15> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_16> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_17> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_18> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_19> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_20> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_21> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_22> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_23> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_24> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_25> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_26> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_27> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_28> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_29> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_30> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Hcnt_q_31> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <capture/Vcnt_q_9> has a constant value of 0 in block <system_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mux/data_q_11> in Unit <system_top> is equivalent to the following 2 FFs/Latches, which will be removed : <mux/data_q_6> <mux/data_q_0> 
INFO:Xst:2261 - The FF/Latch <mux/data_q_12> in Unit <system_top> is equivalent to the following 2 FFs/Latches, which will be removed : <mux/data_q_7> <mux/data_q_1> 
INFO:Xst:2261 - The FF/Latch <mux/data_q_13> in Unit <system_top> is equivalent to the following 2 FFs/Latches, which will be removed : <mux/data_q_8> <mux/data_q_2> 
INFO:Xst:2261 - The FF/Latch <mux/data_q_14> in Unit <system_top> is equivalent to the following 2 FFs/Latches, which will be removed : <mux/data_q_9> <mux/data_q_3> 
INFO:Xst:2261 - The FF/Latch <mux/data_q_15> in Unit <system_top> is equivalent to the following 2 FFs/Latches, which will be removed : <mux/data_q_10> <mux/data_q_4> 
INFO:Xst:2261 - The FF/Latch <mux/blue_q_0> in Unit <system_top> is equivalent to the following 2 FFs/Latches, which will be removed : <mux/green_q_1> <mux/red_q_0> 
INFO:Xst:2261 - The FF/Latch <mux/blue_q_1> in Unit <system_top> is equivalent to the following 2 FFs/Latches, which will be removed : <mux/green_q_2> <mux/red_q_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system_top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1832
#      GND                         : 9
#      INV                         : 119
#      LUT1                        : 34
#      LUT2                        : 132
#      LUT3                        : 182
#      LUT4                        : 213
#      LUT5                        : 218
#      LUT6                        : 330
#      MUXCY                       : 340
#      VCC                         : 7
#      XORCY                       : 248
# FlipFlops/Latches                : 564
#      FD                          : 48
#      FDC                         : 5
#      FDCE                        : 27
#      FDE                         : 15
#      FDR                         : 10
#      FDRE                        : 452
#      FDSE                        : 3
#      LD                          : 2
#      LDCE_1                      : 2
# RAMS                             : 57
#      RAMB36E1                    : 57
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 21
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 23
# Others                           : 2
#      MMCME2_ADV                  : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-3 


Slice Logic Utilization: 
 Number of Slice Registers:             564  out of  35200     1%  
 Number of Slice LUTs:                 1228  out of  17600     6%  
    Number used as Logic:              1228  out of  17600     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1573
   Number with an unused Flip Flop:    1009  out of   1573    64%  
   Number with an unused LUT:           345  out of   1573    21%  
   Number of fully used LUT-FF pairs:   219  out of   1573    13%  
   Number of unique control sets:        43

IO Utilization: 
 Number of IOs:                         175
 Number of bonded IOBs:                  48  out of    100    48%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               57  out of     60    95%  
    Number using Block RAM only:         57
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)  | Load  |
--------------------------------------------------------+------------------------+-------+
CAMERA_PCLK                                             | BUFGP                  | 542   |
pushed                                                  | NONE(nbLev_sig_1)      | 2     |
pll/clkout0                                             | BUFG                   | 94    |
capture/Mcompar_GND_48_o_Hcnt_q[31]_LessThan_12_o_lut<1>| NONE(pushed)           | 1     |
nbLev_sig_0_G(nbLev_sig_0_G:O)                          | NONE(*)(nbLev_sig_0)   | 1     |
--------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                  | Buffer(FF name)                                                                                                                                   | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ram3/N1(ram3/XST_GND:G)                                                                                                                                                                                                                                                         | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B) | 44    |
ram1/N1(ram1/XST_GND:G)                                                                                                                                                                                                                                                         | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)     | 22    |
ram2/N1(ram2/XST_GND:G)                                                                                                                                                                                                                                                         | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B) | 22    |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelata_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/cascadelata_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/cascadelatb_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/cascadelata_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/cascadelatb_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelata_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/cascadelata_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/cascadelatb_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelata_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/cascadelata_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/cascadelatb_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/cascadelata_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/cascadelatb_tmp(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelata_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/cascadelata_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/cascadelatb_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/cascadelata_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/cascadelatb_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelata_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/cascadelata_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/cascadelatb_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelata_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/cascadelata_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/cascadelatb_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/cascadelata_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/cascadelatb_tmp(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelata_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/cascadelata_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/cascadelatb_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/cascadelata_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/cascadelatb_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelata_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/cascadelata_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/cascadelatb_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelata_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/cascadelata_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/cascadelatb_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/cascadelata_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/cascadelatb_tmp(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.475ns (Maximum Frequency: 182.655MHz)
   Minimum input arrival time before clock: 1.028ns
   Maximum output required time after clock: 0.624ns
   Maximum combinational path delay: 0.612ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pushed'
  Clock period: 0.730ns (frequency: 1369.300MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               0.730ns (Levels of Logic = 1)
  Source:            nbLev_sig_1 (LATCH)
  Destination:       nbLev_sig_1 (LATCH)
  Source Clock:      pushed rising
  Destination Clock: pushed rising

  Data Path: nbLev_sig_1 to nbLev_sig_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           4   0.330   0.357  nbLev_sig_1 (nbLev_sig_1)
     LUT2:I0->O            1   0.043   0.000  Madd_nbLev_sig[2]_GND_8_o_add_1_OUT_xor<1>11 (nbLev_sig[2]_GND_8_o_add_1_OUT<1>)
     LDCE_1:D                 -0.035          nbLev_sig_1
    ----------------------------------------
    Total                      0.730ns (0.373ns logic, 0.357ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAMERA_PCLK'
  Clock period: 5.475ns (frequency: 182.655MHz)
  Total number of paths / destination ports: 791702 / 1015
-------------------------------------------------------------------------
Delay:               5.475ns (Levels of Logic = 19)
  Source:            trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(0) (FF)
  Destination:       ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (FF)
  Source Clock:      CAMERA_PCLK rising
  Destination Clock: CAMERA_PCLK rising

  Data Path: trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(0) to ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.232   0.418  reg_Trans_Ond_1_y_1_sva(0) (nx39517z7)
     LUT2:I0->O            1   0.043   0.000  ix57254z1320 (nx57254z1)
     MUXCY:S->O            1   0.230   0.000  passe_y_1_acc_45_itm_add7_27_muxcy_0 (nx57253z1)
     MUXCY:CI->O           1   0.012   0.000  passe_y_1_acc_45_itm_add7_27_muxcy_1 (nx51877z1)
     MUXCY:CI->O           1   0.012   0.000  passe_y_1_acc_45_itm_add7_27_muxcy_2 (nx51876z1)
     MUXCY:CI->O           1   0.012   0.000  passe_y_1_acc_45_itm_add7_27_muxcy_3 (nx51875z1)
     XORCY:CI->O           2   0.251   0.554  passe_y_1_acc_45_itm_add7_27_xorcy_4 (passe_y_1_acc_45_itm(5))
     LUT6:I0->O            2   0.043   0.432  ix28310z34082 (nx28310z3)
     LUT3:I0->O            3   0.043   0.552  ix28311z1358 (nx28311z3)
     LUT5:I0->O            1   0.043   0.542  ix28311z48294 (nx28311z2)
     LUT5:I0->O            1   0.043   0.000  ix28311z23498 (nx28311z4)
     MUXCY:S->O            1   0.230   0.000  z_out_15_add7_29_muxcy_4 (nx28312z1)
     MUXCY:CI->O           1   0.013   0.000  z_out_15_add7_29_muxcy_5 (nx28313z1)
     XORCY:CI->O           4   0.251   0.303  z_out_15_add7_29_xorcy_6 (z_out_15(6))
     begin scope: 'trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst:p_nbus_Main_Trans_Ond_Opt_core_inst_z_out_15(6)'
     LUT4:I3->O            1   0.043   0.542  ix41011z6276 (nx41011z3)
     LUT6:I1->O            1   0.043   0.542  ix41011z50659 (nx41011z1)
     LUT5:I0->O           20   0.043   0.000  ix41011z1319 (p_nbus_Src_rsc_singleport_addr(15))
     end scope: 'trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst:p_nbus_Src_rsc_singleport_addr(15)'
     end scope: 'trans_ond/Main_Trans_Ond_Opt_core_inst:p_nbus_Src_rsc_singleport_addr(15)'
     end scope: 'trans_ond:Src_rsc_singleport_addr<15>'
     begin scope: 'ram1:addrb<15>'
     FDE:D                    -0.001          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3
    ----------------------------------------
    Total                      5.475ns (1.588ns logic, 3.887ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll/clkout0'
  Clock period: 3.866ns (frequency: 258.685MHz)
  Total number of paths / destination ports: 12390 / 116
-------------------------------------------------------------------------
Delay:               3.866ns (Levels of Logic = 13)
  Source:            vga/Vcnt_5 (FF)
  Destination:       vga/Maddsub_n00811_0 (FF)
  Source Clock:      pll/clkout0 rising
  Destination Clock: pll/clkout0 rising

  Data Path: vga/Vcnt_5 to vga/Maddsub_n00811_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.232   0.575  vga/Vcnt_5 (vga/Vcnt_5)
     LUT5:I0->O            1   0.043   0.000  vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_lut<1> (vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_lut<1>)
     MUXCY:S->O            1   0.230   0.000  vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<1> (vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<2> (vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<3> (vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<4> (vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<5> (vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<5>)
     MUXCY:CI->O          24   0.148   0.559  vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<6> (vga/Vcnt[31]_GND_46_o_LessThan_21_o)
     LUT4:I0->O            2   0.043   0.554  vga/Maddsub_n0081_Madd1_lut<6>1 (vga/Maddsub_n0081_Madd1_lut<6>)
     LUT6:I0->O            6   0.043   0.479  vga/Maddsub_n0081_Madd1_xor<8>111 (vga/Maddsub_n0081_Madd1_xor<8>11)
     LUT5:I1->O            1   0.043   0.343  vga/Maddsub_n0081_Madd1_xor<11>11_SW0 (N145)
     LUT5:I3->O            1   0.043   0.000  vga/Maddsub_n0081_Madd1_xor<11>11 (vga/Maddsub_n0081_15)
     MUXCY:S->O            0   0.230   0.000  vga/Maddsub_n0081_Madd_cy<15> (vga/Maddsub_n0081_Madd_cy<15>)
     XORCY:CI->O           1   0.251   0.000  vga/Maddsub_n0081_Madd_xor<16> (vga/Maddsub_n0081_Madd_16)
     FD:D                     -0.001          vga/Maddsub_n00811_0
    ----------------------------------------
    Total                      3.866ns (1.355ns logic, 2.510ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nbLev_sig_0_G'
  Clock period: 0.731ns (frequency: 1367.615MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.731ns (Levels of Logic = 1)
  Source:            nbLev_sig_0 (LATCH)
  Destination:       nbLev_sig_0 (LATCH)
  Source Clock:      nbLev_sig_0_G falling
  Destination Clock: nbLev_sig_0_G falling

  Data Path: nbLev_sig_0 to nbLev_sig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.362  nbLev_sig_0 (nbLev_sig_0)
     LUT3:I1->O            1   0.043   0.000  nbLev_sig_0_D (nbLev_sig_0_D)
     LD:D                     -0.035          nbLev_sig_0
    ----------------------------------------
    Total                      0.731ns (0.369ns logic, 0.362ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CAMERA_PCLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.279ns (Levels of Logic = 1)
  Source:            CAMERA_DATA<0> (PAD)
  Destination:       CAMERA_DATA_q_0 (FF)
  Destination Clock: CAMERA_PCLK rising

  Data Path: CAMERA_DATA<0> to CAMERA_DATA_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.279  CAMERA_DATA_0_IBUF (CAMERA_DATA_0_IBUF)
     FD:D                     -0.001          CAMERA_DATA_q_0
    ----------------------------------------
    Total                      0.279ns (0.000ns logic, 0.279ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pushed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.939ns (Levels of Logic = 2)
  Source:            switch_io<1> (PAD)
  Destination:       nbLev_sig_1 (LATCH)
  Destination Clock: pushed rising

  Data Path: switch_io<1> to nbLev_sig_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.357  switch_io_1_IBUF (switch_io_1_IBUF)
     LUT2:I0->O            2   0.043   0.283  rst_VGA_switch_io[1]_OR_1_o1 (rst_VGA_switch_io[1]_OR_1_o)
     LDCE_1:CLR                0.255          nbLev_sig_1
    ----------------------------------------
    Total                      0.939ns (0.298ns logic, 0.641ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pll/clkout0'
  Total number of paths / destination ports: 88 / 31
-------------------------------------------------------------------------
Offset:              1.028ns (Levels of Logic = 2)
  Source:            push_io<0> (PAD)
  Destination:       mux/blue_q_4 (FF)
  Destination Clock: pll/clkout0 rising

  Data Path: push_io<0> to mux/blue_q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.502  push_io_0_IBUF (push_io_0_IBUF)
     LUT4:I1->O           12   0.043   0.330  mux/_n0063_inv1 (mux/_n0063_inv)
     FDRE:CE                   0.153          mux/red_q_2
    ----------------------------------------
    Total                      1.028ns (0.196ns logic, 0.832ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nbLev_sig_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.346ns (Levels of Logic = 2)
  Source:            switch_io<1> (PAD)
  Destination:       nbLev_sig_0 (LATCH)
  Destination Clock: nbLev_sig_0_G falling

  Data Path: switch_io<1> to nbLev_sig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.303  switch_io_1_IBUF (switch_io_1_IBUF)
     LUT3:I2->O            1   0.043   0.000  nbLev_sig_0_D (nbLev_sig_0_D)
     LD:D                     -0.035          nbLev_sig_0
    ----------------------------------------
    Total                      0.346ns (0.043ns logic, 0.303ns route)
                                       (12.4% logic, 87.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pushed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.623ns (Levels of Logic = 1)
  Source:            nbLev_sig_1 (LATCH)
  Destination:       led_io<2> (PAD)
  Source Clock:      pushed rising

  Data Path: nbLev_sig_1 to led_io<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           4   0.330   0.293  nbLev_sig_1 (nbLev_sig_1)
     OBUF:I->O                 0.000          led_io_2_OBUF (led_io<2>)
    ----------------------------------------
    Total                      0.623ns (0.330ns logic, 0.293ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nbLev_sig_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.624ns (Levels of Logic = 1)
  Source:            nbLev_sig_0 (LATCH)
  Destination:       led_io<1> (PAD)
  Source Clock:      nbLev_sig_0_G falling

  Data Path: nbLev_sig_0 to led_io<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.298  nbLev_sig_0 (nbLev_sig_0)
     OBUF:I->O                 0.000          led_io_1_OBUF (led_io<1>)
    ----------------------------------------
    Total                      0.624ns (0.326ns logic, 0.298ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pll/clkout0'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.521ns (Levels of Logic = 1)
  Source:            mux/blue_q_1 (FF)
  Destination:       RED<1> (PAD)
  Source Clock:      pll/clkout0 rising

  Data Path: mux/blue_q_1 to RED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.232   0.289  mux/blue_q_1 (mux/blue_q_1)
     OBUF:I->O                 0.000          RED_1_OBUF (RED<1>)
    ----------------------------------------
    Total                      0.521ns (0.232ns logic, 0.289ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 134 / 132
-------------------------------------------------------------------------
Delay:               0.612ns (Levels of Logic = 3)
  Source:            system_i/processing_system7_0/processing_system7_0/PS7_i:EMIOI2C0SDATN (PAD)
  Destination:       processing_system7_0_I2C0_SDA (PAD)

  Data Path: system_i/processing_system7_0/processing_system7_0/PS7_i:EMIOI2C0SDATN to processing_system7_0_I2C0_SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:EMIOI2C0SDATN      1   0.000   0.279  processing_system7_0/PS7_i (processing_system7_0/I2C0_SDA_T_n)
     INV:I->O              1   0.053   0.279  processing_system7_0/I2C0_SDA_T1_INV_0 (I2C0_SDA_T)
     end scope: 'system_i/processing_system7_0:I2C0_SDA_T'
     IOBUF:T->IO               0.000          iobuf_0 (processing_system7_0_I2C0_SDA)
     end scope: 'system_i:processing_system7_0_I2C0_SDA'
    ----------------------------------------
    Total                      0.612ns (0.053ns logic, 0.559ns route)
                                       (8.7% logic, 91.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CAMERA_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMERA_PCLK    |    5.475|         |         |         |
nbLev_sig_0_G  |         |    0.624|         |         |
pll/clkout0    |    0.940|         |         |         |
pushed         |    0.623|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock nbLev_sig_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
nbLev_sig_0_G  |         |         |    0.731|         |
pll/clkout0    |         |         |    0.877|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pll/clkout0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pll/clkout0    |    3.866|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pushed
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
nbLev_sig_0_G  |         |    0.816|         |         |
pll/clkout0    |    1.277|         |         |         |
pushed         |    0.730|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.37 secs
 
--> 


Total memory usage is 543052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  113 (   0 filtered)
Number of infos    :   23 (   0 filtered)

