#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b81230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b813c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1b8b860 .functor NOT 1, L_0x1bb5c50, C4<0>, C4<0>, C4<0>;
L_0x1bb59e0 .functor XOR 1, L_0x1bb5880, L_0x1bb5940, C4<0>, C4<0>;
L_0x1bb5b40 .functor XOR 1, L_0x1bb59e0, L_0x1bb5aa0, C4<0>, C4<0>;
v0x1bb22e0_0 .net *"_ivl_10", 0 0, L_0x1bb5aa0;  1 drivers
v0x1bb23e0_0 .net *"_ivl_12", 0 0, L_0x1bb5b40;  1 drivers
v0x1bb24c0_0 .net *"_ivl_2", 0 0, L_0x1bb5030;  1 drivers
v0x1bb2580_0 .net *"_ivl_4", 0 0, L_0x1bb5880;  1 drivers
v0x1bb2660_0 .net *"_ivl_6", 0 0, L_0x1bb5940;  1 drivers
v0x1bb2790_0 .net *"_ivl_8", 0 0, L_0x1bb59e0;  1 drivers
v0x1bb2870_0 .net "a", 0 0, v0x1bafdd0_0;  1 drivers
v0x1bb2910_0 .net "b", 0 0, v0x1bafe70_0;  1 drivers
v0x1bb29b0_0 .net "c", 0 0, v0x1baff10_0;  1 drivers
v0x1bb2a50_0 .var "clk", 0 0;
v0x1bb2af0_0 .net "d", 0 0, v0x1bb0080_0;  1 drivers
v0x1bb2b90_0 .net "out_dut", 0 0, L_0x1bb5650;  1 drivers
v0x1bb2c30_0 .net "out_ref", 0 0, L_0x1bb3c00;  1 drivers
v0x1bb2cd0_0 .var/2u "stats1", 159 0;
v0x1bb2d70_0 .var/2u "strobe", 0 0;
v0x1bb2e10_0 .net "tb_match", 0 0, L_0x1bb5c50;  1 drivers
v0x1bb2ed0_0 .net "tb_mismatch", 0 0, L_0x1b8b860;  1 drivers
v0x1bb30a0_0 .net "wavedrom_enable", 0 0, v0x1bb0170_0;  1 drivers
v0x1bb3140_0 .net "wavedrom_title", 511 0, v0x1bb0210_0;  1 drivers
L_0x1bb5030 .concat [ 1 0 0 0], L_0x1bb3c00;
L_0x1bb5880 .concat [ 1 0 0 0], L_0x1bb3c00;
L_0x1bb5940 .concat [ 1 0 0 0], L_0x1bb5650;
L_0x1bb5aa0 .concat [ 1 0 0 0], L_0x1bb3c00;
L_0x1bb5c50 .cmp/eeq 1, L_0x1bb5030, L_0x1bb5b40;
S_0x1b81550 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1b813c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b81cd0 .functor NOT 1, v0x1baff10_0, C4<0>, C4<0>, C4<0>;
L_0x1b8c120 .functor NOT 1, v0x1bafe70_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3350 .functor AND 1, L_0x1b81cd0, L_0x1b8c120, C4<1>, C4<1>;
L_0x1bb33f0 .functor NOT 1, v0x1bb0080_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3520 .functor NOT 1, v0x1bafdd0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3620 .functor AND 1, L_0x1bb33f0, L_0x1bb3520, C4<1>, C4<1>;
L_0x1bb3700 .functor OR 1, L_0x1bb3350, L_0x1bb3620, C4<0>, C4<0>;
L_0x1bb37c0 .functor AND 1, v0x1bafdd0_0, v0x1baff10_0, C4<1>, C4<1>;
L_0x1bb3880 .functor AND 1, L_0x1bb37c0, v0x1bb0080_0, C4<1>, C4<1>;
L_0x1bb3940 .functor OR 1, L_0x1bb3700, L_0x1bb3880, C4<0>, C4<0>;
L_0x1bb3ab0 .functor AND 1, v0x1bafe70_0, v0x1baff10_0, C4<1>, C4<1>;
L_0x1bb3b20 .functor AND 1, L_0x1bb3ab0, v0x1bb0080_0, C4<1>, C4<1>;
L_0x1bb3c00 .functor OR 1, L_0x1bb3940, L_0x1bb3b20, C4<0>, C4<0>;
v0x1b8bad0_0 .net *"_ivl_0", 0 0, L_0x1b81cd0;  1 drivers
v0x1b8bb70_0 .net *"_ivl_10", 0 0, L_0x1bb3620;  1 drivers
v0x1bae5c0_0 .net *"_ivl_12", 0 0, L_0x1bb3700;  1 drivers
v0x1bae680_0 .net *"_ivl_14", 0 0, L_0x1bb37c0;  1 drivers
v0x1bae760_0 .net *"_ivl_16", 0 0, L_0x1bb3880;  1 drivers
v0x1bae890_0 .net *"_ivl_18", 0 0, L_0x1bb3940;  1 drivers
v0x1bae970_0 .net *"_ivl_2", 0 0, L_0x1b8c120;  1 drivers
v0x1baea50_0 .net *"_ivl_20", 0 0, L_0x1bb3ab0;  1 drivers
v0x1baeb30_0 .net *"_ivl_22", 0 0, L_0x1bb3b20;  1 drivers
v0x1baec10_0 .net *"_ivl_4", 0 0, L_0x1bb3350;  1 drivers
v0x1baecf0_0 .net *"_ivl_6", 0 0, L_0x1bb33f0;  1 drivers
v0x1baedd0_0 .net *"_ivl_8", 0 0, L_0x1bb3520;  1 drivers
v0x1baeeb0_0 .net "a", 0 0, v0x1bafdd0_0;  alias, 1 drivers
v0x1baef70_0 .net "b", 0 0, v0x1bafe70_0;  alias, 1 drivers
v0x1baf030_0 .net "c", 0 0, v0x1baff10_0;  alias, 1 drivers
v0x1baf0f0_0 .net "d", 0 0, v0x1bb0080_0;  alias, 1 drivers
v0x1baf1b0_0 .net "out", 0 0, L_0x1bb3c00;  alias, 1 drivers
S_0x1baf310 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1b813c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bafdd0_0 .var "a", 0 0;
v0x1bafe70_0 .var "b", 0 0;
v0x1baff10_0 .var "c", 0 0;
v0x1baffe0_0 .net "clk", 0 0, v0x1bb2a50_0;  1 drivers
v0x1bb0080_0 .var "d", 0 0;
v0x1bb0170_0 .var "wavedrom_enable", 0 0;
v0x1bb0210_0 .var "wavedrom_title", 511 0;
S_0x1baf5b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1baf310;
 .timescale -12 -12;
v0x1baf810_0 .var/2s "count", 31 0;
E_0x1b7c180/0 .event negedge, v0x1baffe0_0;
E_0x1b7c180/1 .event posedge, v0x1baffe0_0;
E_0x1b7c180 .event/or E_0x1b7c180/0, E_0x1b7c180/1;
E_0x1b7c3d0 .event negedge, v0x1baffe0_0;
E_0x1b669f0 .event posedge, v0x1baffe0_0;
S_0x1baf910 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1baf310;
 .timescale -12 -12;
v0x1bafb10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bafbf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1baf310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bb0370 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1b813c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1bb3d60 .functor NOT 1, v0x1baff10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3dd0 .functor NOT 1, v0x1bb0080_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3e60 .functor AND 1, L_0x1bb3d60, L_0x1bb3dd0, C4<1>, C4<1>;
L_0x1bb3f70 .functor NOT 1, v0x1bafdd0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4010 .functor NOT 1, v0x1bafe70_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4080 .functor AND 1, L_0x1bb3f70, L_0x1bb4010, C4<1>, C4<1>;
L_0x1bb41d0 .functor NOT 1, v0x1baff10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4350 .functor AND 1, L_0x1bb4080, L_0x1bb41d0, C4<1>, C4<1>;
L_0x1bb44b0 .functor OR 1, L_0x1bb3e60, L_0x1bb4350, C4<0>, C4<0>;
L_0x1bb45c0 .functor NOT 1, v0x1bafe70_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4690 .functor AND 1, L_0x1bb45c0, v0x1bb0080_0, C4<1>, C4<1>;
L_0x1bb4810 .functor OR 1, L_0x1bb44b0, L_0x1bb4690, C4<0>, C4<0>;
L_0x1bb4990 .functor AND 1, v0x1bafdd0_0, v0x1bafe70_0, C4<1>, C4<1>;
L_0x1bb4b10 .functor AND 1, L_0x1bb4990, v0x1bb0080_0, C4<1>, C4<1>;
L_0x1bb4920 .functor OR 1, L_0x1bb4810, L_0x1bb4b10, C4<0>, C4<0>;
L_0x1bb4cf0 .functor NOT 1, v0x1baff10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4df0 .functor AND 1, v0x1bafdd0_0, L_0x1bb4cf0, C4<1>, C4<1>;
L_0x1bb4fc0 .functor NOT 1, v0x1bb0080_0, C4<0>, C4<0>, C4<0>;
L_0x1bb50d0 .functor AND 1, L_0x1bb4df0, L_0x1bb4fc0, C4<1>, C4<1>;
L_0x1bb51e0 .functor OR 1, L_0x1bb4920, L_0x1bb50d0, C4<0>, C4<0>;
L_0x1bb53a0 .functor AND 1, v0x1bafdd0_0, v0x1bafe70_0, C4<1>, C4<1>;
L_0x1bb5410 .functor NOT 1, v0x1baff10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb5540 .functor AND 1, L_0x1bb53a0, L_0x1bb5410, C4<1>, C4<1>;
L_0x1bb5650 .functor OR 1, L_0x1bb51e0, L_0x1bb5540, C4<0>, C4<0>;
v0x1bb0660_0 .net *"_ivl_0", 0 0, L_0x1bb3d60;  1 drivers
v0x1bb0740_0 .net *"_ivl_10", 0 0, L_0x1bb4080;  1 drivers
v0x1bb0820_0 .net *"_ivl_12", 0 0, L_0x1bb41d0;  1 drivers
v0x1bb0910_0 .net *"_ivl_14", 0 0, L_0x1bb4350;  1 drivers
v0x1bb09f0_0 .net *"_ivl_16", 0 0, L_0x1bb44b0;  1 drivers
v0x1bb0b20_0 .net *"_ivl_18", 0 0, L_0x1bb45c0;  1 drivers
v0x1bb0c00_0 .net *"_ivl_2", 0 0, L_0x1bb3dd0;  1 drivers
v0x1bb0ce0_0 .net *"_ivl_20", 0 0, L_0x1bb4690;  1 drivers
v0x1bb0dc0_0 .net *"_ivl_22", 0 0, L_0x1bb4810;  1 drivers
v0x1bb0ea0_0 .net *"_ivl_24", 0 0, L_0x1bb4990;  1 drivers
v0x1bb0f80_0 .net *"_ivl_26", 0 0, L_0x1bb4b10;  1 drivers
v0x1bb1060_0 .net *"_ivl_28", 0 0, L_0x1bb4920;  1 drivers
v0x1bb1140_0 .net *"_ivl_30", 0 0, L_0x1bb4cf0;  1 drivers
v0x1bb1220_0 .net *"_ivl_32", 0 0, L_0x1bb4df0;  1 drivers
v0x1bb1300_0 .net *"_ivl_34", 0 0, L_0x1bb4fc0;  1 drivers
v0x1bb13e0_0 .net *"_ivl_36", 0 0, L_0x1bb50d0;  1 drivers
v0x1bb14c0_0 .net *"_ivl_38", 0 0, L_0x1bb51e0;  1 drivers
v0x1bb16b0_0 .net *"_ivl_4", 0 0, L_0x1bb3e60;  1 drivers
v0x1bb1790_0 .net *"_ivl_40", 0 0, L_0x1bb53a0;  1 drivers
v0x1bb1870_0 .net *"_ivl_42", 0 0, L_0x1bb5410;  1 drivers
v0x1bb1950_0 .net *"_ivl_44", 0 0, L_0x1bb5540;  1 drivers
v0x1bb1a30_0 .net *"_ivl_6", 0 0, L_0x1bb3f70;  1 drivers
v0x1bb1b10_0 .net *"_ivl_8", 0 0, L_0x1bb4010;  1 drivers
v0x1bb1bf0_0 .net "a", 0 0, v0x1bafdd0_0;  alias, 1 drivers
v0x1bb1c90_0 .net "b", 0 0, v0x1bafe70_0;  alias, 1 drivers
v0x1bb1d80_0 .net "c", 0 0, v0x1baff10_0;  alias, 1 drivers
v0x1bb1e70_0 .net "d", 0 0, v0x1bb0080_0;  alias, 1 drivers
v0x1bb1f60_0 .net "out", 0 0, L_0x1bb5650;  alias, 1 drivers
S_0x1bb20c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1b813c0;
 .timescale -12 -12;
E_0x1b7bf20 .event anyedge, v0x1bb2d70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bb2d70_0;
    %nor/r;
    %assign/vec4 v0x1bb2d70_0, 0;
    %wait E_0x1b7bf20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1baf310;
T_3 ;
    %fork t_1, S_0x1baf5b0;
    %jmp t_0;
    .scope S_0x1baf5b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1baf810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baff10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bafe70_0, 0;
    %assign/vec4 v0x1bafdd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b669f0;
    %load/vec4 v0x1baf810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1baf810_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb0080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baff10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bafe70_0, 0;
    %assign/vec4 v0x1bafdd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b7c3d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bafbf0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b7c180;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bafdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bafe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baff10_0, 0;
    %assign/vec4 v0x1bb0080_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1baf310;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1b813c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb2a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb2d70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b813c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bb2a50_0;
    %inv;
    %store/vec4 v0x1bb2a50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b813c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1baffe0_0, v0x1bb2ed0_0, v0x1bb2870_0, v0x1bb2910_0, v0x1bb29b0_0, v0x1bb2af0_0, v0x1bb2c30_0, v0x1bb2b90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b813c0;
T_7 ;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b813c0;
T_8 ;
    %wait E_0x1b7c180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb2cd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb2cd0_0, 4, 32;
    %load/vec4 v0x1bb2e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb2cd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb2cd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb2cd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bb2c30_0;
    %load/vec4 v0x1bb2c30_0;
    %load/vec4 v0x1bb2b90_0;
    %xor;
    %load/vec4 v0x1bb2c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb2cd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bb2cd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb2cd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/kmap2/iter0/response4/top_module.sv";
