{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682475232222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682475232223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 21:13:52 2023 " "Processing started: Tue Apr 25 21:13:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682475232223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475232223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P3_top -c P3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off P3_top -c P3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475232223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682475232413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682475232413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND2BIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file AND2BIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2BIT-behavioral " "Found design unit 1: AND2BIT-behavioral" {  } { { "AND2BIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/AND2BIT.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240715 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND2BIT " "Found entity 1: AND2BIT" {  } { { "AND2BIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/AND2BIT.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GEN_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file GEN_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN_REG-behavioral " "Found design unit 1: GEN_REG-behavioral" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/GEN_REG.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240723 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN_REG " "Found entity 1: GEN_REG" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/GEN_REG.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTERS.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file REGISTERS.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTERS-structural " "Found design unit 1: REGISTERS-structural" {  } { { "REGISTERS.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240724 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32-behavioral " "Found design unit 1: MUX32-behavioral" {  } { { "MUX32.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/MUX32.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240725 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/MUX32.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DECODER.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-behavioral " "Found design unit 1: DECODER-behavioral" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DECODER.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240725 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DECODER.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ADDER.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-behavioral " "Found design unit 1: ADDER-behavioral" {  } { { "ADDER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ADDER.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240726 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ADDER.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SL2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SL2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SL2-behavioral " "Found design unit 1: SL2-behavioral" {  } { { "SL2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/SL2.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240726 ""} { "Info" "ISGN_ENTITY_NAME" "1 SL2 " "Found entity 1: SL2" {  } { { "SL2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/SL2.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SEX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEX-behavioral " "Found design unit 1: SEX-behavioral" {  } { { "SEX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/SEX.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240727 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEX " "Found entity 1: SEX" {  } { { "SEX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/SEX.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_ADD4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PC_ADD4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_ADD4-behavioral " "Found design unit 1: PC_ADD4-behavioral" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC_ADD4.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240727 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_ADD4 " "Found entity 1: PC_ADD4" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC_ADD4.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240728 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file P3_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_top-structural " "Found design unit 1: P3_top-structural" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240728 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_top " "Found entity 1: P3_top" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file P3_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_tb-behavioral " "Found design unit 1: P3_tb-behavioral" {  } { { "P3_tb.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_tb.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240729 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_tb " "Found entity 1: P3_tb" {  } { { "P3_tb.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_tb.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-behavioral " "Found design unit 1: MUX2-behavioral" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/MUX2.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240729 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/MUX2.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL_UNIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file CTRL_UNIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL_UNIT-behavioral " "Found design unit 1: CTRL_UNIT-behavioral" {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240730 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL_UNIT " "Found entity 1: CTRL_UNIT" {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_CTRL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU_CTRL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-behavioral " "Found design unit 1: ALU_CTRL-behavioral" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240731 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240732 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Found design unit 1: dmem-SYN" {  } { { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240732 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P3_top " "Elaborating entity \"P3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682475240805 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMEM_WRITE_DATA P3_top.vhdl(73) " "VHDL Signal Declaration warning at P3_top.vhdl(73): used implicit default value for signal \"IMEM_WRITE_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240811 "|P3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMEM_WREN P3_top.vhdl(74) " "VHDL Signal Declaration warning at P3_top.vhdl(74): used implicit default value for signal \"IMEM_WREN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240811 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTRL_Jump P3_top.vhdl(90) " "Verilog HDL or VHDL warning at P3_top.vhdl(90): object \"CTRL_Jump\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682475240811 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTRL_MemRead P3_top.vhdl(92) " "Verilog HDL or VHDL warning at P3_top.vhdl(92): object \"CTRL_MemRead\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682475240811 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_Taken P3_top.vhdl(101) " "Verilog HDL or VHDL warning at P3_top.vhdl(101): object \"Branch_Taken\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682475240811 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_IN0 P3_top.vhdl(106) " "Verilog HDL or VHDL warning at P3_top.vhdl(106): object \"ALU_IN0\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682475240811 "|P3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_OVF P3_top.vhdl(110) " "Verilog HDL or VHDL warning at P3_top.vhdl(110): object \"ALU_OVF\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682475240811 "|P3_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST4 P3_top.vhdl(134) " "VHDL Signal Declaration warning at P3_top.vhdl(134): used explicit default value for signal \"CONST4\" because signal was never assigned a value" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1682475240811 "|P3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_UNIT CTRL_UNIT:DUT_CTRL_UNIT " "Elaborating entity \"CTRL_UNIT\" for hierarchy \"CTRL_UNIT:DUT_CTRL_UNIT\"" {  } { { "P3_top.vhdl" "DUT_CTRL_UNIT" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240815 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegDst CTRL_UNIT.vhdl(22) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(22): used implicit default value for signal \"RegDst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240817 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Branch CTRL_UNIT.vhdl(24) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(24): used implicit default value for signal \"Branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240817 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemRead CTRL_UNIT.vhdl(25) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(25): used implicit default value for signal \"MemRead\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240817 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemToReg CTRL_UNIT.vhdl(26) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(26): used implicit default value for signal \"MemToReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240817 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrite CTRL_UNIT.vhdl(28) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(28): used implicit default value for signal \"MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240817 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUSrc CTRL_UNIT.vhdl(29) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(29): used implicit default value for signal \"ALUSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240817 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite CTRL_UNIT.vhdl(30) " "VHDL Signal Declaration warning at CTRL_UNIT.vhdl(30): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682475240817 "|P3_top|CTRL_UNIT:DUT_CTRL_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:DUT_PC " "Elaborating entity \"PC\" for hierarchy \"PC:DUT_PC\"" {  } { { "P3_top.vhdl" "DUT_PC" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ADD4 PC_ADD4:DUT_PC_ADD4 " "Elaborating entity \"PC_ADD4\" for hierarchy \"PC_ADD4:DUT_PC_ADD4\"" {  } { { "P3_top.vhdl" "DUT_PC_ADD4" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240819 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONST4 PC_ADD4.vhdl(52) " "VHDL Process Statement warning at PC_ADD4.vhdl(52): signal \"CONST4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/PC_ADD4.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682475240820 "|P3_top|PC_ADD4:DUT_PC_ADD4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:DUT_MUX1_WR_MUX " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:DUT_MUX1_WR_MUX\"" {  } { { "P3_top.vhdl" "DUT_MUX1_WR_MUX" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:DUT_IMEM " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:DUT_IMEM\"" {  } { { "P3_top.vhdl" "DUT_IMEM" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\"" {  } { { "IMEM.vhd" "altsyncram_component" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\"" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMEM.mif " "Parameter \"init_file\" = \"IMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475240915 ""}  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/IMEM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682475240915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvp3 " "Found entity 1: altsyncram_jvp3" {  } { { "db/altsyncram_jvp3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3single/db/altsyncram_jvp3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475240959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvp3 IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated " "Elaborating entity \"altsyncram_jvp3\" for hierarchy \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:DUT_REGISTERS " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:DUT_REGISTERS\"" {  } { { "P3_top.vhdl" "DUT_REGISTERS" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2BIT REGISTERS:DUT_REGISTERS\|AND2BIT:\\GEN_INS:0:ANDX " "Elaborating entity \"AND2BIT\" for hierarchy \"REGISTERS:DUT_REGISTERS\|AND2BIT:\\GEN_INS:0:ANDX\"" {  } { { "REGISTERS.vhdl" "\\GEN_INS:0:ANDX" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_REG REGISTERS:DUT_REGISTERS\|GEN_REG:\\GEN_INS:0:REGX " "Elaborating entity \"GEN_REG\" for hierarchy \"REGISTERS:DUT_REGISTERS\|GEN_REG:\\GEN_INS:0:REGX\"" {  } { { "REGISTERS.vhdl" "\\GEN_INS:0:REGX" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240968 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWrite GEN_REG.vhdl(57) " "VHDL Process Statement warning at GEN_REG.vhdl(57): signal \"RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/GEN_REG.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682475240969 "|P3_top|REGISTERS:DUT_REGISTERS|GEN_REG:\GEN_INS:0:REGX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 REGISTERS:DUT_REGISTERS\|MUX32:DUT_READREG1_MUX " "Elaborating entity \"MUX32\" for hierarchy \"REGISTERS:DUT_REGISTERS\|MUX32:DUT_READREG1_MUX\"" {  } { { "REGISTERS.vhdl" "DUT_READREG1_MUX" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER REGISTERS:DUT_REGISTERS\|DECODER:DUT_DECODER " "Elaborating entity \"DECODER\" for hierarchy \"REGISTERS:DUT_REGISTERS\|DECODER:DUT_DECODER\"" {  } { { "REGISTERS.vhdl" "DUT_DECODER" { Text "/home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240984 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel DECODER.vhdl(61) " "VHDL Process Statement warning at DECODER.vhdl(61): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DECODER.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682475240985 "|P3_top|REGISTERS:DUT_REGISTERS|DECODER:DUT_DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CTRL ALU_CTRL:DUT_ALU_CTRL " "Elaborating entity \"ALU_CTRL\" for hierarchy \"ALU_CTRL:DUT_ALU_CTRL\"" {  } { { "P3_top.vhdl" "DUT_ALU_CTRL" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240985 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_CTRL_OUT ALU_CTRL.vhdl(43) " "VHDL Process Statement warning at ALU_CTRL.vhdl(43): inferring latch(es) for signal or variable \"ALU_CTRL_OUT\", which holds its previous value in one or more paths through the process" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682475240986 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CTRL_OUT\[0\] ALU_CTRL.vhdl(43) " "Inferred latch for \"ALU_CTRL_OUT\[0\]\" at ALU_CTRL.vhdl(43)" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240986 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CTRL_OUT\[1\] ALU_CTRL.vhdl(43) " "Inferred latch for \"ALU_CTRL_OUT\[1\]\" at ALU_CTRL.vhdl(43)" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240986 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CTRL_OUT\[2\] ALU_CTRL.vhdl(43) " "Inferred latch for \"ALU_CTRL_OUT\[2\]\" at ALU_CTRL.vhdl(43)" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240986 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CTRL_OUT\[3\] ALU_CTRL.vhdl(43) " "Inferred latch for \"ALU_CTRL_OUT\[3\]\" at ALU_CTRL.vhdl(43)" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240986 "|P3_top|ALU_CTRL:DUT_ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:DUT_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:DUT_ALU\"" {  } { { "P3_top.vhdl" "DUT_ALU" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240986 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_RESULT ALU.vhdl(63) " "VHDL Process Statement warning at ALU.vhdl(63): inferring latch(es) for signal or variable \"ALU_RESULT\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682475240988 "|P3_top|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_RESULT\[32\] ALU.vhdl(63) " "Inferred latch for \"ALU_RESULT\[32\]\" at ALU.vhdl(63)" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475240988 "|P3_top|ALU:DUT_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:DUT_MUX2_ALU_IN1_MUX " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:DUT_MUX2_ALU_IN1_MUX\"" {  } { { "P3_top.vhdl" "DUT_MUX2_ALU_IN1_MUX" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEX SEX:DUT_SEX " "Elaborating entity \"SEX\" for hierarchy \"SEX:DUT_SEX\"" {  } { { "P3_top.vhdl" "DUT_SEX" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:DUT_DMEM " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:DUT_DMEM\"" {  } { { "P3_top.vhdl" "DUT_DMEM" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475240995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DMEM:DUT_DMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\"" {  } { { "DMEM.vhd" "altsyncram_component" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475241000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM:DUT_DMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\"" {  } { { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475241033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM:DUT_DMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682475241033 ""}  } { { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682475241033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odn3 " "Found entity 1: altsyncram_odn3" {  } { { "db/altsyncram_odn3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3single/db/altsyncram_odn3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682475241074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475241074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_odn3 DMEM:DUT_DMEM\|altsyncram:altsyncram_component\|altsyncram_odn3:auto_generated " "Elaborating entity \"altsyncram_odn3\" for hierarchy \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\|altsyncram_odn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475241074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL2 SL2:DUT_SL2_BRANCH " "Elaborating entity \"SL2\" for hierarchy \"SL2:DUT_SL2_BRANCH\"" {  } { { "P3_top.vhdl" "DUT_SL2_BRANCH" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475241076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:DUT_BRANCH_ADDR " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:DUT_BRANCH_ADDR\"" {  } { { "P3_top.vhdl" "DUT_BRANCH_ADDR" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475241080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:DUT_ALU\|ALU_RESULT\[32\] " "LATCH primitive \"ALU:DUT_ALU\|ALU_RESULT\[32\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/ALU.vhdl" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682475241511 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUTPUT\[0\] GND " "Pin \"PC_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|PC_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUTPUT\[1\] GND " "Pin \"PC_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|PC_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[0\] GND " "Pin \"Reg1Data_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[1\] GND " "Pin \"Reg1Data_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[2\] GND " "Pin \"Reg1Data_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[3\] GND " "Pin \"Reg1Data_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[4\] GND " "Pin \"Reg1Data_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[5\] GND " "Pin \"Reg1Data_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[6\] GND " "Pin \"Reg1Data_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[7\] GND " "Pin \"Reg1Data_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[8\] GND " "Pin \"Reg1Data_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[9\] GND " "Pin \"Reg1Data_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[10\] GND " "Pin \"Reg1Data_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[11\] GND " "Pin \"Reg1Data_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[12\] GND " "Pin \"Reg1Data_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[13\] GND " "Pin \"Reg1Data_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[14\] GND " "Pin \"Reg1Data_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[15\] GND " "Pin \"Reg1Data_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[16\] GND " "Pin \"Reg1Data_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[17\] GND " "Pin \"Reg1Data_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[18\] GND " "Pin \"Reg1Data_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[19\] GND " "Pin \"Reg1Data_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[20\] GND " "Pin \"Reg1Data_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[21\] GND " "Pin \"Reg1Data_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[22\] GND " "Pin \"Reg1Data_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[23\] GND " "Pin \"Reg1Data_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[24\] GND " "Pin \"Reg1Data_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[25\] GND " "Pin \"Reg1Data_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[26\] GND " "Pin \"Reg1Data_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[27\] GND " "Pin \"Reg1Data_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[28\] GND " "Pin \"Reg1Data_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[29\] GND " "Pin \"Reg1Data_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[30\] GND " "Pin \"Reg1Data_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg1Data_OUTPUT\[31\] GND " "Pin \"Reg1Data_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg1Data_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[0\] GND " "Pin \"Reg2Data_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[1\] GND " "Pin \"Reg2Data_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[2\] GND " "Pin \"Reg2Data_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[3\] GND " "Pin \"Reg2Data_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[4\] GND " "Pin \"Reg2Data_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[5\] GND " "Pin \"Reg2Data_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[6\] GND " "Pin \"Reg2Data_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[7\] GND " "Pin \"Reg2Data_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[8\] GND " "Pin \"Reg2Data_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[9\] GND " "Pin \"Reg2Data_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[10\] GND " "Pin \"Reg2Data_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[11\] GND " "Pin \"Reg2Data_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[12\] GND " "Pin \"Reg2Data_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[13\] GND " "Pin \"Reg2Data_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[14\] GND " "Pin \"Reg2Data_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[15\] GND " "Pin \"Reg2Data_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[16\] GND " "Pin \"Reg2Data_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[17\] GND " "Pin \"Reg2Data_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[18\] GND " "Pin \"Reg2Data_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[19\] GND " "Pin \"Reg2Data_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[20\] GND " "Pin \"Reg2Data_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[21\] GND " "Pin \"Reg2Data_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[22\] GND " "Pin \"Reg2Data_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[23\] GND " "Pin \"Reg2Data_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[24\] GND " "Pin \"Reg2Data_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[25\] GND " "Pin \"Reg2Data_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[26\] GND " "Pin \"Reg2Data_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[27\] GND " "Pin \"Reg2Data_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[28\] GND " "Pin \"Reg2Data_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[29\] GND " "Pin \"Reg2Data_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[30\] GND " "Pin \"Reg2Data_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg2Data_OUTPUT\[31\] GND " "Pin \"Reg2Data_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|Reg2Data_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[0\] GND " "Pin \"WriteData_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[1\] GND " "Pin \"WriteData_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[2\] GND " "Pin \"WriteData_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[3\] GND " "Pin \"WriteData_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[4\] GND " "Pin \"WriteData_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[5\] GND " "Pin \"WriteData_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[6\] GND " "Pin \"WriteData_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[7\] GND " "Pin \"WriteData_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[8\] GND " "Pin \"WriteData_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[9\] GND " "Pin \"WriteData_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[10\] GND " "Pin \"WriteData_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[11\] GND " "Pin \"WriteData_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[12\] GND " "Pin \"WriteData_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[13\] GND " "Pin \"WriteData_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[14\] GND " "Pin \"WriteData_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[15\] GND " "Pin \"WriteData_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[16\] GND " "Pin \"WriteData_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[17\] GND " "Pin \"WriteData_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[18\] GND " "Pin \"WriteData_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[19\] GND " "Pin \"WriteData_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[20\] GND " "Pin \"WriteData_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[21\] GND " "Pin \"WriteData_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[22\] GND " "Pin \"WriteData_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[23\] GND " "Pin \"WriteData_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[24\] GND " "Pin \"WriteData_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[25\] GND " "Pin \"WriteData_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[26\] GND " "Pin \"WriteData_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[27\] GND " "Pin \"WriteData_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[28\] GND " "Pin \"WriteData_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[29\] GND " "Pin \"WriteData_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[30\] GND " "Pin \"WriteData_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData_OUTPUT\[31\] GND " "Pin \"WriteData_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteData_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[0\] GND " "Pin \"DMEM_ADDR_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_ADDR_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[1\] GND " "Pin \"DMEM_ADDR_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_ADDR_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[2\] GND " "Pin \"DMEM_ADDR_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_ADDR_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[3\] GND " "Pin \"DMEM_ADDR_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_ADDR_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[4\] GND " "Pin \"DMEM_ADDR_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_ADDR_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[5\] GND " "Pin \"DMEM_ADDR_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_ADDR_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[6\] GND " "Pin \"DMEM_ADDR_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_ADDR_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_ADDR_OUTPUT\[7\] GND " "Pin \"DMEM_ADDR_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_ADDR_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[0\] GND " "Pin \"DMEM_Write_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[1\] GND " "Pin \"DMEM_Write_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[2\] GND " "Pin \"DMEM_Write_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[3\] GND " "Pin \"DMEM_Write_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[4\] GND " "Pin \"DMEM_Write_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[5\] GND " "Pin \"DMEM_Write_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[6\] GND " "Pin \"DMEM_Write_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[7\] GND " "Pin \"DMEM_Write_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[8\] GND " "Pin \"DMEM_Write_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[9\] GND " "Pin \"DMEM_Write_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[10\] GND " "Pin \"DMEM_Write_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[11\] GND " "Pin \"DMEM_Write_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[12\] GND " "Pin \"DMEM_Write_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[13\] GND " "Pin \"DMEM_Write_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[14\] GND " "Pin \"DMEM_Write_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[15\] GND " "Pin \"DMEM_Write_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[16\] GND " "Pin \"DMEM_Write_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[17\] GND " "Pin \"DMEM_Write_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[18\] GND " "Pin \"DMEM_Write_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[19\] GND " "Pin \"DMEM_Write_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[20\] GND " "Pin \"DMEM_Write_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[21\] GND " "Pin \"DMEM_Write_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[22\] GND " "Pin \"DMEM_Write_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[23\] GND " "Pin \"DMEM_Write_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[24\] GND " "Pin \"DMEM_Write_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[25\] GND " "Pin \"DMEM_Write_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[26\] GND " "Pin \"DMEM_Write_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[27\] GND " "Pin \"DMEM_Write_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[28\] GND " "Pin \"DMEM_Write_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[29\] GND " "Pin \"DMEM_Write_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[30\] GND " "Pin \"DMEM_Write_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEM_Write_OUTPUT\[31\] GND " "Pin \"DMEM_Write_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|DMEM_Write_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[0\] GND " "Pin \"ALU_RESULT_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[1\] GND " "Pin \"ALU_RESULT_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[2\] GND " "Pin \"ALU_RESULT_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[3\] GND " "Pin \"ALU_RESULT_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[4\] GND " "Pin \"ALU_RESULT_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[5\] GND " "Pin \"ALU_RESULT_OUTPUT\[5\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[6\] GND " "Pin \"ALU_RESULT_OUTPUT\[6\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[7\] GND " "Pin \"ALU_RESULT_OUTPUT\[7\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[8\] GND " "Pin \"ALU_RESULT_OUTPUT\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[9\] GND " "Pin \"ALU_RESULT_OUTPUT\[9\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[10\] GND " "Pin \"ALU_RESULT_OUTPUT\[10\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[11\] GND " "Pin \"ALU_RESULT_OUTPUT\[11\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[12\] GND " "Pin \"ALU_RESULT_OUTPUT\[12\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[13\] GND " "Pin \"ALU_RESULT_OUTPUT\[13\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[14\] GND " "Pin \"ALU_RESULT_OUTPUT\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[15\] GND " "Pin \"ALU_RESULT_OUTPUT\[15\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[16\] GND " "Pin \"ALU_RESULT_OUTPUT\[16\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[17\] GND " "Pin \"ALU_RESULT_OUTPUT\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[18\] GND " "Pin \"ALU_RESULT_OUTPUT\[18\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[19\] GND " "Pin \"ALU_RESULT_OUTPUT\[19\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[20\] GND " "Pin \"ALU_RESULT_OUTPUT\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[21\] GND " "Pin \"ALU_RESULT_OUTPUT\[21\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[22\] GND " "Pin \"ALU_RESULT_OUTPUT\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[23\] GND " "Pin \"ALU_RESULT_OUTPUT\[23\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[24\] GND " "Pin \"ALU_RESULT_OUTPUT\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[25\] GND " "Pin \"ALU_RESULT_OUTPUT\[25\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[26\] GND " "Pin \"ALU_RESULT_OUTPUT\[26\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[27\] GND " "Pin \"ALU_RESULT_OUTPUT\[27\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[28\] GND " "Pin \"ALU_RESULT_OUTPUT\[28\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[29\] GND " "Pin \"ALU_RESULT_OUTPUT\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[30\] GND " "Pin \"ALU_RESULT_OUTPUT\[30\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUTPUT\[31\] GND " "Pin \"ALU_RESULT_OUTPUT\[31\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_RESULT_OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WR_EN_OUTPUT GND " "Pin \"WR_EN_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WR_EN_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRANCH_OUTPUT GND " "Pin \"BRANCH_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|BRANCH_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRANCH_TAKEN_OUTPUT GND " "Pin \"BRANCH_TAKEN_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|BRANCH_TAKEN_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SL2_OUTPUT\[0\] GND " "Pin \"SL2_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|SL2_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SL2_OUTPUT\[1\] GND " "Pin \"SL2_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|SL2_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_SRC_OUTPUT GND " "Pin \"ALU_SRC_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|ALU_SRC_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegWrite_OUTPUT GND " "Pin \"RegWrite_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|RegWrite_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite_OUTPUT GND " "Pin \"MemWrite_OUTPUT\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|MemWrite_OUTPUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[0\] GND " "Pin \"WriteRegDst_OUTPUT\[0\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteRegDst_OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[1\] GND " "Pin \"WriteRegDst_OUTPUT\[1\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteRegDst_OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[2\] GND " "Pin \"WriteRegDst_OUTPUT\[2\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteRegDst_OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[3\] GND " "Pin \"WriteRegDst_OUTPUT\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteRegDst_OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteRegDst_OUTPUT\[4\] GND " "Pin \"WriteRegDst_OUTPUT\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682475241872 "|P3_top|WriteRegDst_OUTPUT[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682475241872 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "DMEM:DUT_DMEM\|altsyncram:altsyncram_component\|altsyncram_odn3:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"DMEM:DUT_DMEM\|altsyncram:altsyncram_component\|altsyncram_odn3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_odn3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3single/db/altsyncram_odn3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3single/DMEM.vhd" 62 0 0 } } { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 323 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475241888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682475242153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682475242153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682475242241 "|P3_top|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682475242241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682475242241 ""} { "Info" "ICUT_CUT_TM_OPINS" "309 " "Implemented 309 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682475242241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682475242241 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682475242241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682475242241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682475242257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 21:14:02 2023 " "Processing ended: Tue Apr 25 21:14:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682475242257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682475242257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682475242257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682475242257 ""}
