design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
SegmentLed_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/b552/hdl/SegmentLed_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
examen.vhd,vhdl,xil_defaultlib,../../../bd/design_1/Examen/examen.vhd,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
SegmentLed_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/b552/hdl/SegmentLed_v1_0.vhd,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_SegmentLed_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_SegmentLed_0_0/sim/design_1_SegmentLed_0_0.vhd,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Segment2019.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
