save-temps=1

[connectivity]
nk=mmult:1:mmult_1

sp=mmult_1.m_axi_gmem0:HBM[0:3].0
sp=mmult_1.m_axi_gmem1:HBM[12:15].12
sp=mmult_1.m_axi_gmem2:HBM[28:31].28

sp=mmult_1.m_axi_gmem3:DDR[1]

sp=mmult_1.m_axi_gmem4:HBM[0:3].1
sp=mmult_1.m_axi_gmem5:HBM[12:15].13
sp=mmult_1.m_axi_gmem6:HBM[28:31].29


slr=mmult_1:SLR1

nk=feagg_top:1:feagg_top_1
sp=feagg_top_1.m_axi_gmem0:HBM[0:3].2
sp=feagg_top_1.m_axi_gmem1:HBM[12:15].14
sp=feagg_top_1.m_axi_gmem2:HBM[28:31].30

sp=feagg_top_1.m_axi_gmem3:DDR[0]

sp=feagg_top_1.m_axi_gmem4:HBM[0:3].3
sp=feagg_top_1.m_axi_gmem5:HBM[12:15].15
sp=feagg_top_1.m_axi_gmem6:HBM[28:31].31

slr=feagg_top_1:SLR0

sc=feagg_top_1.AX_Merge_Stream_bank1:mmult_1.AX_Merge_Stream_bank1:16
sc=feagg_top_1.AX_Merge_Stream_bank2:mmult_1.AX_Merge_Stream_bank2:16
sc=feagg_top_1.AX_Merge_Stream_bank3:mmult_1.AX_Merge_Stream_bank3:16

[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore

# [clock]
# defaultFreqHz=200000000
# # freqHz=200000000:mmult_1
# # freqHz=200000000:feagg_top_1
# # id=1:mmult_1
# # id=2:feagg_top_1
# defaultTolerance=0.20