#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 12 19:12:56 2022
# Process ID: 28968
# Current directory: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13632 C:\School\ENSC462_Final_Project\Final_Project\10_OLED\vivado_oled\vivado_oled.xpr
# Log file: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado.log
# Journal file: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property is_enabled false [get_files  C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/component.xml]
open_bd_design {C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property is_enabled true [get_files  C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/component.xml]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
ipx::open_ipxact_file {C:\School\ENSC462_Final_Project\Final_Project\10_OLED\vivado_oled\component.xml}
create_bd_cell -type module -reference top top_0
set_property location {3 730 354} [get_bd_cells top_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins top_0/rst]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_nets switches_1] [get_bd_nets oled_core_0_oled_spi_clk] [get_bd_nets oled_core_0_oled_spi_data] [get_bd_nets oled_core_0_oled_dc_n] [get_bd_nets oled_core_0_oled_vdd] [get_bd_nets oled_core_0_oled_vbat] [get_bd_nets oled_core_0_oled_reset_n] [get_bd_cells oled_core_0]
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins top_0/clk]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
connect_bd_net [get_bd_ports switches] [get_bd_pins top_0/switches]
connect_bd_net [get_bd_ports oled_spi_clk] [get_bd_pins top_0/oled_spi_clk]
connect_bd_net [get_bd_ports oled_spi_data] [get_bd_pins top_0/oled_spi_clk]
delete_bd_objs [get_bd_nets top_0_oled_spi_clk]
connect_bd_net [get_bd_ports oled_spi_clk] [get_bd_pins top_0/oled_spi_clk]
connect_bd_net [get_bd_ports oled_spi_data] [get_bd_pins top_0/oled_spi_data]
connect_bd_net [get_bd_ports oled_vdd] [get_bd_pins top_0/oled_vdd]
connect_bd_net [get_bd_ports oled_vbat] [get_bd_pins top_0/oled_vbat]
connect_bd_net [get_bd_ports oled_reset_n] [get_bd_pins top_0/oled_reset_n]
connect_bd_net [get_bd_ports oled_dc_n] [get_bd_pins top_0/oled_dc_n]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
