
---------- Begin Simulation Statistics ----------
final_tick                               2183114630000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60350                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703652                       # Number of bytes of host memory used
host_op_rate                                    60545                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39017.97                       # Real time elapsed on the host
host_tick_rate                               55951517                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354746986                       # Number of instructions simulated
sim_ops                                    2362355890                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.183115                       # Number of seconds simulated
sim_ticks                                2183114630000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.276313                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292796106                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335481754                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19448171                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        458049766                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38867203                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39315070                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          447867                       # Number of indirect misses.
system.cpu0.branchPred.lookups              582811698                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962310                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801860                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13720156                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555002169                       # Number of branches committed
system.cpu0.commit.bw_lim_events             61831533                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419471                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      104379487                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224680370                       # Number of instructions committed
system.cpu0.commit.committedOps            2228487517                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4043864197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551079                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305777                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2941197532     72.73%     72.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    679986828     16.82%     89.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145405401      3.60%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146355292      3.62%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40934057      1.01%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15749909      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5339541      0.13%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7064104      0.17%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     61831533      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4043864197                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162231                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150790657                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691528399                       # Number of loads committed
system.cpu0.commit.membars                    7608873                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608879      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238686425     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695330251     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264743680     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228487517                       # Class of committed instruction
system.cpu0.commit.refs                     960073955                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224680370                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228487517                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.958879                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.958879                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            731242943                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5745610                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291241890                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2365811016                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1667662818                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1642953566                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13742335                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10757137                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10470266                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  582811698                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                414522072                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2390174865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8872965                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2387605303                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          605                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38940878                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133737                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1656425684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331663309                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.547882                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4066071928                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.588138                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875632                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2357971140     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1267483640     31.17%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               266706388      6.56%     95.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142039287      3.49%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14345940      0.35%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9565064      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  342309      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809348      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808812      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4066071928                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      291807157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13913635                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566243807                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.531066                       # Inst execution rate
system.cpu0.iew.exec_refs                  1009065018                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274384323                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              591149437                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            733244481                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810928                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4365174                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278989413                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2332815873                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734680695                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12956714                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2314323451                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2348612                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13995267                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13742335                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21120299                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       240417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34062802                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        75249                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24625                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8686939                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41716082                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10443857                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24625                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1966300                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11947335                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                946264263                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2294284060                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895802                       # average fanout of values written-back
system.cpu0.iew.wb_producers                847665257                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.526468                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2294442356                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2824997418                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1470354416                       # number of integer regfile writes
system.cpu0.ipc                              0.510496                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510496                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611932      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1281053533     55.05%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18329118      0.79%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802494      0.16%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742669045     31.91%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273813997     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2327280166                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               826                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4657199                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002001                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 783691     16.83%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3428082     73.61%     90.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               445424      9.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2324325384                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8725574092                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2294284013                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2437166689                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2321395623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2327280166                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420250                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104328352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           284730                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           779                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     42427763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4066071928                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.572366                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795943                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2366940931     58.21%     58.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1187261739     29.20%     87.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          425590850     10.47%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67263047      1.65%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11604380      0.29%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4927733      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1675716      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             523151      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             284381      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4066071928                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.534040                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35577872                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4992518                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           733244481                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278989413                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4357879085                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8350921                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              643175788                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421254322                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26500194                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1683844987                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              29312692                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               123879                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2875984250                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2352038538                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1511690239                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1634101242                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              33248401                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13742335                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             90976207                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90435909                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2875984210                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        231369                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8879                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55780772                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8876                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6314862501                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4687991805                       # The number of ROB writes
system.cpu0.timesIdled                       54116868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.804557                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18067569                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19260865                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1791411                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32746091                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            919405                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         931301                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11896                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35935655                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46752                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1388386                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517123                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3240190                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405414                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15230933                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066616                       # Number of instructions committed
system.cpu1.commit.committedOps             133868373                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    715448724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.187111                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.856376                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    660687656     92.35%     92.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26939032      3.77%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8553617      1.20%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8932436      1.25%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2502061      0.35%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       747636      0.10%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3565817      0.50%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       280279      0.04%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3240190      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    715448724                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457119                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272586                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890048                       # Number of loads committed
system.cpu1.commit.membars                    7603285                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603285      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77450950     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691624     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122370      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868373                       # Class of committed instruction
system.cpu1.commit.refs                      48814006                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066616                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868373                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.531956                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.531956                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            639477477                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               420733                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17319015                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154915902                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18043783                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50628121                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1389864                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1134072                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8765622                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35935655                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19838055                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    695407443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               148772                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156602657                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3585778                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049944                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21104534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18986974                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.217648                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         718304867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.223310                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.664869                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               622969520     86.73%     86.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53619202      7.46%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25386517      3.53%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10260999      1.43%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5180928      0.72%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  822048      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64725      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     193      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     735      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           718304867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1217937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1512539                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31620167                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.200890                       # Inst execution rate
system.cpu1.iew.exec_refs                    52127255                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12361296                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              545138307                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40258055                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802282                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1198752                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12696221                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149084601                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39765959                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1522214                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144545112                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3230841                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6027823                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1389864                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13528989                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        65196                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1093148                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33436                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1758                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5298                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3368007                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       772263                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1758                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       515894                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        996645                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82863051                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143432861                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.855289                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70871852                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.199344                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143476361                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179751853                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96466287                       # number of integer regfile writes
system.cpu1.ipc                              0.180768                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.180768                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603386      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85904099     58.81%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43946238     30.09%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8613458      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146067326                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4155099                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028446                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 716269     17.24%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3086122     74.27%     91.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               352706      8.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142619025                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1014881932                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143432849                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164302313                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137678756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146067326                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405845                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15216227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           287340                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           431                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6203719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    718304867                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203350                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.670559                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          630397523     87.76%     87.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55529794      7.73%     95.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18648334      2.60%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6066631      0.84%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5369380      0.75%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             859909      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             931967      0.13%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             338528      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             162801      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      718304867                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.203006                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23680526                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2207479                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40258055                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12696221                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       719522804                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3646696873                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              588091693                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89324933                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25066067                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21330540                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5866226                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               127867                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190779073                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152842675                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102671480                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54206453                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21372614                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1389864                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             53254421                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13346547                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190779061                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31896                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49031975                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           609                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   861307684                       # The number of ROB reads
system.cpu1.rob.rob_writes                  301062878                       # The number of ROB writes
system.cpu1.timesIdled                          16435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23766560                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             19156275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            45263885                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             469871                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3772188                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25769429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      51403271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4170547                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       179681                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123875032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7857323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247756809                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8037004                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20937247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5678034                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19955683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              322                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4829577                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4829576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20937247                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     77170088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               77170088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2012470848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2012470848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              526                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25769548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25769548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25769548                       # Request fanout histogram
system.membus.respLayer1.occupancy       132395694090                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         79374050331                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1391820666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   576153733.985196                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    740279500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1834097500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2178939168000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4175462000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348171201                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348171201                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348171201                       # number of overall hits
system.cpu0.icache.overall_hits::total      348171201                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66350870                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66350870                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66350870                       # number of overall misses
system.cpu0.icache.overall_misses::total     66350870                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 867686155995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 867686155995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 867686155995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 867686155995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    414522071                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    414522071                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    414522071                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    414522071                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.160066                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.160066                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.160066                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.160066                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13077.238565                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13077.238565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13077.238565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13077.238565                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3348                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.142857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62579784                       # number of writebacks
system.cpu0.icache.writebacks::total         62579784                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3771053                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3771053                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3771053                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3771053                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62579817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62579817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62579817                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62579817                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 770243471997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 770243471997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 770243471997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 770243471997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150969                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150969                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150969                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150969                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12308.177124                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12308.177124                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12308.177124                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12308.177124                       # average overall mshr miss latency
system.cpu0.icache.replacements              62579784                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348171201                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348171201                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66350870                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66350870                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 867686155995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 867686155995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    414522071                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    414522071                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.160066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.160066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13077.238565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13077.238565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3771053                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3771053                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62579817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62579817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 770243471997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 770243471997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150969                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150969                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12308.177124                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12308.177124                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          410750744                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62579784                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.563633                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        891623958                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       891623958                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    861953904                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       861953904                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    861953904                       # number of overall hits
system.cpu0.dcache.overall_hits::total      861953904                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93724375                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93724375                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93724375                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93724375                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2474828505597                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2474828505597                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2474828505597                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2474828505597                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955678279                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955678279                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955678279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955678279                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098071                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098071                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098071                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098071                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26405.388199                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26405.388199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26405.388199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26405.388199                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16442155                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1897445                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           265662                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16366                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.891257                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   115.938226                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57592275                       # number of writebacks
system.cpu0.dcache.writebacks::total         57592275                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37591517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37591517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37591517                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37591517                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56132858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56132858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56132858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56132858                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1015380525618                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1015380525618                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1015380525618                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1015380525618                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058736                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058736                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058736                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058736                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18088.879879                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18088.879879                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18088.879879                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18088.879879                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57592275                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621536840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621536840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69403614                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69403614                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1558288752000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1558288752000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690940454                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690940454                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22452.559200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22452.559200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23688700                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23688700                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45714914                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45714914                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 720906771000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 720906771000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066163                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066163                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15769.618882                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15769.618882                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240417064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240417064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24320761                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24320761                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 916539753597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 916539753597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264737825                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264737825                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091867                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091867                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37685.488279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37685.488279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13902817                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13902817                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10417944                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10417944                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 294473754618                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 294473754618                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039352                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039352                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28266.014352                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28266.014352                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3526                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3526                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2421                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2421                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14332000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14332000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.407096                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.407096                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5919.867823                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5919.867823                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2408                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2408                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       744500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       744500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57269.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57269.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       628000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       628000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024365                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024365                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4391.608392                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4391.608392                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       485000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       485000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024365                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024365                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3391.608392                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3391.608392                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335049                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335049                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128091132000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128091132000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385814                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385814                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87326.269029                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87326.269029                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126624321000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126624321000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385814                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385814                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86326.269029                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86326.269029                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995413                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921897407                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57599436                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.005320                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995413                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976583378                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976583378                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62424230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53258456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              784701                       # number of demand (read+write) hits
system.l2.demand_hits::total                116475296                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62424230                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53258456                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7909                       # number of overall hits
system.l2.overall_hits::.cpu1.data             784701                       # number of overall hits
system.l2.overall_hits::total               116475296                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            155583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4331006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2884310                       # number of demand (read+write) misses
system.l2.demand_misses::total                7378986                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           155583                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4331006                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8087                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2884310                       # number of overall misses
system.l2.overall_misses::total               7378986                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13649732497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 467131374499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    781449493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 327292982703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     808855539192                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13649732497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 467131374499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    781449493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 327292982703                       # number of overall miss cycles
system.l2.overall_miss_latency::total    808855539192                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62579813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57589462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3669011                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123854282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62579813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57589462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3669011                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123854282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.505564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.786127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059578                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.505564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.786127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059578                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87732.801765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107857.475722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96630.331767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113473.580407                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109616.082642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87732.801765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107857.475722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96630.331767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113473.580407                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109616.082642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2459729                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     70194                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.041870                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17591557                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5678034                       # number of writebacks
system.l2.writebacks::total                   5678034                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         306924                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         126314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              433441                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        306924                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        126314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             433441                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       155407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4024082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2757996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6945545                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       155407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4024082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2757996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19113777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26059322                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12083716497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 401277961192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    699266993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 287175961941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 701236906623                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12083716497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 401277961192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    699266993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 287175961941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1856199882295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2557436788918                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.503876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.751700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056078                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.503876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.751700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210403                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77755.290926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99719.131268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86757.691439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104124.865279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100962.114078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77755.290926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99719.131268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86757.691439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104124.865279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97113.191301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98139.037881                       # average overall mshr miss latency
system.l2.replacements                       33329025                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15162108                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15162108                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15162108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15162108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108332827                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108332827                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108332827                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108332827                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19113777                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19113777                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1856199882295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1856199882295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97113.191301                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97113.191301                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.590909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.764706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10403.846154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6935.897436                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       520000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       254500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       774500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.896552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.590909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.764706                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19576.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19858.974359                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       279000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9009037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           342851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9351888                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2890837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2141149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5031986                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 299748731257                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 229991783333                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  529740514590                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11899874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2484000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14383874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.242930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.861976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103689.253755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107415.123064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105274.639991                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       144844                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        61739                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           206583                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2745993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2079410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4825403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 259239605320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 202730669646                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 461970274966                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.230758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.837122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94406.506251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97494.322739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95737.138425                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62424230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62432139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       155583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           163670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13649732497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    781449493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14431181990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62579813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62595809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.505564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87732.801765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96630.331767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88172.432272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       155407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8060                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       163467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12083716497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    699266993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12782983490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.503876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77755.290926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86757.691439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78199.168578                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44249419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       441850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44691269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1440169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       743161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2183330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 167382643242                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  97301199370                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 264683842612                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45689588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1185011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46874599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.627134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116224.306482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130928.828841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121229.425974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       162080                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        64575                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       226655                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1278089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       678586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1956675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 142038355872                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84445292295                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 226483648167                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.572641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111133.384195                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124443.021658                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115749.242039                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          323                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          109                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               432                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2110                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          672                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2782                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     42799889                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6836428                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     49636317                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2433                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          781                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3214                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.867242                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.860435                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.865588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20284.307583                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10173.255952                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17841.954349                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          536                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          639                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1574                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          569                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2143                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31568924                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     11702942                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     43271866                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.646938                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.728553                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666770                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20056.495553                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20567.560633                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20192.191321                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999959                       # Cycle average of tags in use
system.l2.tags.total_refs                   265735364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33330093                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.972836                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.243954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.900474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.320553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.873477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.657138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.472562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.338393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2012150157                       # Number of tag accesses
system.l2.tags.data_accesses               2012150157                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9946048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     257835968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        515840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     176641472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1204137344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1649076672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9946048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       515840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10461888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    363394176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       363394176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         155407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4028687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2760023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18814646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25766823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5678034                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5678034                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4555898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        118104640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           236286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80912596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    551568538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             755377958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4555898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       236286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4792184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166456754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166456754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166456754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4555898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       118104640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          236286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80912596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    551568538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            921834713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5499773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    155405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3817205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2680996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18790999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016813917250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       337163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       337163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41933036                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5180302                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25766823                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5678034                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25766823                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5678034                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 314158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                178261                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1357014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1360518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1678121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2912540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1607759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1732931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1541440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1562477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1727964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1486428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1472053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1394600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1492518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1383871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1340452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1401979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            349970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            341772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            399658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            411783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            390015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            400825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            404957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295134                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1197226116050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               127263325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1674463584800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47037.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65787.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20515211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2938186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25766823                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5678034                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3635470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3673044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2636247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1948934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1427427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1359216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1285863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1182798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1024889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  864521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1033920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2355230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 991400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 563315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 477897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 418503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 350082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 199517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  18463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 130835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 232997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 287643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 311795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 330490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 334664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 340020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 347430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 362013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 350775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 347350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 325483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  21418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  21760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  21290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  20858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  19800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7499005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.161757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.264363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.804094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2903223     38.71%     38.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2195262     29.27%     67.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       531961      7.09%     75.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       369211      4.92%     80.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       443885      5.92%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       248089      3.31%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       167426      2.23%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        98630      1.32%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       541318      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7499005                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       337163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.490505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.460932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1103.997785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       337162    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        337163                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       337163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.311834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.879266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           291678     86.51%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6693      1.99%     88.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26042      7.72%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7951      2.36%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2824      0.84%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1152      0.34%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              504      0.15%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              202      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               73      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        337163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1628970560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20106112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351983808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1649076672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            363394176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       746.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    755.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2183114521000                       # Total gap between requests
system.mem_ctrls.avgGap                      69426.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9945920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    244301120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       515840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    171583744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1202623936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351983808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4555839.562121390365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111904852.197339728475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 236286.264088661264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78595847.255166813731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 550875304.243643879890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161230108.196379959583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       155407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4028687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2760023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18814646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5678034                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5641788046                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 235868110545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    359354839                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 172956175819                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1259638155551                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52548646815188                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36303.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58547.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44584.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62664.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66949.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9254725.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25667014800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13642326720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         83537036100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13696282980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172332763200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     477822729870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     435938982240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1222637135910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.042574                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1127598204277                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72898800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 982617625723                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27875952300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14816397255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         98194992000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15012396360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172332763200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     662562864300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     280368342720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1271163708135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.270711                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 721108987809                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72898800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1389106842191                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20483447196.629215                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99844986937.525009                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 786465046500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   360087829500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1823026800500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19820669                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19820669                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19820669                       # number of overall hits
system.cpu1.icache.overall_hits::total       19820669                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17386                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17386                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17386                       # number of overall misses
system.cpu1.icache.overall_misses::total        17386                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    953318000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    953318000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    953318000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    953318000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19838055                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19838055                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19838055                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19838055                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000876                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000876                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000876                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000876                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54832.508915                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54832.508915                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54832.508915                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54832.508915                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15964                       # number of writebacks
system.cpu1.icache.writebacks::total            15964                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1390                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1390                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1390                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1390                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15996                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15996                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15996                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15996                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    893241500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    893241500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    893241500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    893241500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000806                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000806                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000806                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000806                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55841.554139                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55841.554139                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55841.554139                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55841.554139                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15964                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19820669                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19820669                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17386                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17386                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    953318000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    953318000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19838055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19838055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000876                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000876                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54832.508915                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54832.508915                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1390                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1390                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15996                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15996                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    893241500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    893241500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000806                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000806                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55841.554139                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55841.554139                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995193                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19703414                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15964                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1234.240416                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326574500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995193                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999850                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39692106                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39692106                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37726259                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37726259                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37726259                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37726259                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8816092                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8816092                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8816092                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8816092                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 925928512554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 925928512554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 925928512554                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 925928512554                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46542351                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46542351                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46542351                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46542351                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189421                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189421                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189421                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189421                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105027.092793                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105027.092793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105027.092793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105027.092793                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4812476                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1175594                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            66438                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9551                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.435594                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   123.085960                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3669430                       # number of writebacks
system.cpu1.dcache.writebacks::total          3669430                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6485658                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6485658                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6485658                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6485658                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2330434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2330434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2330434                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2330434                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 224766896386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 224766896386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 224766896386                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 224766896386                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050071                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050071                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96448.514048                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96448.514048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96448.514048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96448.514048                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3669430                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33271713                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33271713                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5148708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5148708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 503458116500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 503458116500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38420421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38420421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97783.388862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97783.388862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3963477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3963477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1185231                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1185231                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 104917343500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 104917343500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030849                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030849                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88520.586704                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88520.586704                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4454546                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4454546                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3667384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3667384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 422470396054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 422470396054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121930                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121930                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.451541                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.451541                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115196.662268                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115196.662268                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2522181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2522181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145203                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145203                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 119849552886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 119849552886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104653.544294                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104653.544294                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8064500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8064500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.341102                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.341102                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50090.062112                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50090.062112                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099576                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099576                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 83734.042553                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83734.042553                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       809500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       809500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.252772                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252772                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7100.877193                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7100.877193                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       695500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       695500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252772                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252772                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6100.877193                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6100.877193                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454953                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454953                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346623                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346623                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120277444000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120277444000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89317.829860                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89317.829860                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346623                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346623                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118930821000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118930821000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88317.829860                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88317.829860                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.838011                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43856591                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3676959                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.927408                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326586000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.838011                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901188                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901188                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104366685                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104366685                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2183114630000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109471142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20840142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108695339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27650991                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         32640981                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             334                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14397909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14397909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62595813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46875330                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3214                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3214                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187739413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172784024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11016474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371587867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8010214144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7371630976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2045440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469660160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15853550720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        65985303                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364339584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        189857368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251415                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              177644316     93.57%     93.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12023150      6.33%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 184098      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5804      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          189857368                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247748673707                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86403152068                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93944549549                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5516445230                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24013461                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3289623691000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705104                       # Number of bytes of host memory used
host_op_rate                                   142488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21818.11                       # Real time elapsed on the host
host_tick_rate                               50715175                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101208062                       # Number of instructions simulated
sim_ops                                    3108818378                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.106509                       # Number of seconds simulated
sim_ticks                                1106509061000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.024540                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167704895                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           171084603                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7031380                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186122466                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7733                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11923                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4190                       # Number of indirect misses.
system.cpu0.branchPred.lookups              189758506                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1563                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7029243                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122667289                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31134311                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2855                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      166928470                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           542032031                       # Number of instructions committed
system.cpu0.commit.committedOps             542032668                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2176971163                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.248985                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.214920                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2045647644     93.97%     93.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     28866074      1.33%     95.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40505126      1.86%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5173833      0.24%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1890648      0.09%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2807505      0.13%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       661916      0.03%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     20284106      0.93%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31134311      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2176971163                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10390                       # Number of function calls committed.
system.cpu0.commit.int_insts                538883843                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166759214                       # Number of loads committed
system.cpu0.commit.membars                       1009                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1060      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372227632     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166759923     30.77%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3042697      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        542032668                       # Class of committed instruction
system.cpu0.commit.refs                     169802714                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  542032031                       # Number of Instructions Simulated
system.cpu0.committedOps                    542032668                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.067607                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.067607                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1810420147                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2201                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           147373684                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             753208056                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                90627144                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                259623415                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7029805                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4389                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             35685338                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  189758506                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170694523                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2022585768                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2103180                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     847237748                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14063884                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086067                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         173768042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         167712628                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.384274                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2203385849                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.384517                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.709086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1581258390     71.76%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               432613272     19.63%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               172926248      7.85%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6572856      0.30%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5507342      0.25%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   24138      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4481835      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     455      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1313      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2203385849                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1387248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7327555                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               140933644                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.420002                       # Inst execution rate
system.cpu0.iew.exec_refs                   488536148                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3084023                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              175466099                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            217951495                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2004                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5301388                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3862925                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          704339887                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            485452125                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6300851                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            926010068                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1739503                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1112893349                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7029805                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1115220234                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30540210                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1911                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          546                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     51192281                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       819425                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           546                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1534203                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5793352                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                534429534                       # num instructions consuming a value
system.cpu0.iew.wb_count                    627111793                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739391                       # average fanout of values written-back
system.cpu0.iew.wb_producers                395152544                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.284434                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     628610675                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1136710245                       # number of integer regfile reads
system.cpu0.int_regfile_writes              484599599                       # number of integer regfile writes
system.cpu0.ipc                              0.245845                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.245845                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1324      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            439654030     47.16%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1010      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  258      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           489466086     52.50%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3187891      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932310918                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   60456695                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.064846                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4276600      7.07%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              56179061     92.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1034      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             992765970                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4134759071                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    627111476                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        866647085                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 704336789                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932310918                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3098                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      162307222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6295328                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           243                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    103268934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2203385849                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.423126                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.132909                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1807034058     82.01%     82.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          179384607      8.14%     90.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76490968      3.47%     93.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35813050      1.63%     95.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56793694      2.58%     97.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           31184457      1.42%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9877237      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4317482      0.20%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2490296      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2203385849                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.422860                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3922081                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1277114                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           217951495                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3862925                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    587                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2204773097                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8245025                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1307689819                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416327813                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              46795556                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               110531964                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             487372719                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               464017                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            975429774                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             727624288                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          561235106                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                269637942                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3283211                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7029805                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            508410746                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               144907301                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       975429460                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         85573                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1214                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                210231294                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1209                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2854794948                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1444358198                       # The number of ROB writes
system.cpu0.timesIdled                          16826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  264                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.123884                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70191977                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74574034                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9183892                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        107107964                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              7182                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          41298                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           34116                       # Number of indirect misses.
system.cpu1.branchPred.lookups              111352076                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          307                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           454                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9183662                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46641481                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11182531                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2569                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      184551958                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204429045                       # Number of instructions committed
system.cpu1.commit.committedOps             204429820                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    728250878                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.280713                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.185034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    660010534     90.63%     90.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29349420      4.03%     94.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15762368      2.16%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4403214      0.60%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2016437      0.28%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2773354      0.38%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       317884      0.04%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2435136      0.33%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11182531      1.54%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    728250878                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201282485                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53922982                       # Number of loads committed
system.cpu1.commit.membars                       1123                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1123      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146802603     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53923436     26.38%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3702418      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204429820                       # Class of committed instruction
system.cpu1.commit.refs                      57625854                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204429045                       # Number of Instructions Simulated
system.cpu1.committedOps                    204429820                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.719256                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.719256                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            461013204                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  253                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59776635                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             438100060                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                66145089                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                214728566                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9197199                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  891                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8993847                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  111352076                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77652394                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    670591247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2921182                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     510706183                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18394858                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146453                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          80289229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70199159                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.671696                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         760077905                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.671917                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.018527                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               434164723     57.12%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               206394765     27.15%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                90325081     11.88%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9347246      1.23%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11682462      1.54%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   89734      0.01%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8073337      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      86      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     471      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           760077905                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         245959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9722022                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66520344                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.426907                       # Inst execution rate
system.cpu1.iew.exec_refs                   102735713                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4190545                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              176337660                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            102233455                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1589                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12436065                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7264287                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          387073723                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98545168                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7760004                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            324587523                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1068514                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            175628092                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9197199                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            177181547                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3055194                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          579174                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2998                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13399                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     48310473                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3561415                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13399                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4092665                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5629357                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                242443480                       # num instructions consuming a value
system.cpu1.iew.wb_count                    296584267                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735165                       # average fanout of values written-back
system.cpu1.iew.wb_producers                178235942                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.390076                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     297849514                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               419766925                       # number of integer regfile reads
system.cpu1.int_regfile_writes              227142288                       # number of integer regfile writes
system.cpu1.ipc                              0.268871                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268871                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1314      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            225974887     67.99%     67.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3895      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101804283     30.63%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4562988      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             332347527                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4585372                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013797                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 798626     17.42%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3786264     82.57%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  482      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             336931585                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1430966591                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    296584267                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        569731010                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 387070934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                332347527                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2789                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      182643903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1608260                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           220                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    123029098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    760077905                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.437255                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.975193                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          574856922     75.63%     75.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          106294371     13.98%     89.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           42771488      5.63%     95.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           16719206      2.20%     97.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12209369      1.61%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3820063      0.50%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1995977      0.26%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             845163      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             565346      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      760077905                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.437113                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14811998                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2337389                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           102233455                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7264287                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    191                       # number of misc regfile reads
system.cpu1.numCycles                       760323864                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1452595423                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              372053148                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154087759                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9254553                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76504940                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              81222124                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               560951                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            563288707                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             418677817                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          320057260                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                210010233                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3316410                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9197199                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             92252155                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               165969501                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       563288707                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         60230                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1448                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 36974539                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1441                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1106049670                       # The number of ROB reads
system.cpu1.rob.rob_writes                  809832611                       # The number of ROB writes
system.cpu1.timesIdled                           2428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         61724141                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             13037772                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            77301044                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                734                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3357032                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     94301096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     188281492                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       982908                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       315184                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48030659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     39926569                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     96055727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       40241753                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           94246476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1174925                       # Transaction distribution
system.membus.trans_dist::CleanEvict         92805839                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1287                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            443                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52520                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52516                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      94246478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    282580484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              282580484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6110330688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6110330688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1186                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          94300728                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                94300728    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            94300728                       # Request fanout histogram
system.membus.respLayer1.occupancy       488247732253                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        217617073569                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 58                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    142156103.448276                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   128287857.774893                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       116000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    272969500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             29                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1102386534000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4122527000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    170677307                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       170677307                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    170677307                       # number of overall hits
system.cpu0.icache.overall_hits::total      170677307                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17215                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17215                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17215                       # number of overall misses
system.cpu0.icache.overall_misses::total        17215                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1145668000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1145668000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1145668000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1145668000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170694522                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170694522                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170694522                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170694522                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000101                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000101                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66550.566367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66550.566367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66550.566367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66550.566367                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1885                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.901639                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15420                       # number of writebacks
system.cpu0.icache.writebacks::total            15420                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1794                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1794                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1794                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1794                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15421                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15421                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15421                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15421                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1039167000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1039167000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1039167000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1039167000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67386.485961                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67386.485961                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67386.485961                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67386.485961                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15420                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    170677307                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      170677307                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17215                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17215                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1145668000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1145668000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170694522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170694522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66550.566367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66550.566367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1794                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1794                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15421                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15421                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1039167000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1039167000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67386.485961                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67386.485961                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170693000                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15452                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11046.660626                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        341404464                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       341404464                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    129868559                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       129868559                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    129868559                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129868559                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     68933551                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      68933551                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     68933551                       # number of overall misses
system.cpu0.dcache.overall_misses::total     68933551                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5597288715863                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5597288715863                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5597288715863                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5597288715863                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    198802110                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    198802110                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    198802110                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    198802110                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.346745                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.346745                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.346745                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.346745                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81198.322655                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81198.322655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81198.322655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81198.322655                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1478226320                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       228582                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31071174                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4158                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.575490                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.974026                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39804103                       # number of writebacks
system.cpu0.dcache.writebacks::total         39804103                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     29127790                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     29127790                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     29127790                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     29127790                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39805761                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39805761                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39805761                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39805761                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3641499206770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3641499206770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3641499206770                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3641499206770                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.200228                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.200228                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.200228                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.200228                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91481.713081                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91481.713081                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91481.713081                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91481.713081                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39804103                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127796137                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127796137                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     67964004                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     67964004                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5527569300500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5527569300500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    195760141                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195760141                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.347180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.347180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81330.836548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81330.836548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     28263825                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     28263825                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39700179                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39700179                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3634846010000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3634846010000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.202800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.202800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91557.421189                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91557.421189                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2072422                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2072422                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       969547                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       969547                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  69719415363                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  69719415363                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3041969                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3041969                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.318723                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.318723                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71909.268311                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71909.268311                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       863965                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       863965                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6653196770                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6653196770                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034708                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034708                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63014.498399                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63014.498399                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          165                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7263000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7263000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.190311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.190311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44018.181818                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44018.181818                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          154                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       329500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       329500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012687                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012687                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 29954.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29954.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       964500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       964500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          760                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          760                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.307895                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.307895                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4121.794872                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4121.794872                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       730500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       730500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.307895                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.307895                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3121.794872                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3121.794872                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          667                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            667                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       413000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       413000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.128105                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.128105                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4214.285714                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4214.285714                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           98                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           98                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       315000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       315000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.128105                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.128105                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3214.285714                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3214.285714                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999595                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          169679298                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39804779                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.262787                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999595                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        437413751                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       437413751                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5715192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1386779                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7106656                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4235                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5715192                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                450                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1386779                       # number of overall hits
system.l2.overall_hits::total                 7106656                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34088424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6780860                       # number of demand (read+write) misses
system.l2.demand_misses::total               40882523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11184                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34088424                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2055                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6780860                       # number of overall misses
system.l2.overall_misses::total              40882523                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    969406500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3497453855847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    187410499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 800036061452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4298646734298                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    969406500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3497453855847                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    187410499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 800036061452                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4298646734298                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39803616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8167639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47989179                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39803616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8167639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47989179                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.725339                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.856415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.820359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830211                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.851911                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.725339                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.856415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.820359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830211                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.851911                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86677.977468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102599.458862                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91197.323114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117984.453514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105146.317273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86677.977468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102599.458862                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91197.323114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117984.453514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105146.317273                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4820176                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    227861                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.154019                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  54170294                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1174924                       # number of writebacks
system.l2.writebacks::total                   1174924                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2401533                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         175861                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2577460                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2401533                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        175861                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2577460                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        11126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31686891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6604999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          38305063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31686891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6604999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     56458190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         94763253                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    854236500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3031046978931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    166570499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 721274567283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3753342353213                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    854236500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3031046978931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    166570499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 721274567283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4868887265265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8622229618478                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.721577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.796081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.817166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.808679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.798202                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.721577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.796081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.817166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.808679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.974680                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76778.401941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95656.180940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81372.984367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109201.313624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97985.541839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76778.401941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95656.180940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81372.984367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109201.313624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86238.812567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90987.058227                       # average overall mshr miss latency
system.l2.replacements                      133690417                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1308325                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1308325                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1308326                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1308326                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     45702153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45702153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45702153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45702153                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     56458190                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       56458190                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4868887265265                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4868887265265                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86238.812567                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86238.812567                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  175                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                529                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4004500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       368500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4373000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          641                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              704                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.748830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.751420                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8342.708333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7520.408163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8266.540643                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          478                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           525                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9575500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1035500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10611000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.745710                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.746032                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.745739                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20032.426778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22031.914894                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20211.428571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       421500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       441000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            45629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            49745                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          58981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          57103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              116084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5969318500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5824479999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11793798499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.563818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.534432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101207.482070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101999.544665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101597.106397                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31854                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31811                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            63665                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        27127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        25292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3192878500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3053131500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6246010000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.259316                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.236710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.247893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 117701.128027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120715.305235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119155.458898                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    969406500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    187410499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1156816999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.725339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.820359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.738619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86677.977468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91197.323114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87379.484780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    854236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    166570499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1020806999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.721577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.817166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.734936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76778.401941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81372.984367                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77492.370682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5669563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1337034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7006597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     34029443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6723757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40753200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3491484537347                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 794211581453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4285696118800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39699006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8060791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47759797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.857186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.834131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.853295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102601.871484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118120.208903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105162.198767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2369679                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       144050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2513729                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     31659764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6579707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     38239471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3027854100431                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 718221435783                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3746075536214                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.797495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.816261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.800662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95637.292193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109157.054529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97963.581562                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   148418589                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 133690482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.110166                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.940739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.004088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.362107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.828567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.863895                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.358449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.193158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.419748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 893697034                       # Number of tag accesses
system.l2.tags.data_accesses                893697034                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        712000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2031542592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        131008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     423099200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3579650752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6035135552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       712000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       131008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        843008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75195200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75195200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31742853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6610925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     55932043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            94298993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1174925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1174925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           643465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1835992730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           118398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        382373010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3235084897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5454212500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       643465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       118398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           761863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67957148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67957148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67957148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          643465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1835992730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          118398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       382373010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3235084897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5522169648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1100744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  31670506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6522314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  55887508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.064902210750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67649                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67649                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           137176615                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1039640                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    94298994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1174925                       # Number of write requests accepted
system.mem_ctrls.readBursts                  94298994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1174925                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 205493                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 74181                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4333874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4539292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4196464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4045212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8646458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10223536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8233111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7241444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6529018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6473053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5965550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4377548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5775118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5049409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4167767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4296647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66936                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3505873317873                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               470467505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5270126461623                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37259.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56009.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 72642841                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  799739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              94298994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1174925                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6568520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9059454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10621317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11098754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10076957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 8705442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 7142097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5843219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4699273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4199097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3979902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4791334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3265898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1576431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1089976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 723949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 429526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 193292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  24462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21751665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.090395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   201.018030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.871963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2370989     10.90%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10693781     49.16%     60.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3129144     14.39%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1750968      8.05%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1302533      5.99%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       532635      2.45%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       364393      1.68%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       310250      1.43%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1296972      5.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21751665                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1390.907537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.771470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  48937.014622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        67617     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.44179e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.75251e+06-2.88358e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.271416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.249398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            60291     89.12%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1329      1.96%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3403      5.03%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1532      2.26%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              561      0.83%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              243      0.36%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              120      0.18%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               45      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67649                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             6021984064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13151552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70447680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6035135616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75195200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5442.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5454.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1106509146500                       # Total gap between requests
system.mem_ctrls.avgGap                      11589.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       712064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2026912384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       131008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    417428096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3576800512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70447680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 643522.972470263485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1831808211.464795351028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 118397.584455026896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 377247788.303470611572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3232509012.413772106171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 63666609.233487337828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31742853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6610925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     55932043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1174925                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    392675930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1712073539798                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     81182784                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 446756293019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3110822770092                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26745649260003                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35293.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53935.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39659.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67578.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55617.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22763707.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72936585120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38766714360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        304407545400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2853372060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87347105040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     496542675570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6758279040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1009612276590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        912.430193                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13202768557                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36948860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1056357432443                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82370310120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43780854315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        367420051740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2892516840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87347105040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     499004039310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4685551680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1087500429045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        982.821079                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7914292673                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36948860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1061645908327                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                312                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          157                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4626415331.210191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9172876277.228804                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          157    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        82500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  23780789000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            157                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   380161854000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 726347207000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77649791                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77649791                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77649791                       # number of overall hits
system.cpu1.icache.overall_hits::total       77649791                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2603                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2603                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2603                       # number of overall misses
system.cpu1.icache.overall_misses::total         2603                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    206446500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    206446500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    206446500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    206446500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77652394                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77652394                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77652394                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77652394                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79310.987322                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79310.987322                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79310.987322                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79310.987322                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2505                       # number of writebacks
system.cpu1.icache.writebacks::total             2505                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           98                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           98                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2505                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2505                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2505                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2505                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    196857500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    196857500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    196857500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    196857500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78585.828343                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78585.828343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78585.828343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78585.828343                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2505                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77649791                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77649791                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2603                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2603                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    206446500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    206446500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77652394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77652394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79310.987322                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79310.987322                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           98                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2505                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2505                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    196857500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    196857500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78585.828343                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78585.828343                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77785547                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2537                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30660.444225                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        155307293                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       155307293                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62873467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62873467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62873467                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62873467                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17884056                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17884056                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17884056                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17884056                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1531845957197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1531845957197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1531845957197                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1531845957197                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80757523                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80757523                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80757523                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80757523                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221454                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221454                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221454                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221454                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85654.280953                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85654.280953                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85654.280953                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85654.280953                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    206325394                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        46145                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3222804                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            787                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.020460                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.634053                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8167963                       # number of writebacks
system.cpu1.dcache.writebacks::total          8167963                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9714427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9714427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9714427                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9714427                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8169629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8169629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8169629                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8169629                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 832677232782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 832677232782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 832677232782                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 832677232782                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101162                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101162                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101162                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101162                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101923.506292                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101923.506292                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101923.506292                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101923.506292                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8167963                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60143756                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60143756                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16912150                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16912150                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1461933272500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1461933272500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     77055906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     77055906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.219479                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.219479                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86442.780634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86442.780634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8849246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8849246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8062904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8062904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 826099096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 826099096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102456.769422                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102456.769422                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2729711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2729711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       971906                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       971906                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69912684697                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69912684697                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3701617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3701617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.262563                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.262563                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71933.586887                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71933.586887                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       865181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       865181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106725                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106725                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6578136782                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6578136782                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028832                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028832                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 61636.324966                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61636.324966                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12321000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12321000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.159860                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.159860                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 89934.306569                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 89934.306569                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6971500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6971500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095683                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095683                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 85018.292683                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85018.292683                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          588                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          588                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          212                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          212                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1482000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1482000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.265000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.265000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6990.566038                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6990.566038                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          212                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          212                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1270000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1270000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.265000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.265000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5990.566038                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5990.566038                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          311                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            311                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          143                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          143                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       632500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       632500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          454                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          454                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.314978                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.314978                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4423.076923                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4423.076923                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          143                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          143                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       489500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       489500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.314978                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.314978                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3423.076923                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3423.076923                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996570                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71047711                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8169546                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.696654                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996570                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169688788                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169688788                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1106509061000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47780543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2483250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46681664                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       132515493                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         86388328                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1465                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           446                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211648                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17926                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47762618                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119414469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24505762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143974005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1973632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5094894016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       320640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1045478656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6142666944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       220082943                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75388160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        268106114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              226879668     84.62%     84.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1               40911262     15.26%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 315184      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          268106114                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96051895779                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59719311434                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23136487                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12260379829                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3760494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
