

================================================================
== Vitis HLS Report for 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
================================================================
* Date:           Mon Mar  6 13:53:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.649 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      40|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      40|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_229_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln46_fu_241_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln48_fu_291_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln49_fu_285_p2       |         +|   0|  0|  14|           6|           6|
    |icmp_ln46_fu_223_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln48_fu_247_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln46_1_fu_265_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln46_fu_253_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  84|          35|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_fu_68                               |   9|          2|    4|          8|
    |indvar_flatten_fu_76                  |   9|          2|    7|         14|
    |j_fu_72                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |add_ln49_reg_361                     |  6|   0|    6|          0|
    |ap_CS_fsm                            |  1|   0|    1|          0|
    |ap_done_reg                          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |  1|   0|    1|          0|
    |i_fu_68                              |  4|   0|    4|          0|
    |indvar_flatten_fu_76                 |  7|   0|    7|          0|
    |j_fu_72                              |  4|   0|    4|          0|
    |select_ln46_1_reg_356                |  4|   0|    4|          0|
    |select_ln46_1_reg_356_pp0_iter1_reg  |  4|   0|    4|          0|
    |trunc_ln46_reg_352                   |  3|   0|    3|          0|
    |trunc_ln46_reg_352_pp0_iter1_reg     |  3|   0|    3|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 40|   0|   40|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|col_inbuf_address0    |  out|    3|   ap_memory|                                                  col_inbuf|         array|
|col_inbuf_ce0         |  out|    1|   ap_memory|                                                  col_inbuf|         array|
|col_inbuf_we0         |  out|    1|   ap_memory|                                                  col_inbuf|         array|
|col_inbuf_d0          |  out|   16|   ap_memory|                                                  col_inbuf|         array|
|row_outbuf_address0   |  out|    6|   ap_memory|                                                 row_outbuf|         array|
|row_outbuf_ce0        |  out|    1|   ap_memory|                                                 row_outbuf|         array|
|row_outbuf_q0         |   in|   16|   ap_memory|                                                 row_outbuf|         array|
|col_inbuf_1_address0  |  out|    3|   ap_memory|                                                col_inbuf_1|         array|
|col_inbuf_1_ce0       |  out|    1|   ap_memory|                                                col_inbuf_1|         array|
|col_inbuf_1_we0       |  out|    1|   ap_memory|                                                col_inbuf_1|         array|
|col_inbuf_1_d0        |  out|   16|   ap_memory|                                                col_inbuf_1|         array|
|col_inbuf_2_address0  |  out|    3|   ap_memory|                                                col_inbuf_2|         array|
|col_inbuf_2_ce0       |  out|    1|   ap_memory|                                                col_inbuf_2|         array|
|col_inbuf_2_we0       |  out|    1|   ap_memory|                                                col_inbuf_2|         array|
|col_inbuf_2_d0        |  out|   16|   ap_memory|                                                col_inbuf_2|         array|
|col_inbuf_3_address0  |  out|    3|   ap_memory|                                                col_inbuf_3|         array|
|col_inbuf_3_ce0       |  out|    1|   ap_memory|                                                col_inbuf_3|         array|
|col_inbuf_3_we0       |  out|    1|   ap_memory|                                                col_inbuf_3|         array|
|col_inbuf_3_d0        |  out|   16|   ap_memory|                                                col_inbuf_3|         array|
|col_inbuf_4_address0  |  out|    3|   ap_memory|                                                col_inbuf_4|         array|
|col_inbuf_4_ce0       |  out|    1|   ap_memory|                                                col_inbuf_4|         array|
|col_inbuf_4_we0       |  out|    1|   ap_memory|                                                col_inbuf_4|         array|
|col_inbuf_4_d0        |  out|   16|   ap_memory|                                                col_inbuf_4|         array|
|col_inbuf_5_address0  |  out|    3|   ap_memory|                                                col_inbuf_5|         array|
|col_inbuf_5_ce0       |  out|    1|   ap_memory|                                                col_inbuf_5|         array|
|col_inbuf_5_we0       |  out|    1|   ap_memory|                                                col_inbuf_5|         array|
|col_inbuf_5_d0        |  out|   16|   ap_memory|                                                col_inbuf_5|         array|
|col_inbuf_6_address0  |  out|    3|   ap_memory|                                                col_inbuf_6|         array|
|col_inbuf_6_ce0       |  out|    1|   ap_memory|                                                col_inbuf_6|         array|
|col_inbuf_6_we0       |  out|    1|   ap_memory|                                                col_inbuf_6|         array|
|col_inbuf_6_d0        |  out|   16|   ap_memory|                                                col_inbuf_6|         array|
|col_inbuf_7_address0  |  out|    3|   ap_memory|                                                col_inbuf_7|         array|
|col_inbuf_7_ce0       |  out|    1|   ap_memory|                                                col_inbuf_7|         array|
|col_inbuf_7_we0       |  out|    1|   ap_memory|                                                col_inbuf_7|         array|
|col_inbuf_7_d0        |  out|   16|   ap_memory|                                                col_inbuf_7|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:46]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln46 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:46]   --->   Operation 14 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln46_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:46]   --->   Operation 15 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc21, void %for.inc33.preheader.exitStub" [dct.cpp:46]   --->   Operation 16 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [dct.cpp:48]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [dct.cpp:46]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln46 = add i4 %j_load, i4 1" [dct.cpp:46]   --->   Operation 19 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln48 = icmp_eq  i4 %i_load, i4 8" [dct.cpp:48]   --->   Operation 20 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln46 = select i1 %icmp_ln48, i4 0, i4 %i_load" [dct.cpp:46]   --->   Operation 21 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln46" [dct.cpp:46]   --->   Operation 22 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln46_1 = select i1 %icmp_ln48, i4 %add_ln46, i4 %j_load" [dct.cpp:46]   --->   Operation 23 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %select_ln46_1" [dct.cpp:49]   --->   Operation 24 'zext' 'zext_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln46, i3 0" [dct.cpp:49]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln49 = add i6 %tmp, i6 %zext_ln49" [dct.cpp:49]   --->   Operation 26 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.95ns)   --->   "%switch_ln49 = switch i3 %trunc_ln46, void %arrayidx176.case.7, i3 0, void %arrayidx176.case.0, i3 1, void %arrayidx176.case.1, i3 2, void %arrayidx176.case.2, i3 3, void %arrayidx176.case.3, i3 4, void %arrayidx176.case.4, i3 5, void %arrayidx176.case.5, i3 6, void %arrayidx176.case.6" [dct.cpp:49]   --->   Operation 27 'switch' 'switch_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.95>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln48 = add i4 %select_ln46, i4 1" [dct.cpp:48]   --->   Operation 28 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln48 = store i7 %add_ln46_1, i7 %indvar_flatten" [dct.cpp:48]   --->   Operation 29 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln48 = store i4 %select_ln46_1, i4 %j" [dct.cpp:48]   --->   Operation 30 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln48 = store i4 %add_ln48, i4 %i" [dct.cpp:48]   --->   Operation 31 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc18" [dct.cpp:48]   --->   Operation 32 'br' 'br_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i6 %add_ln49" [dct.cpp:49]   --->   Operation 33 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln49_1" [dct.cpp:49]   --->   Operation 34 'getelementptr' 'row_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%row_outbuf_load = load i6 %row_outbuf_addr" [dct.cpp:49]   --->   Operation 35 'load' 'row_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %select_ln46_1" [dct.cpp:46]   --->   Operation 38 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution5/directives.tcl:7]   --->   Operation 39 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [dct.cpp:34]   --->   Operation 40 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%row_outbuf_load = load i6 %row_outbuf_addr" [dct.cpp:49]   --->   Operation 41 'load' 'row_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr i16 %col_inbuf_6, i64 0, i64 %zext_ln46" [dct.cpp:46]   --->   Operation 42 'getelementptr' 'col_inbuf_6_addr' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln49 = store i16 %row_outbuf_load, i3 %col_inbuf_6_addr" [dct.cpp:49]   --->   Operation 43 'store' 'store_ln49' <Predicate = (trunc_ln46 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx176.exit" [dct.cpp:49]   --->   Operation 44 'br' 'br_ln49' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr i16 %col_inbuf_5, i64 0, i64 %zext_ln46" [dct.cpp:46]   --->   Operation 45 'getelementptr' 'col_inbuf_5_addr' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln49 = store i16 %row_outbuf_load, i3 %col_inbuf_5_addr" [dct.cpp:49]   --->   Operation 46 'store' 'store_ln49' <Predicate = (trunc_ln46 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx176.exit" [dct.cpp:49]   --->   Operation 47 'br' 'br_ln49' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr i16 %col_inbuf_4, i64 0, i64 %zext_ln46" [dct.cpp:46]   --->   Operation 48 'getelementptr' 'col_inbuf_4_addr' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln49 = store i16 %row_outbuf_load, i3 %col_inbuf_4_addr" [dct.cpp:49]   --->   Operation 49 'store' 'store_ln49' <Predicate = (trunc_ln46 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx176.exit" [dct.cpp:49]   --->   Operation 50 'br' 'br_ln49' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr i16 %col_inbuf_3, i64 0, i64 %zext_ln46" [dct.cpp:46]   --->   Operation 51 'getelementptr' 'col_inbuf_3_addr' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln49 = store i16 %row_outbuf_load, i3 %col_inbuf_3_addr" [dct.cpp:49]   --->   Operation 52 'store' 'store_ln49' <Predicate = (trunc_ln46 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx176.exit" [dct.cpp:49]   --->   Operation 53 'br' 'br_ln49' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr i16 %col_inbuf_2, i64 0, i64 %zext_ln46" [dct.cpp:46]   --->   Operation 54 'getelementptr' 'col_inbuf_2_addr' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln49 = store i16 %row_outbuf_load, i3 %col_inbuf_2_addr" [dct.cpp:49]   --->   Operation 55 'store' 'store_ln49' <Predicate = (trunc_ln46 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx176.exit" [dct.cpp:49]   --->   Operation 56 'br' 'br_ln49' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr i16 %col_inbuf_1, i64 0, i64 %zext_ln46" [dct.cpp:46]   --->   Operation 57 'getelementptr' 'col_inbuf_1_addr' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln49 = store i16 %row_outbuf_load, i3 %col_inbuf_1_addr" [dct.cpp:49]   --->   Operation 58 'store' 'store_ln49' <Predicate = (trunc_ln46 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx176.exit" [dct.cpp:49]   --->   Operation 59 'br' 'br_ln49' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln46" [dct.cpp:46]   --->   Operation 60 'getelementptr' 'col_inbuf_addr' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln49 = store i16 %row_outbuf_load, i3 %col_inbuf_addr" [dct.cpp:49]   --->   Operation 61 'store' 'store_ln49' <Predicate = (trunc_ln46 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx176.exit" [dct.cpp:49]   --->   Operation 62 'br' 'br_ln49' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr i16 %col_inbuf_7, i64 0, i64 %zext_ln46" [dct.cpp:46]   --->   Operation 63 'getelementptr' 'col_inbuf_7_addr' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln49 = store i16 %row_outbuf_load, i3 %col_inbuf_7_addr" [dct.cpp:49]   --->   Operation 64 'store' 'store_ln49' <Predicate = (trunc_ln46 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx176.exit" [dct.cpp:49]   --->   Operation 65 'br' 'br_ln49' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 0100]
j                   (alloca           ) [ 0100]
indvar_flatten      (alloca           ) [ 0100]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln46           (icmp             ) [ 0110]
add_ln46_1          (add              ) [ 0000]
br_ln46             (br               ) [ 0000]
i_load              (load             ) [ 0000]
j_load              (load             ) [ 0000]
add_ln46            (add              ) [ 0000]
icmp_ln48           (icmp             ) [ 0000]
select_ln46         (select           ) [ 0000]
trunc_ln46          (trunc            ) [ 0111]
select_ln46_1       (select           ) [ 0111]
zext_ln49           (zext             ) [ 0000]
tmp                 (bitconcatenate   ) [ 0000]
add_ln49            (add              ) [ 0110]
switch_ln49         (switch           ) [ 0000]
add_ln48            (add              ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
br_ln48             (br               ) [ 0000]
zext_ln49_1         (zext             ) [ 0000]
row_outbuf_addr     (getelementptr    ) [ 0101]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
zext_ln46           (zext             ) [ 0000]
specpipeline_ln7    (specpipeline     ) [ 0000]
specloopname_ln34   (specloopname     ) [ 0000]
row_outbuf_load     (load             ) [ 0000]
col_inbuf_6_addr    (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
col_inbuf_5_addr    (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
col_inbuf_4_addr    (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
col_inbuf_3_addr    (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
col_inbuf_2_addr    (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
col_inbuf_1_addr    (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
col_inbuf_addr      (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
col_inbuf_7_addr    (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_outbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_inbuf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_inbuf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_inbuf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_inbuf_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_inbuf_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col_inbuf_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="row_outbuf_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="col_inbuf_6_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln49_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="col_inbuf_5_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln49_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="col_inbuf_4_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln49_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="col_inbuf_3_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln49_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="col_inbuf_2_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln49_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="col_inbuf_1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln49_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="col_inbuf_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln49_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="col_inbuf_7_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln49_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln46_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln46_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="j_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln46_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln48_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln46_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln46_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln46_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln49_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="3" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln49_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln48_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln48_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln48_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln48_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln49_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln46_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="2"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="341" class="1005" name="indvar_flatten_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="348" class="1005" name="icmp_ln46_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="352" class="1005" name="trunc_ln46_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="2"/>
<pin id="354" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="356" class="1005" name="select_ln46_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="2"/>
<pin id="358" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln46_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln49_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="1"/>
<pin id="363" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="366" class="1005" name="row_outbuf_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="1"/>
<pin id="368" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="87" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="87" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="87" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="87" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="87" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="87" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="87" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="235" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="235" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="247" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="241" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="238" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="261" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="273" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="253" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="229" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="265" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="291" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="330"><net_src comp="68" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="337"><net_src comp="72" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="344"><net_src comp="76" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="351"><net_src comp="223" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="261" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="265" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="364"><net_src comp="285" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="369"><net_src comp="80" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_inbuf | {3 }
	Port: col_inbuf_1 | {3 }
	Port: col_inbuf_2 | {3 }
	Port: col_inbuf_3 | {3 }
	Port: col_inbuf_4 | {3 }
	Port: col_inbuf_5 | {3 }
	Port: col_inbuf_6 | {3 }
	Port: col_inbuf_7 | {3 }
 - Input state : 
	Port: dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop : row_outbuf | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln46 : 2
		add_ln46_1 : 2
		br_ln46 : 3
		i_load : 1
		j_load : 1
		add_ln46 : 2
		icmp_ln48 : 2
		select_ln46 : 3
		trunc_ln46 : 4
		select_ln46_1 : 3
		zext_ln49 : 4
		tmp : 5
		add_ln49 : 6
		switch_ln49 : 5
		add_ln48 : 4
		store_ln48 : 3
		store_ln48 : 4
		store_ln48 : 5
	State 2
		row_outbuf_addr : 1
		row_outbuf_load : 2
	State 3
		col_inbuf_6_addr : 1
		store_ln49 : 2
		col_inbuf_5_addr : 1
		store_ln49 : 2
		col_inbuf_4_addr : 1
		store_ln49 : 2
		col_inbuf_3_addr : 1
		store_ln49 : 2
		col_inbuf_2_addr : 1
		store_ln49 : 2
		col_inbuf_1_addr : 1
		store_ln49 : 2
		col_inbuf_addr : 1
		store_ln49 : 2
		col_inbuf_7_addr : 1
		store_ln49 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln46_1_fu_229  |    0    |    14   |
|    add   |    add_ln46_fu_241   |    0    |    13   |
|          |    add_ln49_fu_285   |    0    |    14   |
|          |    add_ln48_fu_291   |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln46_fu_223   |    0    |    10   |
|          |   icmp_ln48_fu_247   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln46_fu_253  |    0    |    4    |
|          | select_ln46_1_fu_265 |    0    |    4    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln46_fu_261  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln49_fu_273   |    0    |    0    |
|   zext   |  zext_ln49_1_fu_312  |    0    |    0    |
|          |   zext_ln46_fu_316   |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_277      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    81   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln49_reg_361   |    6   |
|       i_reg_327       |    4   |
|   icmp_ln46_reg_348   |    1   |
| indvar_flatten_reg_341|    7   |
|       j_reg_334       |    4   |
|row_outbuf_addr_reg_366|    6   |
| select_ln46_1_reg_356 |    4   |
|   trunc_ln46_reg_352  |    3   |
+-----------------------+--------+
|         Total         |   35   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   35   |   90   |
+-----------+--------+--------+--------+
